
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.533476                       # Number of seconds simulated
sim_ticks                                533475951000                       # Number of ticks simulated
final_tick                               533475951000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 698604                       # Simulator instruction rate (inst/s)
host_op_rate                                  1139312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1495769171                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671760                       # Number of bytes of host memory used
host_seconds                                   356.66                       # Real time elapsed on the host
sim_insts                                   249161735                       # Number of instructions simulated
sim_ops                                     406343042                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         7470080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7492672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6283136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6283136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           116720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              117073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         98174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              98174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14002656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14045004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11777731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11777731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11777731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14002656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25822735                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   118033992                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31915272                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2738                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           498                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   335229882                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1066951902                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   249161735                       # Number of instructions committed
system.cpu.committedOps                     406343042                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             403870578                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     4727228                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23353243                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    403870578                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           905631451                       # number of times the integer registers were read
system.cpu.num_int_register_writes          351334395                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            149131738                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           139496765                       # number of times the CC registers were written
system.cpu.num_mem_refs                     149949261                       # number of memory refs
system.cpu.num_load_insts                   118033989                       # Number of load instructions
system.cpu.num_store_insts                   31915272                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1066951902                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30316574                       # Number of branches fetched
system.cpu.op_class::No_OpClass                744058      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                 251172917     61.81%     62.00% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.00% # Class of executed instruction
system.cpu.op_class::IntDiv                   4475842      1.10%     63.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::MemRead                118033933     29.05%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                31914857      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  406343042                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.628453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           149949264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.782965                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.628453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300250701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300250701                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    117715097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117715097                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     31778084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31778084                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     149493181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        149493181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    149493181                       # number of overall hits
system.cpu.dcache.overall_hits::total       149493181                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       318895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318895                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       137188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137188                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       456083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         456083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       456083                       # number of overall misses
system.cpu.dcache.overall_misses::total        456083                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40588515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40588515000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8103287000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8103287000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  48691802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48691802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  48691802000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48691802000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    118033992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118033992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31915272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31915272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    149949264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    149949264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    149949264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    149949264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002702                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004299                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003042                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 127278.618354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 127278.618354                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59067.024813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59067.024813                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106760.835199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106760.835199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106760.835199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106760.835199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       321211                       # number of writebacks
system.cpu.dcache.writebacks::total            321211                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       318895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318895                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       137188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137188                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       456083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       456083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       456083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       456083                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  40269620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40269620000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   7966099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7966099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  48235719000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48235719000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  48235719000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48235719000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003042                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003042                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 126278.618354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 126278.618354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58067.024813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58067.024813                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 105760.835199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105760.835199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 105760.835199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105760.835199                       # average overall mshr miss latency
system.cpu.dcache.replacements                 351661                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.468152                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           335229882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          949659.722380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.468152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         670460117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        670460117                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    335229529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       335229529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     335229529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        335229529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    335229529                       # number of overall hits
system.cpu.icache.overall_hits::total       335229529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61442000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61442000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61442000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    335229882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    335229882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    335229882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    335229882                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    335229882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    335229882                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 174056.657224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 174056.657224                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 174056.657224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 174056.657224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 174056.657224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 174056.657224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61089000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61089000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 173056.657224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 173056.657224                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 173056.657224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 173056.657224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 173056.657224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 173056.657224                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.028786                       # Cycle average of tags in use
system.l2.tags.total_refs                      808142                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.247650                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.979007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.902757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2040.147022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997573                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6713975                       # Number of tag accesses
system.l2.tags.data_accesses                  6713975                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       321211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           321211                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            103910                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               103910                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1464                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         102285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102285                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                103749                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103749                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               103749                       # number of overall hits
system.l2.overall_hits::total                  103749                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            31814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31814                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       216610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216610                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              248424                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248777                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data             248424                       # number of overall misses
system.l2.overall_misses::total                248777                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   6653890000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6653890000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60558000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60558000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  38717284500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38717284500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   45371174500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45431732500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60558000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  45371174500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45431732500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       321211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       321211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        103910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           103910                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          33278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       318895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            352173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352526                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           352173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352526                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956007                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.679252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679252                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.705403                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705698                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.705403                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705698                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 209149.745395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 209149.745395                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 171552.407932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 171552.407932                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 178741.907114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 178741.907114                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 171552.407932                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 182636.035568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 182620.308549                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 171552.407932                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 182636.035568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 182620.308549                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               233794                       # number of writebacks
system.l2.writebacks::total                    233794                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        31814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31814                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       216610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216610                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         248424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        248424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248777                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6335750000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6335750000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     57028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36551184500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36551184500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     57028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  42886934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42943962500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     57028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  42886934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42943962500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.679252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679252                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.705403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.705403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.705698                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 199149.745395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 199149.745395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 161552.407932                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 161552.407932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 168741.907114                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 168741.907114                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 161552.407932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 172636.035568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 172620.308549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 161552.407932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 172636.035568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 172620.308549                       # average overall mshr miss latency
system.l2.replacements                         246791                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15909.427847                       # Cycle average of tags in use
system.l3.tags.total_refs                      495236                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    117084                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.229750                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.844190                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         18.768494                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15889.815164                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.001146                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.969837                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.971034                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16321                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                8114063708                       # Number of tag accesses
system.l3.tags.data_accesses               8114063708                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       233794                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           233794                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                383                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   383                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         131321                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            131321                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                131704                       # number of demand (read+write) hits
system.l3.demand_hits::total                   131704                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               131704                       # number of overall hits
system.l3.overall_hits::total                  131704                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            31431                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31431                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        85289                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           85642                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              116720                       # number of demand (read+write) misses
system.l3.demand_misses::total                 117073                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data             116720                       # number of overall misses
system.l3.overall_misses::total                117073                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   5981774500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5981774500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     53145000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  32789604000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  32842749000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      53145000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   38771378500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      38824523500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     53145000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  38771378500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     38824523500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       233794                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       233794                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       216610                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        216963                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            248424                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               248777                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           248424                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              248777                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987961                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987961                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.393745                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.394731                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.469842                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.470594                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.469842                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.470594                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 190314.482517                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 190314.482517                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 150552.407932                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 384452.907174                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 383488.813900                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 150552.407932                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 332174.250343                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 331626.621851                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 150552.407932                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 332174.250343                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 331626.621851                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                98174                       # number of writebacks
system.l3.writebacks::total                     98174                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        31431                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31431                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        85289                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        85642                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         116720                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            117073                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        116720                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           117073                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   5667464500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5667464500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49615000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  31936714000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  31986329000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49615000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  37604178500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  37653793500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49615000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  37604178500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  37653793500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987961                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987961                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.393745                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.394731                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.469842                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.470594                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.469842                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.470594                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 180314.482517                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 180314.482517                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 140552.407932                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 374452.907174                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 373488.813900                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 140552.407932                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 322174.250343                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 321626.621851                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 140552.407932                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 322174.250343                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 321626.621851                       # average overall mshr miss latency
system.l3.replacements                         100700                       # number of replacements
system.membus.snoop_filter.tot_requests        217482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       100409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85642                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98174                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2235                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31431                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31431                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85642                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       334555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       334555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 334555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     13775808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     13775808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13775808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              117073                       # Request fanout histogram
system.membus.reqLayer2.occupancy           610180000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585367000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       808142                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       455616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            623                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            319248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       555005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43738                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          103910                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         103910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33278                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1263827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1264578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43096576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43122048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          247082                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14962816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           703518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000886                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 702895     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    623      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             703518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          725327000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580214500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       495236                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       246459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            291                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 533475951000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            216963                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       331968                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           15191                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       216963                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       744013                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     30884544                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          100700                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6283136                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           349477                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000833                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.028844                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 349186     99.92%     99.92% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    291      0.08%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             349477                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          481412000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         373165500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
