Analysis & Synthesis report for vctcxo_tamer
Sun Feb 28 16:51:16 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |vctcxo_tamer|pps_counter:U_pps_counter_100s|current.state
  9. State Machine - |vctcxo_tamer|pps_counter:U_pps_counter_10s|current.state
 10. State Machine - |vctcxo_tamer|pps_counter:U_pps_counter_1s|current.state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for synchronizer:U_pps_sync
 17. Source assignments for pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack
 18. Source assignments for pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req
 19. Source assignments for pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req
 20. Source assignments for pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack
 21. Source assignments for pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack
 22. Source assignments for pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req
 23. Source assignments for pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req
 24. Source assignments for pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack
 25. Source assignments for pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack
 26. Source assignments for pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req
 27. Source assignments for pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req
 28. Source assignments for pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack
 29. Source assignments for reset_synchronizer:U_reset_sync_vctcxo
 30. Source assignments for reset_synchronizer:U_reset_sync_tune_ref
 31. Source assignments for handshake:U_handshake_tune_mode|synchronizer:U_sync_req
 32. Source assignments for handshake:U_handshake_tune_mode|synchronizer:U_sync_ack
 33. Parameter Settings for User Entity Instance: synchronizer:U_pps_sync
 34. Parameter Settings for User Entity Instance: edge_detector:U_edge_detector_pps
 35. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s
 36. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack
 37. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req
 38. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|handshake:U_handshake
 39. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req
 40. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack
 41. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|edge_detector:U_edge_detector_count_v
 42. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s
 43. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack
 44. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req
 45. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|handshake:U_handshake
 46. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req
 47. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack
 48. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|edge_detector:U_edge_detector_count_v
 49. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s
 50. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack
 51. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req
 52. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|handshake:U_handshake
 53. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req
 54. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack
 55. Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|edge_detector:U_edge_detector_count_v
 56. Parameter Settings for User Entity Instance: reset_synchronizer:U_reset_sync_vctcxo
 57. Parameter Settings for User Entity Instance: reset_synchronizer:U_reset_sync_tune_ref
 58. Parameter Settings for User Entity Instance: handshake:U_handshake_tune_mode
 59. Parameter Settings for User Entity Instance: handshake:U_handshake_tune_mode|synchronizer:U_sync_req
 60. Parameter Settings for User Entity Instance: handshake:U_handshake_tune_mode|synchronizer:U_sync_ack
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Feb 28 16:51:16 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; vctcxo_tamer                                ;
; Top-level Entity Name           ; vctcxo_tamer                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 664                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C8        ;                    ;
; Top-level entity name                                                           ; vctcxo_tamer       ; vctcxo_tamer       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+-------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                       ; Library ;
+-------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+
; ../synthesis/handshake.vhd          ; yes             ; User VHDL File  ; C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd            ;         ;
; ../synthesis/edge_detector.vhd      ; yes             ; User VHDL File  ; C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd        ;         ;
; ../synthesis/reset_synchronizer.vhd ; yes             ; User VHDL File  ; C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd   ;         ;
; ../synthesis/synchronizer.vhd       ; yes             ; User VHDL File  ; C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd         ;         ;
; vhdl/vctcxo_tamer.vhd               ; yes             ; User VHDL File  ; C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd ;         ;
; vhdl/pps_counter.vhd                ; yes             ; User VHDL File  ; C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd  ;         ;
+-------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 552                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 953                ;
;     -- 7 input functions                    ; 3                  ;
;     -- 6 input functions                    ; 68                 ;
;     -- 5 input functions                    ; 23                 ;
;     -- 4 input functions                    ; 244                ;
;     -- <=3 input functions                  ; 615                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 664                ;
;                                             ;                    ;
; I/O pins                                    ; 33                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; vctcxo_clock~input ;
; Maximum fan-out                             ; 477                ;
; Total fan-out                               ; 4917               ;
; Average fan-out                             ; 2.92               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name        ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+--------------------+--------------+
; |vctcxo_tamer                                 ; 953 (434)           ; 664 (147)                 ; 0                 ; 0          ; 33   ; 0            ; |vctcxo_tamer                                                                              ; vctcxo_tamer       ; work         ;
;    |edge_detector:U_edge_detector_pps|        ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|edge_detector:U_edge_detector_pps                                            ; edge_detector      ; work         ;
;    |handshake:U_handshake_tune_mode|          ; 2 (2)               ; 10 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|handshake:U_handshake_tune_mode                                              ; handshake          ; work         ;
;       |synchronizer:U_sync_ack|               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|handshake:U_handshake_tune_mode|synchronizer:U_sync_ack                      ; synchronizer       ; work         ;
;       |synchronizer:U_sync_req|               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|handshake:U_handshake_tune_mode|synchronizer:U_sync_req                      ; synchronizer       ; work         ;
;    |pps_counter:U_pps_counter_100s|           ; 194 (191)           ; 175 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s                                               ; pps_counter        ; work         ;
;       |edge_detector:U_edge_detector_count_v| ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|edge_detector:U_edge_detector_count_v         ; edge_detector      ; work         ;
;       |handshake:U_handshake|                 ; 2 (2)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|handshake:U_handshake                         ; handshake          ; work         ;
;          |synchronizer:U_sync_ack|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack ; synchronizer       ; work         ;
;          |synchronizer:U_sync_req|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req ; synchronizer       ; work         ;
;       |synchronizer:U_sync_hs_ack|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack                    ; synchronizer       ; work         ;
;       |synchronizer:U_sync_hs_req|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req                    ; synchronizer       ; work         ;
;    |pps_counter:U_pps_counter_10s|            ; 160 (157)           ; 160 (79)                  ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s                                                ; pps_counter        ; work         ;
;       |edge_detector:U_edge_detector_count_v| ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|edge_detector:U_edge_detector_count_v          ; edge_detector      ; work         ;
;       |handshake:U_handshake|                 ; 2 (2)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|handshake:U_handshake                          ; handshake          ; work         ;
;          |synchronizer:U_sync_ack|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack  ; synchronizer       ; work         ;
;          |synchronizer:U_sync_req|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req  ; synchronizer       ; work         ;
;       |synchronizer:U_sync_hs_ack|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack                     ; synchronizer       ; work         ;
;       |synchronizer:U_sync_hs_req|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req                     ; synchronizer       ; work         ;
;    |pps_counter:U_pps_counter_1s|             ; 162 (159)           ; 160 (79)                  ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s                                                 ; pps_counter        ; work         ;
;       |edge_detector:U_edge_detector_count_v| ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|edge_detector:U_edge_detector_count_v           ; edge_detector      ; work         ;
;       |handshake:U_handshake|                 ; 2 (2)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|handshake:U_handshake                           ; handshake          ; work         ;
;          |synchronizer:U_sync_ack|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack   ; synchronizer       ; work         ;
;          |synchronizer:U_sync_req|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req   ; synchronizer       ; work         ;
;       |synchronizer:U_sync_hs_ack|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack                      ; synchronizer       ; work         ;
;       |synchronizer:U_sync_hs_req|            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req                      ; synchronizer       ; work         ;
;    |reset_synchronizer:U_reset_sync_tune_ref| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|reset_synchronizer:U_reset_sync_tune_ref                                     ; reset_synchronizer ; work         ;
;    |reset_synchronizer:U_reset_sync_vctcxo|   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|reset_synchronizer:U_reset_sync_vctcxo                                       ; reset_synchronizer ; work         ;
;    |synchronizer:U_pps_sync|                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |vctcxo_tamer|synchronizer:U_pps_sync                                                      ; synchronizer       ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vctcxo_tamer|pps_counter:U_pps_counter_100s|current.state                               ;
+-----------------------------+-----------------------------+-------------------------+--------------------+
; Name                        ; current.state.HANDSHAKE_REQ ; current.state.INCREMENT ; current.state.IDLE ;
+-----------------------------+-----------------------------+-------------------------+--------------------+
; current.state.IDLE          ; 0                           ; 0                       ; 0                  ;
; current.state.INCREMENT     ; 0                           ; 1                       ; 1                  ;
; current.state.HANDSHAKE_REQ ; 1                           ; 0                       ; 1                  ;
+-----------------------------+-----------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vctcxo_tamer|pps_counter:U_pps_counter_10s|current.state                                ;
+-----------------------------+-----------------------------+-------------------------+--------------------+
; Name                        ; current.state.HANDSHAKE_REQ ; current.state.INCREMENT ; current.state.IDLE ;
+-----------------------------+-----------------------------+-------------------------+--------------------+
; current.state.IDLE          ; 0                           ; 0                       ; 0                  ;
; current.state.INCREMENT     ; 0                           ; 1                       ; 1                  ;
; current.state.HANDSHAKE_REQ ; 1                           ; 0                       ; 1                  ;
+-----------------------------+-----------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |vctcxo_tamer|pps_counter:U_pps_counter_1s|current.state                                 ;
+-----------------------------+-----------------------------+-------------------------+--------------------+
; Name                        ; current.state.HANDSHAKE_REQ ; current.state.INCREMENT ; current.state.IDLE ;
+-----------------------------+-----------------------------+-------------------------+--------------------+
; current.state.IDLE          ; 0                           ; 0                       ; 0                  ;
; current.state.INCREMENT     ; 0                           ; 1                       ; 1                  ;
; current.state.HANDSHAKE_REQ ; 1                           ; 0                       ; 1                  ;
+-----------------------------+-----------------------------+-------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req|sync  ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req|sync   ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req|sync ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack|sync   ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack|sync  ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack|sync ; yes                                                              ; yes                                        ;
; reset_synchronizer:U_reset_sync_vctcxo|sync                                       ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req|reg1  ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req|reg1   ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req|reg1 ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack|reg1   ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack|reg1  ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack|reg1 ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack|sync                     ; yes                                                              ; yes                                        ;
; reset_synchronizer:U_reset_sync_vctcxo|reg1                                       ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req|reg0  ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack|sync                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req|reg0   ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack|sync                    ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req|reg0 ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack|reg0   ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack|reg0  ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack|reg0 ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack|reg1                     ; yes                                                              ; yes                                        ;
; reset_synchronizer:U_reset_sync_vctcxo|reg0                                       ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req|sync                     ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack|reg1                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req|sync                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack|reg1                    ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req|sync                    ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack|reg0                     ; yes                                                              ; yes                                        ;
; synchronizer:U_pps_sync|sync                                                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req|reg1                     ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack|reg0                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req|reg1                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack|reg0                    ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req|reg1                    ; yes                                                              ; yes                                        ;
; synchronizer:U_pps_sync|reg1                                                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req|reg0                     ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req|reg0                      ; yes                                                              ; yes                                        ;
; pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req|reg0                    ; yes                                                              ; yes                                        ;
; synchronizer:U_pps_sync|reg0                                                      ; yes                                                              ; yes                                        ;
; reset_synchronizer:U_reset_sync_tune_ref|sync                                     ; yes                                                              ; yes                                        ;
; handshake:U_handshake_tune_mode|synchronizer:U_sync_ack|sync                      ; yes                                                              ; yes                                        ;
; reset_synchronizer:U_reset_sync_tune_ref|reg1                                     ; yes                                                              ; yes                                        ;
; handshake:U_handshake_tune_mode|synchronizer:U_sync_req|sync                      ; yes                                                              ; yes                                        ;
; handshake:U_handshake_tune_mode|synchronizer:U_sync_ack|reg1                      ; yes                                                              ; yes                                        ;
; reset_synchronizer:U_reset_sync_tune_ref|reg0                                     ; yes                                                              ; yes                                        ;
; handshake:U_handshake_tune_mode|synchronizer:U_sync_req|reg1                      ; yes                                                              ; yes                                        ;
; handshake:U_handshake_tune_mode|synchronizer:U_sync_ack|reg0                      ; yes                                                              ; yes                                        ;
; handshake:U_handshake_tune_mode|synchronizer:U_sync_req|reg0                      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+---------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                                   ;
+---------------------------------------------------------+----------------------------------------------------------------------+
; mm_wait_req~reg0                                        ; Stuck at GND due to stuck port data_in                               ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[14] ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[14] ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[14]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[14] ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[13] ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[13] ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[13]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[13] ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[12] ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[12] ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[12]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[12] ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[11] ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[11] ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[11]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[11] ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[10] ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[10] ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[10]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[10] ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[9]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[9]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[9]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[9]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[8]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[8]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[8]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[8]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[7]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[7]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[7]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[7]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[6]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[6]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[6]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[6]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[5]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[5]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[5]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[5]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[4]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[4]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[4]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[4]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[3]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[3]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[3]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[3]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[2]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[2]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[2]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[2]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[1]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[1]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[1]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[1]  ;
; pps_counter:U_pps_counter_10s|\reset_proc:rst_cnt_v[0]  ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[0]  ;
; pps_counter:U_pps_counter_1s|\reset_proc:rst_cnt_v[0]   ; Merged with pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[0]  ;
; Total Number of Removed Registers = 31                  ;                                                                      ;
+---------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 664   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 355   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 345   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; mm_control_reg[0]                                        ; 2       ;
; mm_control_reg[5]                                        ; 8       ;
; pps_counter:U_pps_counter_100s|vctcxo_reset_hold         ; 83      ;
; pps_counter:U_pps_counter_1s|vctcxo_reset_hold           ; 83      ;
; pps_counter:U_pps_counter_10s|vctcxo_reset_hold          ; 83      ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[9]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[3]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[2]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[1]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[0]  ; 3       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[14] ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[13] ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[12] ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[11] ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[10] ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[8]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[7]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[6]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[5]  ; 2       ;
; pps_counter:U_pps_counter_100s|\reset_proc:rst_cnt_v[4]  ; 2       ;
; reset_synchronizer:U_reset_sync_vctcxo|sync              ; 33      ;
; reset_synchronizer:U_reset_sync_vctcxo|reg1              ; 1       ;
; reset_synchronizer:U_reset_sync_vctcxo|reg0              ; 1       ;
; reset_synchronizer:U_reset_sync_tune_ref|sync            ; 33      ;
; \ref_10mhz_count_proc:v_10mhz_count[23]                  ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[19]                  ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[20]                  ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[12]                  ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[15]                  ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[10]                  ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[7]                   ; 1       ;
; \ref_10mhz_count_proc:v_10mhz_count[9]                   ; 1       ;
; reset_synchronizer:U_reset_sync_tune_ref|reg1            ; 1       ;
; reset_synchronizer:U_reset_sync_tune_ref|reg0            ; 1       ;
; Total number of inverted registers = 34                  ;         ;
+----------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |vctcxo_tamer|\ref_10mhz_count_proc:v_10mhz_count[4]   ;
; 256:1              ; 5 bits    ; 850 LEs       ; 45 LEs               ; 805 LEs                ; Yes        ; |vctcxo_tamer|mm_rd_data[6]~reg0                       ;
; 256:1              ; 3 bits    ; 510 LEs       ; 27 LEs               ; 483 LEs                ; Yes        ; |vctcxo_tamer|mm_rd_data[2]~reg0                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vctcxo_tamer|\ref_10mhz_count_proc:v_10mhz_count[10]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |vctcxo_tamer|pps_counter:U_pps_counter_100s|Selector1 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |vctcxo_tamer|pps_counter:U_pps_counter_10s|Selector2  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |vctcxo_tamer|pps_counter:U_pps_counter_1s|Selector0   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for synchronizer:U_pps_sync                          ;
+-----------------------------+------------------------+------+-----------+
; Assignment                  ; Value                  ; From ; To        ;
+-----------------------------+------------------------+------+-----------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0      ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1      ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1      ;
+-----------------------------+------------------------+------+-----------+


+--------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack ;
+-----------------------------+------------------------+------+------------------+
; Assignment                  ; Value                  ; From ; To               ;
+-----------------------------+------------------------+------+------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1             ;
+-----------------------------+------------------------+------+------------------+


+--------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req ;
+-----------------------------+------------------------+------+------------------+
; Assignment                  ; Value                  ; From ; To               ;
+-----------------------------+------------------------+------+------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1             ;
+-----------------------------+------------------------+------+------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req ;
+-----------------------------+------------------------+------+-------------------------------------+
; Assignment                  ; Value                  ; From ; To                                  ;
+-----------------------------+------------------------+------+-------------------------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0                                ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1                                ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1                                ;
+-----------------------------+------------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack ;
+-----------------------------+------------------------+------+-------------------------------------+
; Assignment                  ; Value                  ; From ; To                                  ;
+-----------------------------+------------------------+------+-------------------------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0                                ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1                                ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1                                ;
+-----------------------------+------------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack ;
+-----------------------------+------------------------+------+-------------------+
; Assignment                  ; Value                  ; From ; To                ;
+-----------------------------+------------------------+------+-------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0              ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1              ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1              ;
+-----------------------------+------------------------+------+-------------------+


+---------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req ;
+-----------------------------+------------------------+------+-------------------+
; Assignment                  ; Value                  ; From ; To                ;
+-----------------------------+------------------------+------+-------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0              ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1              ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1              ;
+-----------------------------+------------------------+------+-------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req ;
+-----------------------------+------------------------+------+--------------------------------------+
; Assignment                  ; Value                  ; From ; To                                   ;
+-----------------------------+------------------------+------+--------------------------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0                                 ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1                                 ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1                                 ;
+-----------------------------+------------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack ;
+-----------------------------+------------------------+------+--------------------------------------+
; Assignment                  ; Value                  ; From ; To                                   ;
+-----------------------------+------------------------+------+--------------------------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0                                 ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1                                 ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1                                 ;
+-----------------------------+------------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack ;
+-----------------------------+------------------------+------+--------------------+
; Assignment                  ; Value                  ; From ; To                 ;
+-----------------------------+------------------------+------+--------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0               ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1               ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1               ;
+-----------------------------+------------------------+------+--------------------+


+----------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req ;
+-----------------------------+------------------------+------+--------------------+
; Assignment                  ; Value                  ; From ; To                 ;
+-----------------------------+------------------------+------+--------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0               ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1               ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1               ;
+-----------------------------+------------------------+------+--------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req ;
+-----------------------------+------------------------+------+---------------------------------------+
; Assignment                  ; Value                  ; From ; To                                    ;
+-----------------------------+------------------------+------+---------------------------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0                                  ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1                                  ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1                                  ;
+-----------------------------+------------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack ;
+-----------------------------+------------------------+------+---------------------------------------+
; Assignment                  ; Value                  ; From ; To                                    ;
+-----------------------------+------------------------+------+---------------------------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0                                  ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1                                  ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1                                  ;
+-----------------------------+------------------------+------+---------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for reset_synchronizer:U_reset_sync_vctcxo           ;
+-----------------------------+------------------------+------+-----------+
; Assignment                  ; Value                  ; From ; To        ;
+-----------------------------+------------------------+------+-----------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0      ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1      ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1      ;
+-----------------------------+------------------------+------+-----------+


+-------------------------------------------------------------------------+
; Source assignments for reset_synchronizer:U_reset_sync_tune_ref         ;
+-----------------------------+------------------------+------+-----------+
; Assignment                  ; Value                  ; From ; To        ;
+-----------------------------+------------------------+------+-----------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0      ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1      ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1      ;
+-----------------------------+------------------------+------+-----------+


+--------------------------------------------------------------------------------+
; Source assignments for handshake:U_handshake_tune_mode|synchronizer:U_sync_req ;
+-----------------------------+------------------------+------+------------------+
; Assignment                  ; Value                  ; From ; To               ;
+-----------------------------+------------------------+------+------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1             ;
+-----------------------------+------------------------+------+------------------+


+--------------------------------------------------------------------------------+
; Source assignments for handshake:U_handshake_tune_mode|synchronizer:U_sync_ack ;
+-----------------------------+------------------------+------+------------------+
; Assignment                  ; Value                  ; From ; To               ;
+-----------------------------+------------------------+------+------------------+
; PRESERVE_REGISTER           ; on                     ; -    ; sync~reg0        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg0             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg0             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED IF ASYNCHRONOUS ; -    ; reg1             ;
; PRESERVE_REGISTER           ; on                     ; -    ; reg1             ;
+-----------------------------+------------------------+------+------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synchronizer:U_pps_sync ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detector:U_edge_detector_pps ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; edge_rise      ; '1'   ; Enumerated                                            ;
; edge_fall      ; '0'   ; Enumerated                                            ;
; num_pulses     ; 2     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; count_width    ; 64    ; Signed Integer                                   ;
; pps_pulses     ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_ack ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|synchronizer:U_sync_hs_req ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|handshake:U_handshake ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; data_width     ; 64    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_req ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|handshake:U_handshake|synchronizer:U_sync_ack ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_1s|edge_detector:U_edge_detector_count_v ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; edge_rise      ; '1'   ; Enumerated                                                                             ;
; edge_fall      ; '0'   ; Enumerated                                                                             ;
; num_pulses     ; 2     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; count_width    ; 64    ; Signed Integer                                    ;
; pps_pulses     ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_ack ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                   ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|synchronizer:U_sync_hs_req ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                   ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|handshake:U_handshake ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; data_width     ; 64    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_req ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|handshake:U_handshake|synchronizer:U_sync_ack ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_10s|edge_detector:U_edge_detector_count_v ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; edge_rise      ; '1'   ; Enumerated                                                                              ;
; edge_fall      ; '0'   ; Enumerated                                                                              ;
; num_pulses     ; 2     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; count_width    ; 64    ; Signed Integer                                     ;
; pps_pulses     ; 100   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_ack ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|synchronizer:U_sync_hs_req ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|handshake:U_handshake ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; data_width     ; 64    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_req ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|handshake:U_handshake|synchronizer:U_sync_ack ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pps_counter:U_pps_counter_100s|edge_detector:U_edge_detector_count_v ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; edge_rise      ; '1'   ; Enumerated                                                                               ;
; edge_fall      ; '0'   ; Enumerated                                                                               ;
; num_pulses     ; 2     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_synchronizer:U_reset_sync_vctcxo ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_level    ; '1'   ; Enumerated                                                 ;
; output_level   ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_synchronizer:U_reset_sync_tune_ref ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; input_level    ; '1'   ; Enumerated                                                   ;
; output_level   ; '1'   ; Enumerated                                                   ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handshake:U_handshake_tune_mode ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; data_width     ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handshake:U_handshake_tune_mode|synchronizer:U_sync_req ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: handshake:U_handshake_tune_mode|synchronizer:U_sync_ack ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; reset_level    ; '0'   ; Enumerated                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 664                         ;
;     CLR               ; 121                         ;
;     ENA               ; 111                         ;
;     ENA CLR           ; 218                         ;
;     ENA CLR SCLR      ; 16                          ;
;     plain             ; 198                         ;
; arriav_lcell_comb     ; 954                         ;
;     arith             ; 360                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 261                         ;
;         2 data inputs ; 96                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 399                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 244                         ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 68                          ;
;     shared            ; 192                         ;
;         1 data inputs ; 192                         ;
; boundary_port         ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 14.40                       ;
; Average LUT depth     ; 7.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 28 16:50:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vctcxo_tamer -c vctcxo_tamer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/handshake.vhd
    Info (12022): Found design unit 1: handshake-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd Line: 21
    Info (12023): Found entity 1: handshake File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/handshake.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd Line: 34
    Info (12023): Found entity 1: edge_detector File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/edge_detector.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/reset_synchronizer.vhd
    Info (12022): Found design unit 1: reset_synchronizer-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd Line: 16
    Info (12023): Found entity 1: reset_synchronizer File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/reset_synchronizer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/synthesis/synchronizer.vhd
    Info (12022): Found design unit 1: synchronizer-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd Line: 16
    Info (12023): Found entity 1: synchronizer File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/synthesis/synchronizer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/vctcxo_tamer.vhd
    Info (12022): Found design unit 1: vctcxo_tamer-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 63
    Info (12023): Found entity 1: vctcxo_tamer File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pps_counter.vhd
    Info (12022): Found design unit 1: pps_counter-arch File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd Line: 54
    Info (12023): Found entity 1: pps_counter File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd Line: 35
Info (12127): Elaborating entity "vctcxo_tamer" for the top level hierarchy
Info (12128): Elaborating entity "synchronizer" for hierarchy "synchronizer:U_pps_sync" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 191
Info (12128): Elaborating entity "edge_detector" for hierarchy "edge_detector:U_edge_detector_pps" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 202
Info (12128): Elaborating entity "pps_counter" for hierarchy "pps_counter:U_pps_counter_1s" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 215
Info (12128): Elaborating entity "handshake" for hierarchy "pps_counter:U_pps_counter_1s|handshake:U_handshake" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/pps_counter.vhd Line: 180
Info (12128): Elaborating entity "pps_counter" for hierarchy "pps_counter:U_pps_counter_10s" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 231
Info (12128): Elaborating entity "pps_counter" for hierarchy "pps_counter:U_pps_counter_100s" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 247
Info (12128): Elaborating entity "reset_synchronizer" for hierarchy "reset_synchronizer:U_reset_sync_vctcxo" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 394
Info (12128): Elaborating entity "handshake" for hierarchy "handshake:U_handshake_tune_mode" File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 434
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "mm_wait_req" is stuck at GND File: C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vhdl/vctcxo_tamer.vhd Line: 56
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1363 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 1330 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Sun Feb 28 16:51:16 2021
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:53


