# UART-Design-simulation-using-verilog

<h3>Introduction to Serial Communication </h3>

https://user-images.githubusercontent.com/106643865/198865937-e41e8f72-98ab-494b-b092-eaba92b038fd.mp4

[Serial & Parallel Communications,limitations of parallel communication & adventages of serial communication.txt](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog/files/9895386/Serial.Parallel.Communications.limitations.of.parallel.communication.adventages.of.serial.communication.txt)

<h3>2. Introduction to UART</h3>

https://user-images.githubusercontent.com/106643865/198868802-1d94bc76-9d03-4d2f-a2aa-3420ce7823f1.mp4

[Introduction to UART.txt](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog/files/9895384/Introduction.to.UART.txt)
