var searchData=
[
  ['bare_20metal_20driver_20development_0',['STM32F407 Bare-Metal Driver Development',['../index.html',1,'']]],
  ['bare_20metal_20philosophy_1',['Bare-Metal Philosophy',['../index.html#autotoc_md12',1,'']]],
  ['base_20address_20macros_2',['GPIO Port Base Address Macros',['../group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['base_20address_20of_20ahb1_20peripherals_3',['Base address of AHB1 peripherals',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['base_20address_20of_20ahb2_20peripherals_4',['Base address of AHB2 peripherals',['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['base_20address_20of_20apb1_20peripherals_5',['Base address of APB1 peripherals',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['base_20address_20of_20apb2_20peripherals_6',['Base address of APB2 peripherals',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['bdcr_7',['BDCR',['../struct_r_c_c___reg_def__t.html#a59a53b5462384295a8fb8ac51a2d77e2',1,'RCC_RegDef_t']]],
  ['before_20accessing_20them_8',['We must enable its clock before accessing them.',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md68',1,'']]],
  ['bit_20order_20configuration_20macros_9',['SPI Bit Order Configuration Macros',['../group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html',1,'']]],
  ['bit_20position_10',['SPI Register Bit Position',['../group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s.html',1,'']]],
  ['bit_20positions_11',['RCC AHB1ENR Bit Positions',['../group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s.html',1,'']]],
  ['bkpsram_5fbaseaddr_12',['BKPSRAM_BASEADDR',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga7cfb35d879a3e97a86c143e4676a1af8',1,'BKPSRAM_BASEADDR:&#160;stm32f407xx.h'],['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga7cfb35d879a3e97a86c143e4676a1af8',1,'BKPSRAM_BASEADDR:&#160;stm32f407xx.h']]],
  ['bsrr_13',['BSRR',['../struct_g_p_i_ox___reg_def__t.html#af84cc0f5fe70f7b86aee081a67b810a2',1,'GPIOx_RegDef_t']]],
  ['building_20and_20flashing_14',['Building and Flashing',['../index.html#autotoc_md37',1,'']]],
  ['bus_20architecture_15',['Bus Architecture',['../index.html#autotoc_md27',1,'']]],
  ['bus_20mode_20macros_16',['SPI Device Bus Mode Macros',['../group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s.html',1,'']]],
  ['button_20interrupt_17',['Project 002: User Button Interrupt',['../index.html#autotoc_md21',1,'']]]
];
