<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='338' type='bool llvm::ARM::isBitFieldInvertedMask(unsigned int v)'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83121' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13145' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13166' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13183' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13205' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18334' ll='18341' type='bool llvm::ARM::isBitFieldInvertedMask(unsigned int v)'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='867' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector18testMIPredicate_MIEjRKN4llvm12MachineInstrERKSt5arrayIPKNS1_14MachineOperandELm3EE'/>
