<!-- AD9361 ADC worker -->
<HdlDevice language="vhdl" spec='qadc-spec'>
  <!-- Properties -->
  <Specproperty name='messageSize' default='8192'/>
  <Specproperty name='overrun' default='0'/>
  <Property name='fifo_depth' type='ulong' parameter='1' description='Clock domain crossing FIFO depth in samples.'/>
  <!--Property name='overrange' type='bool' volatile='1' writable='1' description='This property reads the value of a sticky bit internal to the HDL device which goes high once the maximum amplitude ADC value (on high or low side) is read, indicating that clipping occured at the ADC sample boundary. Writing false will clear the sticky bit.'/--> <!-- TODO / FIXME - add overrange -->

  <!-- Ports -->
  <StreamInterface Name="OUT" producer='true' DataWidth="32"/>

  <devsignal name='dev_adc' signals='adc-12-signals.xml' master='true'/>
</HdlDevice>

