{
  "module_name": "sc9863a-clk.c",
  "hash_id": "392b2fcfea40046b8cf1308533e44a22be67d2d30ebee2891113ae860abf72cb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sprd/sc9863a-clk.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/clock/sprd,sc9863a-clk.h>\n\n#include \"common.h\"\n#include \"composite.h\"\n#include \"div.h\"\n#include \"gate.h\"\n#include \"mux.h\"\n#include \"pll.h\"\n\n \nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(mpll0_gate, \"mpll0-gate\", \"ext-26m\", 0x94,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(dpll0_gate, \"dpll0-gate\", \"ext-26m\", 0x98,\n\t\t\t\t    0x1000, BIT(0), 0, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(lpll_gate, \"lpll-gate\", \"ext-26m\", 0x9c,\n\t\t\t\t    0x1000, BIT(0), 0, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(gpll_gate, \"gpll-gate\", \"ext-26m\", 0xa8,\n\t\t\t\t    0x1000, BIT(0), 0, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(dpll1_gate, \"dpll1-gate\", \"ext-26m\", 0x1dc,\n\t\t\t\t    0x1000, BIT(0), 0, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(mpll1_gate, \"mpll1-gate\", \"ext-26m\", 0x1e0,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(mpll2_gate, \"mpll2-gate\", \"ext-26m\", 0x1e4,\n\t\t\t\t    0x1000, BIT(0), CLK_IGNORE_UNUSED, 0, 240);\nstatic SPRD_PLL_SC_GATE_CLK_FW_NAME(isppll_gate, \"isppll-gate\", \"ext-26m\",\n\t\t\t\t    0x1e8, 0x1000, BIT(0), 0, 0, 240);\n\nstatic struct sprd_clk_common *sc9863a_pmu_gate_clks[] = {\n\t \n\t&mpll0_gate.common,\n\t&dpll0_gate.common,\n\t&lpll_gate.common,\n\t&gpll_gate.common,\n\t&dpll1_gate.common,\n\t&mpll1_gate.common,\n\t&mpll2_gate.common,\n\t&isppll_gate.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_pmu_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_MPLL0_GATE]\t= &mpll0_gate.common.hw,\n\t\t[CLK_DPLL0_GATE]\t= &dpll0_gate.common.hw,\n\t\t[CLK_LPLL_GATE]\t\t= &lpll_gate.common.hw,\n\t\t[CLK_GPLL_GATE]\t\t= &gpll_gate.common.hw,\n\t\t[CLK_DPLL1_GATE]\t= &dpll1_gate.common.hw,\n\t\t[CLK_MPLL1_GATE]\t= &mpll1_gate.common.hw,\n\t\t[CLK_MPLL2_GATE]\t= &mpll2_gate.common.hw,\n\t\t[CLK_ISPPLL_GATE]\t= &isppll_gate.common.hw,\n\t},\n\t.num\t= CLK_PMU_APB_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_pmu_gate_desc = {\n\t.clk_clks\t= sc9863a_pmu_gate_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_pmu_gate_clks),\n\t.hw_clks        = &sc9863a_pmu_gate_hws,\n};\n\nstatic const u64 itable[5] = {4, 1000000000, 1200000000,\n\t\t\t      1400000000, 1600000000};\n\nstatic const struct clk_bit_field f_twpll[PLL_FACT_MAX] = {\n\t{ .shift = 95,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 2,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 3,\t.width = 3 },\t \n\t{ .shift = 8,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n};\nstatic SPRD_PLL_FW_NAME(twpll, \"twpll\", \"ext-26m\", 0x4, 3, itable,\n\t\t\tf_twpll, 240, 1000, 1000, 0, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_768m, \"twpll-768m\", &twpll.common.hw, 2, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_384m, \"twpll-384m\", &twpll.common.hw, 4, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_192m, \"twpll-192m\", &twpll.common.hw, 8, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_96m, \"twpll-96m\", &twpll.common.hw, 16, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_48m, \"twpll-48m\", &twpll.common.hw, 32, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_24m, \"twpll-24m\", &twpll.common.hw, 64, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_12m, \"twpll-12m\", &twpll.common.hw, 128, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_512m, \"twpll-512m\", &twpll.common.hw, 3, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_256m, \"twpll-256m\", &twpll.common.hw, 6, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_128m, \"twpll-128m\", &twpll.common.hw, 12, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_64m, \"twpll-64m\", &twpll.common.hw, 24, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_307m2, \"twpll-307m2\", &twpll.common.hw, 5, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_219m4, \"twpll-219m4\", &twpll.common.hw, 7, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_170m6, \"twpll-170m6\", &twpll.common.hw, 9, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_153m6, \"twpll-153m6\", &twpll.common.hw, 10, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_76m8, \"twpll-76m8\", &twpll.common.hw, 20, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_51m2, \"twpll-51m2\", &twpll.common.hw, 30, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_38m4, \"twpll-38m4\", &twpll.common.hw, 40, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(twpll_19m2, \"twpll-19m2\", &twpll.common.hw, 80, 1, 0);\n\nstatic const struct clk_bit_field f_lpll[PLL_FACT_MAX] = {\n\t{ .shift = 95,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 2,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 6,\t.width = 2 },\t \n\t{ .shift = 8,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n};\nstatic SPRD_PLL_HW(lpll, \"lpll\", &lpll_gate.common.hw, 0x20, 3, itable,\n\t\t   f_lpll, 240, 1000, 1000, 0, 0);\nstatic CLK_FIXED_FACTOR_HW(lpll_409m6, \"lpll-409m6\", &lpll.common.hw, 3, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(lpll_245m76, \"lpll-245m76\", &lpll.common.hw, 5, 1, 0);\n\nstatic const struct clk_bit_field f_gpll[PLL_FACT_MAX] = {\n\t{ .shift = 95,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 1 },\t \n\t{ .shift = 1,\t.width = 1 },\t \n\t{ .shift = 2,\t.width = 1 },\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 6,\t.width = 2 },\t \n\t{ .shift = 8,\t.width = 11 },\t \n\t{ .shift = 55,\t.width = 7 },\t \n\t{ .shift = 32,\t.width = 23},\t \n\t{ .shift = 0,\t.width = 0 },\t \n\t{ .shift = 80,\t.width = 1 },\t \n};\nstatic SPRD_PLL_HW(gpll, \"gpll\", &gpll_gate.common.hw, 0x38, 3, itable,\n\t\t   f_gpll, 240, 1000, 1000, 1, 400000000);\n\nstatic SPRD_PLL_HW(isppll, \"isppll\", &isppll_gate.common.hw, 0x50, 3, itable,\n\t\t   f_gpll, 240, 1000, 1000, 0, 0);\nstatic CLK_FIXED_FACTOR_HW(isppll_468m, \"isppll-468m\", &isppll.common.hw, 2, 1, 0);\n\nstatic struct sprd_clk_common *sc9863a_pll_clks[] = {\n\t \n\t&twpll.common,\n\t&lpll.common,\n\t&gpll.common,\n\t&isppll.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_pll_hws = {\n\t.hws\t= {\n\t\t[CLK_TWPLL]\t\t= &twpll.common.hw,\n\t\t[CLK_TWPLL_768M]\t= &twpll_768m.hw,\n\t\t[CLK_TWPLL_384M]\t= &twpll_384m.hw,\n\t\t[CLK_TWPLL_192M]\t= &twpll_192m.hw,\n\t\t[CLK_TWPLL_96M]\t\t= &twpll_96m.hw,\n\t\t[CLK_TWPLL_48M]\t\t= &twpll_48m.hw,\n\t\t[CLK_TWPLL_24M]\t\t= &twpll_24m.hw,\n\t\t[CLK_TWPLL_12M]\t\t= &twpll_12m.hw,\n\t\t[CLK_TWPLL_512M]\t= &twpll_512m.hw,\n\t\t[CLK_TWPLL_256M]\t= &twpll_256m.hw,\n\t\t[CLK_TWPLL_128M]\t= &twpll_128m.hw,\n\t\t[CLK_TWPLL_64M]\t\t= &twpll_64m.hw,\n\t\t[CLK_TWPLL_307M2]\t= &twpll_307m2.hw,\n\t\t[CLK_TWPLL_219M4]\t= &twpll_219m4.hw,\n\t\t[CLK_TWPLL_170M6]\t= &twpll_170m6.hw,\n\t\t[CLK_TWPLL_153M6]\t= &twpll_153m6.hw,\n\t\t[CLK_TWPLL_76M8]\t= &twpll_76m8.hw,\n\t\t[CLK_TWPLL_51M2]\t= &twpll_51m2.hw,\n\t\t[CLK_TWPLL_38M4]\t= &twpll_38m4.hw,\n\t\t[CLK_TWPLL_19M2]\t= &twpll_19m2.hw,\n\t\t[CLK_LPLL]\t\t= &lpll.common.hw,\n\t\t[CLK_LPLL_409M6]\t= &lpll_409m6.hw,\n\t\t[CLK_LPLL_245M76]\t= &lpll_245m76.hw,\n\t\t[CLK_GPLL]\t\t= &gpll.common.hw,\n\t\t[CLK_ISPPLL]\t\t= &isppll.common.hw,\n\t\t[CLK_ISPPLL_468M]\t= &isppll_468m.hw,\n\n\t},\n\t.num\t= CLK_ANLG_PHY_G1_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_pll_desc = {\n\t.clk_clks\t= sc9863a_pll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_pll_clks),\n\t.hw_clks        = &sc9863a_pll_hws,\n};\n\nstatic const u64 itable_mpll[6] = {5, 1000000000, 1200000000, 1400000000,\n\t\t\t\t   1600000000, 1800000000};\nstatic SPRD_PLL_HW(mpll0, \"mpll0\", &mpll0_gate.common.hw, 0x0, 3, itable_mpll,\n\t\t   f_gpll, 240, 1000, 1000, 1, 1000000000);\nstatic SPRD_PLL_HW(mpll1, \"mpll1\", &mpll1_gate.common.hw, 0x18, 3, itable_mpll,\n\t\t   f_gpll, 240, 1000, 1000, 1, 1000000000);\nstatic SPRD_PLL_HW(mpll2, \"mpll2\", &mpll2_gate.common.hw, 0x30, 3, itable_mpll,\n\t\t   f_gpll, 240, 1000, 1000, 1, 1000000000);\nstatic CLK_FIXED_FACTOR_HW(mpll2_675m, \"mpll2-675m\", &mpll2.common.hw, 2, 1, 0);\n\nstatic struct sprd_clk_common *sc9863a_mpll_clks[] = {\n\t \n\t&mpll0.common,\n\t&mpll1.common,\n\t&mpll2.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_mpll_hws = {\n\t.hws\t= {\n\t\t[CLK_MPLL0]\t\t= &mpll0.common.hw,\n\t\t[CLK_MPLL1]\t\t= &mpll1.common.hw,\n\t\t[CLK_MPLL2]\t\t= &mpll2.common.hw,\n\t\t[CLK_MPLL2_675M]\t= &mpll2_675m.hw,\n\n\t},\n\t.num\t= CLK_ANLG_PHY_G4_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_mpll_desc = {\n\t.clk_clks\t= sc9863a_mpll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_mpll_clks),\n\t.hw_clks        = &sc9863a_mpll_hws,\n};\n\nstatic SPRD_SC_GATE_CLK_FW_NAME(audio_gate,\t\"audio-gate\",\t\"ext-26m\",\n\t\t\t\t0x4, 0x1000, BIT(8), 0, 0);\n\nstatic SPRD_PLL_FW_NAME(rpll, \"rpll\", \"ext-26m\", 0x10,\n\t\t\t3, itable, f_lpll, 240, 1000, 1000, 0, 0);\n\nstatic CLK_FIXED_FACTOR_HW(rpll_390m, \"rpll-390m\", &rpll.common.hw, 2, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(rpll_260m, \"rpll-260m\", &rpll.common.hw, 3, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(rpll_195m, \"rpll-195m\", &rpll.common.hw, 4, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(rpll_26m, \"rpll-26m\", &rpll.common.hw, 30, 1, 0);\n\nstatic struct sprd_clk_common *sc9863a_rpll_clks[] = {\n\t \n\t&audio_gate.common,\n\t&rpll.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_rpll_hws = {\n\t.hws\t= {\n\t\t[CLK_AUDIO_GATE]\t= &audio_gate.common.hw,\n\t\t[CLK_RPLL]\t\t= &rpll.common.hw,\n\t\t[CLK_RPLL_390M]\t\t= &rpll_390m.hw,\n\t\t[CLK_RPLL_260M]\t\t= &rpll_260m.hw,\n\t\t[CLK_RPLL_195M]\t\t= &rpll_195m.hw,\n\t\t[CLK_RPLL_26M]\t\t= &rpll_26m.hw,\n\t},\n\t.num\t= CLK_ANLG_PHY_G5_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_rpll_desc = {\n\t.clk_clks\t= sc9863a_rpll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_rpll_clks),\n\t.hw_clks        = &sc9863a_rpll_hws,\n};\n\nstatic const u64 itable_dpll[5] = {4, 1211000000, 1320000000, 1570000000,\n\t\t\t\t   1866000000};\nstatic SPRD_PLL_HW(dpll0, \"dpll0\", &dpll0_gate.common.hw, 0x0, 3, itable_dpll,\n\t\t   f_lpll, 240, 1000, 1000, 0, 0);\nstatic SPRD_PLL_HW(dpll1, \"dpll1\", &dpll1_gate.common.hw, 0x18, 3, itable_dpll,\n\t\t   f_lpll, 240, 1000, 1000, 0, 0);\n\nstatic CLK_FIXED_FACTOR_HW(dpll0_933m, \"dpll0-933m\", &dpll0.common.hw, 2, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(dpll0_622m3, \"dpll0-622m3\", &dpll0.common.hw, 3, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(dpll1_400m, \"dpll1-400m\", &dpll0.common.hw, 4, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(dpll1_266m7, \"dpll1-266m7\", &dpll0.common.hw, 6, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(dpll1_123m1, \"dpll1-123m1\", &dpll0.common.hw, 13, 1, 0);\nstatic CLK_FIXED_FACTOR_HW(dpll1_50m, \"dpll1-50m\", &dpll0.common.hw, 32, 1, 0);\n\nstatic struct sprd_clk_common *sc9863a_dpll_clks[] = {\n\t \n\t&dpll0.common,\n\t&dpll1.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_dpll_hws = {\n\t.hws\t= {\n\t\t[CLK_DPLL0]\t\t= &dpll0.common.hw,\n\t\t[CLK_DPLL1]\t\t= &dpll1.common.hw,\n\t\t[CLK_DPLL0_933M]\t= &dpll0_933m.hw,\n\t\t[CLK_DPLL0_622M3]\t= &dpll0_622m3.hw,\n\t\t[CLK_DPLL0_400M]\t= &dpll1_400m.hw,\n\t\t[CLK_DPLL0_266M7]\t= &dpll1_266m7.hw,\n\t\t[CLK_DPLL0_123M1]\t= &dpll1_123m1.hw,\n\t\t[CLK_DPLL0_50M]\t\t= &dpll1_50m.hw,\n\n\t},\n\t.num\t= CLK_ANLG_PHY_G7_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_dpll_desc = {\n\t.clk_clks\t= sc9863a_dpll_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_dpll_clks),\n\t.hw_clks        = &sc9863a_dpll_hws,\n};\n\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_6m5, \"clk-6m5\", \"ext-26m\", 4, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_4m3, \"clk-4m3\", \"ext-26m\", 6, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_2m, \"clk-2m\", \"ext-26m\", 13, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_250k, \"clk-250k\", \"ext-26m\", 104, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(rco_25m, \"rco-25m\", \"rco-100m\",\t4, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(rco_4m, \"rco-4m\", \"rco-100m\", 25, 1, 0);\nstatic CLK_FIXED_FACTOR_FW_NAME(rco_2m, \"rco-2m\", \"rco-100m\", 50, 1, 0);\n\n#define SC9863A_MUX_FLAG\t\\\n\t(CLK_GET_RATE_NOCACHE | CLK_SET_RATE_NO_REPARENT)\n\nstatic CLK_FIXED_FACTOR_FW_NAME(clk_13m, \"clk-13m\", \"ext-26m\", 2, 1, 0);\nstatic const struct clk_parent_data emc_clk_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &twpll_768m.hw  },\n\t{ .hw = &twpll.common.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(emc_clk, \"emc-clk\", emc_clk_parents, 0x220,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data aon_apb_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(aon_apb, \"aon-apb\", aon_apb_parents, 0x224,\n\t\t\t  0, 3, 8, 2, 0);\n\nstatic const struct clk_parent_data adi_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_38m4.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(adi_clk, \"adi-clk\", adi_parents, 0x228,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data aux_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &rpll_26m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_COMP_CLK_DATA(aux0_clk, \"aux0-clk\", aux_parents, 0x22c,\n\t\t\t  0, 5, 8, 4, 0);\nstatic SPRD_COMP_CLK_DATA(aux1_clk, \"aux1-clk\", aux_parents, 0x230,\n\t\t\t  0, 5, 8, 4, 0);\nstatic SPRD_COMP_CLK_DATA(aux2_clk, \"aux2-clk\", aux_parents, 0x234,\n\t\t\t  0, 5, 8, 4, 0);\nstatic SPRD_COMP_CLK_DATA(probe_clk, \"probe-clk\", aux_parents, 0x238,\n\t\t\t  0, 5, 8, 4, 0);\n\nstatic const struct clk_parent_data pwm_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &rpll_26m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(pwm0_clk, \"pwm0-clk\", pwm_parents, 0x23c,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(pwm1_clk, \"pwm1-clk\", pwm_parents, 0x240,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(pwm2_clk, \"pwm2-clk\", pwm_parents, 0x244,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data aon_thm_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &clk_250k.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(aon_thm_clk, \"aon-thm-clk\", aon_thm_parents, 0x25c,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data audif_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_38m4.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(audif_clk, \"audif-clk\", audif_parents, 0x264,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data cpu_dap_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(cpu_dap_clk, \"cpu-dap-clk\", cpu_dap_parents, 0x26c,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data cpu_ts_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(cpu_ts_clk, \"cpu-ts-clk\", cpu_ts_parents, 0x274,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data djtag_tck_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(djtag_tck_clk, \"djtag-tck-clk\", djtag_tck_parents, 0x28c,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data emc_ref_parents[] = {\n\t{ .hw = &clk_6m5.hw  },\n\t{ .hw = &clk_13m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(emc_ref_clk, \"emc-ref-clk\", emc_ref_parents, 0x29c,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data cssys_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &mpll2_675m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(cssys_clk, \"cssys-clk\", cssys_parents, 0x2a0,\n\t\t\t  0, 4, 8, 2, 0);\n\nstatic const struct clk_parent_data aon_pmu_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-4m\" },\n};\nstatic SPRD_MUX_CLK_DATA(aon_pmu_clk, \"aon-pmu-clk\", aon_pmu_parents, 0x2a8,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data pmu_26m_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(pmu_26m_clk, \"26m-pmu-clk\", pmu_26m_parents, 0x2ac,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data aon_tmr_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(aon_tmr_clk, \"aon-tmr-clk\", aon_tmr_parents, 0x2b0,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data power_cpu_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &rco_25m.hw  },\n\t{ .fw_name = \"rco-100m\" },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(power_cpu_clk, \"power-cpu-clk\", power_cpu_parents, 0x2c4,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data ap_axi_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ap_axi, \"ap-axi\", ap_axi_parents, 0x2c8,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data sdio_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &rpll_390m.hw  },\n\t{ .hw = &dpll1_400m.hw  },\n\t{ .hw = &lpll_409m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(sdio0_2x, \"sdio0-2x\", sdio_parents, 0x2cc,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(sdio1_2x, \"sdio1-2x\", sdio_parents, 0x2d4,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(sdio2_2x, \"sdio2-2x\", sdio_parents, 0x2dc,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(emmc_2x, \"emmc-2x\", sdio_parents, 0x2e4,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data dpu_parents[] = {\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(dpu_clk, \"dpu\", dpu_parents, 0x2f4,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data dpu_dpi_parents[] = {\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(dpu_dpi, \"dpu-dpi\", dpu_dpi_parents, 0x2f8,\n\t\t\t  0, 2, 8, 4, 0);\n\nstatic const struct clk_parent_data otg_ref_parents[] = {\n\t{ .hw = &twpll_12m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(otg_ref_clk, \"otg-ref-clk\", otg_ref_parents, 0x308,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data sdphy_apb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(sdphy_apb_clk, \"sdphy-apb-clk\", sdphy_apb_parents, 0x330,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data alg_io_apb_parents[] = {\n\t{ .hw = &rco_4m.hw  },\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(alg_io_apb_clk, \"alg-io-apb-clk\", alg_io_apb_parents, 0x33c,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data gpu_parents[] = {\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &gpll.common.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(gpu_core, \"gpu-core\", gpu_parents, 0x344,\n\t\t\t  0, 3, 8, 2, 0);\nstatic SPRD_COMP_CLK_DATA(gpu_soc, \"gpu-soc\", gpu_parents, 0x348,\n\t\t\t  0, 3, 8, 2, 0);\n\nstatic const struct clk_parent_data mm_emc_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(mm_emc, \"mm-emc\", mm_emc_parents, 0x350,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data mm_ahb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(mm_ahb, \"mm-ahb\", mm_ahb_parents, 0x354,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data bpc_clk_parents[] = {\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n\t{ .hw = &dpll0_622m3.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(bpc_clk, \"bpc-clk\", bpc_clk_parents, 0x358,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data dcam_if_parents[] = {\n\t{ .hw = &twpll_192m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(dcam_if_clk, \"dcam-if-clk\", dcam_if_parents, 0x35c,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data isp_parents[] = {\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(isp_clk, \"isp-clk\", isp_parents, 0x360,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data jpg_parents[] = {\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(jpg_clk, \"jpg-clk\", jpg_parents, 0x364,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(cpp_clk, \"cpp-clk\", jpg_parents, 0x368,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data sensor_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_96m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(sensor0_clk, \"sensor0-clk\", sensor_parents, 0x36c,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(sensor1_clk, \"sensor1-clk\", sensor_parents, 0x370,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(sensor2_clk, \"sensor2-clk\", sensor_parents, 0x374,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data mm_vemc_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &isppll_468m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(mm_vemc, \"mm-vemc\", mm_vemc_parents, 0x378,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic SPRD_MUX_CLK_DATA(mm_vahb, \"mm-vahb\", mm_ahb_parents, 0x37c,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data vsp_parents[] = {\n\t{ .hw = &twpll_76m8.hw  },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n\t{ .hw = &twpll_384m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(clk_vsp, \"vsp-clk\", vsp_parents, 0x380,\n\t\t\t 0, 3, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data core_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &twpll_768m.hw  },\n\t{ .hw = &lpll.common.hw  },\n\t{ .hw = &dpll0.common.hw  },\n\t{ .hw = &mpll2.common.hw  },\n\t{ .hw = &mpll0.common.hw  },\n\t{ .hw = &mpll1.common.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(core0_clk, \"core0-clk\", core_parents, 0xa20,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core1_clk, \"core1-clk\", core_parents, 0xa24,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core2_clk, \"core2-clk\", core_parents, 0xa28,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core3_clk, \"core3-clk\", core_parents, 0xa2c,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core4_clk, \"core4-clk\", core_parents, 0xa30,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core5_clk, \"core5-clk\", core_parents, 0xa34,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core6_clk, \"core6-clk\", core_parents, 0xa38,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(core7_clk, \"core7-clk\", core_parents, 0xa3c,\n\t\t\t  0, 3, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(scu_clk, \"scu-clk\", core_parents, 0xa40,\n\t\t\t  0, 3, 8, 3, 0);\n\nstatic SPRD_DIV_CLK_HW(ace_clk, \"ace-clk\", &scu_clk.common.hw, 0xa44,\n\t\t       8, 3, 0);\nstatic SPRD_DIV_CLK_HW(axi_periph_clk, \"axi-periph-clk\", &scu_clk.common.hw, 0xa48,\n\t\t       8, 3, 0);\nstatic SPRD_DIV_CLK_HW(axi_acp_clk, \"axi-acp-clk\", &scu_clk.common.hw, 0xa4c,\n\t\t       8, 3, 0);\n\nstatic const struct clk_parent_data atb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n\t{ .hw = &mpll2.common.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(atb_clk, \"atb-clk\", atb_parents, 0xa50,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_DIV_CLK_HW(debug_apb_clk, \"debug-apb-clk\", &atb_clk.common.hw, 0xa54,\n\t\t       8, 3, 0);\n\nstatic const struct clk_parent_data gic_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_384m.hw  },\n\t{ .hw = &twpll_512m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(gic_clk, \"gic-clk\", gic_parents, 0xa58,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(periph_clk, \"periph-clk\", gic_parents, 0xa5c,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic struct sprd_clk_common *sc9863a_aon_clks[] = {\n\t \n\t&emc_clk.common,\n\t&aon_apb.common,\n\t&adi_clk.common,\n\t&aux0_clk.common,\n\t&aux1_clk.common,\n\t&aux2_clk.common,\n\t&probe_clk.common,\n\t&pwm0_clk.common,\n\t&pwm1_clk.common,\n\t&pwm2_clk.common,\n\t&aon_thm_clk.common,\n\t&audif_clk.common,\n\t&cpu_dap_clk.common,\n\t&cpu_ts_clk.common,\n\t&djtag_tck_clk.common,\n\t&emc_ref_clk.common,\n\t&cssys_clk.common,\n\t&aon_pmu_clk.common,\n\t&pmu_26m_clk.common,\n\t&aon_tmr_clk.common,\n\t&power_cpu_clk.common,\n\t&ap_axi.common,\n\t&sdio0_2x.common,\n\t&sdio1_2x.common,\n\t&sdio2_2x.common,\n\t&emmc_2x.common,\n\t&dpu_clk.common,\n\t&dpu_dpi.common,\n\t&otg_ref_clk.common,\n\t&sdphy_apb_clk.common,\n\t&alg_io_apb_clk.common,\n\t&gpu_core.common,\n\t&gpu_soc.common,\n\t&mm_emc.common,\n\t&mm_ahb.common,\n\t&bpc_clk.common,\n\t&dcam_if_clk.common,\n\t&isp_clk.common,\n\t&jpg_clk.common,\n\t&cpp_clk.common,\n\t&sensor0_clk.common,\n\t&sensor1_clk.common,\n\t&sensor2_clk.common,\n\t&mm_vemc.common,\n\t&mm_vahb.common,\n\t&clk_vsp.common,\n\t&core0_clk.common,\n\t&core1_clk.common,\n\t&core2_clk.common,\n\t&core3_clk.common,\n\t&core4_clk.common,\n\t&core5_clk.common,\n\t&core6_clk.common,\n\t&core7_clk.common,\n\t&scu_clk.common,\n\t&ace_clk.common,\n\t&axi_periph_clk.common,\n\t&axi_acp_clk.common,\n\t&atb_clk.common,\n\t&debug_apb_clk.common,\n\t&gic_clk.common,\n\t&periph_clk.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_aon_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_13M]\t\t= &clk_13m.hw,\n\t\t[CLK_6M5]\t\t= &clk_6m5.hw,\n\t\t[CLK_4M3]\t\t= &clk_4m3.hw,\n\t\t[CLK_2M]\t\t= &clk_2m.hw,\n\t\t[CLK_250K]\t\t= &clk_250k.hw,\n\t\t[CLK_RCO_25M]\t\t= &rco_25m.hw,\n\t\t[CLK_RCO_4M]\t\t= &rco_4m.hw,\n\t\t[CLK_RCO_2M]\t\t= &rco_2m.hw,\n\t\t[CLK_EMC]\t\t= &emc_clk.common.hw,\n\t\t[CLK_AON_APB]\t\t= &aon_apb.common.hw,\n\t\t[CLK_ADI]\t\t= &adi_clk.common.hw,\n\t\t[CLK_AUX0]\t\t= &aux0_clk.common.hw,\n\t\t[CLK_AUX1]\t\t= &aux1_clk.common.hw,\n\t\t[CLK_AUX2]\t\t= &aux2_clk.common.hw,\n\t\t[CLK_PROBE]\t\t= &probe_clk.common.hw,\n\t\t[CLK_PWM0]\t\t= &pwm0_clk.common.hw,\n\t\t[CLK_PWM1]\t\t= &pwm1_clk.common.hw,\n\t\t[CLK_PWM2]\t\t= &pwm2_clk.common.hw,\n\t\t[CLK_AON_THM]\t\t= &aon_thm_clk.common.hw,\n\t\t[CLK_AUDIF]\t\t= &audif_clk.common.hw,\n\t\t[CLK_CPU_DAP]\t\t= &cpu_dap_clk.common.hw,\n\t\t[CLK_CPU_TS]\t\t= &cpu_ts_clk.common.hw,\n\t\t[CLK_DJTAG_TCK]\t\t= &djtag_tck_clk.common.hw,\n\t\t[CLK_EMC_REF]\t\t= &emc_ref_clk.common.hw,\n\t\t[CLK_CSSYS]\t\t= &cssys_clk.common.hw,\n\t\t[CLK_AON_PMU]\t\t= &aon_pmu_clk.common.hw,\n\t\t[CLK_PMU_26M]\t\t= &pmu_26m_clk.common.hw,\n\t\t[CLK_AON_TMR]\t\t= &aon_tmr_clk.common.hw,\n\t\t[CLK_POWER_CPU]\t\t= &power_cpu_clk.common.hw,\n\t\t[CLK_AP_AXI]\t\t= &ap_axi.common.hw,\n\t\t[CLK_SDIO0_2X]\t\t= &sdio0_2x.common.hw,\n\t\t[CLK_SDIO1_2X]\t\t= &sdio1_2x.common.hw,\n\t\t[CLK_SDIO2_2X]\t\t= &sdio2_2x.common.hw,\n\t\t[CLK_EMMC_2X]\t\t= &emmc_2x.common.hw,\n\t\t[CLK_DPU]\t\t= &dpu_clk.common.hw,\n\t\t[CLK_DPU_DPI]\t\t= &dpu_dpi.common.hw,\n\t\t[CLK_OTG_REF]\t\t= &otg_ref_clk.common.hw,\n\t\t[CLK_SDPHY_APB]\t\t= &sdphy_apb_clk.common.hw,\n\t\t[CLK_ALG_IO_APB]\t= &alg_io_apb_clk.common.hw,\n\t\t[CLK_GPU_CORE]\t\t= &gpu_core.common.hw,\n\t\t[CLK_GPU_SOC]\t\t= &gpu_soc.common.hw,\n\t\t[CLK_MM_EMC]\t\t= &mm_emc.common.hw,\n\t\t[CLK_MM_AHB]\t\t= &mm_ahb.common.hw,\n\t\t[CLK_BPC]\t\t= &bpc_clk.common.hw,\n\t\t[CLK_DCAM_IF]\t\t= &dcam_if_clk.common.hw,\n\t\t[CLK_ISP]\t\t= &isp_clk.common.hw,\n\t\t[CLK_JPG]\t\t= &jpg_clk.common.hw,\n\t\t[CLK_CPP]\t\t= &cpp_clk.common.hw,\n\t\t[CLK_SENSOR0]\t\t= &sensor0_clk.common.hw,\n\t\t[CLK_SENSOR1]\t\t= &sensor1_clk.common.hw,\n\t\t[CLK_SENSOR2]\t\t= &sensor2_clk.common.hw,\n\t\t[CLK_MM_VEMC]\t\t= &mm_vemc.common.hw,\n\t\t[CLK_MM_VAHB]\t\t= &mm_vahb.common.hw,\n\t\t[CLK_VSP]\t\t= &clk_vsp.common.hw,\n\t\t[CLK_CORE0]\t\t= &core0_clk.common.hw,\n\t\t[CLK_CORE1]\t\t= &core1_clk.common.hw,\n\t\t[CLK_CORE2]\t\t= &core2_clk.common.hw,\n\t\t[CLK_CORE3]\t\t= &core3_clk.common.hw,\n\t\t[CLK_CORE4]\t\t= &core4_clk.common.hw,\n\t\t[CLK_CORE5]\t\t= &core5_clk.common.hw,\n\t\t[CLK_CORE6]\t\t= &core6_clk.common.hw,\n\t\t[CLK_CORE7]\t\t= &core7_clk.common.hw,\n\t\t[CLK_SCU]\t\t= &scu_clk.common.hw,\n\t\t[CLK_ACE]\t\t= &ace_clk.common.hw,\n\t\t[CLK_AXI_PERIPH]\t= &axi_periph_clk.common.hw,\n\t\t[CLK_AXI_ACP]\t\t= &axi_acp_clk.common.hw,\n\t\t[CLK_ATB]\t\t= &atb_clk.common.hw,\n\t\t[CLK_DEBUG_APB]\t\t= &debug_apb_clk.common.hw,\n\t\t[CLK_GIC]\t\t= &gic_clk.common.hw,\n\t\t[CLK_PERIPH]\t\t= &periph_clk.common.hw,\n\t},\n\t.num\t= CLK_AON_CLK_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_aon_clk_desc = {\n\t.clk_clks\t= sc9863a_aon_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_aon_clks),\n\t.hw_clks\t= &sc9863a_aon_clk_hws,\n};\n\nstatic const struct clk_parent_data ap_apb_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_64m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_MUX_CLK_DATA(ap_apb, \"ap-apb\", ap_apb_parents, 0x20,\n\t\t\t 0, 2, SC9863A_MUX_FLAG);\n\nstatic const struct clk_parent_data ap_ce_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_256m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_ce, \"ap-ce\", ap_ce_parents, 0x24,\n\t\t\t  0, 1, 8, 3, 0);\n\nstatic const struct clk_parent_data nandc_ecc_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_256m.hw  },\n\t{ .hw = &twpll_307m2.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(nandc_ecc, \"nandc-ecc\", nandc_ecc_parents, 0x28,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data nandc_26m_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(nandc_26m, \"nandc-26m\", nandc_26m_parents, 0x2c,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(emmc_32k, \"emmc-32k\", nandc_26m_parents, 0x30,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(sdio0_32k, \"sdio0-32k\", nandc_26m_parents, 0x34,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(sdio1_32k, \"sdio1-32k\", nandc_26m_parents, 0x38,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\nstatic SPRD_MUX_CLK_DATA(sdio2_32k, \"sdio2-32k\", nandc_26m_parents, 0x3c,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic SPRD_GATE_CLK_HW(otg_utmi, \"otg-utmi\", &aon_apb.common.hw, 0x40,\n\t\t\tBIT(16), 0, 0);\n\nstatic const struct clk_parent_data ap_uart_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_96m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_uart0,\t\"ap-uart0\",\tap_uart_parents, 0x44,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_uart1,\t\"ap-uart1\",\tap_uart_parents, 0x48,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_uart2,\t\"ap-uart2\",\tap_uart_parents, 0x4c,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_uart3,\t\"ap-uart3\",\tap_uart_parents, 0x50,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_uart4,\t\"ap-uart4\",\tap_uart_parents, 0x54,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data i2c_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_48m.hw  },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_i2c0, \"ap-i2c0\", i2c_parents, 0x58,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c1, \"ap-i2c1\", i2c_parents, 0x5c,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c2, \"ap-i2c2\", i2c_parents, 0x60,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c3, \"ap-i2c3\", i2c_parents, 0x64,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c4, \"ap-i2c4\", i2c_parents, 0x68,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c5, \"ap-i2c5\", i2c_parents, 0x6c,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_i2c6, \"ap-i2c6\", i2c_parents, 0x70,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data spi_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n\t{ .hw = &twpll_192m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_spi0, \"ap-spi0\", spi_parents, 0x74,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_spi1, \"ap-spi1\", spi_parents, 0x78,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_spi2, \"ap-spi2\", spi_parents, 0x7c,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_spi3, \"ap-spi3\", spi_parents, 0x80,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data iis_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_128m.hw  },\n\t{ .hw = &twpll_153m6.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(ap_iis0, \"ap-iis0\", iis_parents, 0x84,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_iis1, \"ap-iis1\", iis_parents, 0x88,\n\t\t\t  0, 2, 8, 3, 0);\nstatic SPRD_COMP_CLK_DATA(ap_iis2, \"ap-iis2\", iis_parents, 0x8c,\n\t\t\t  0, 2, 8, 3, 0);\n\nstatic const struct clk_parent_data sim0_parents[] = {\n\t{ .fw_name = \"ext-26m\" },\n\t{ .hw = &twpll_51m2.hw  },\n\t{ .hw = &twpll_64m.hw  },\n\t{ .hw = &twpll_96m.hw  },\n\t{ .hw = &twpll_128m.hw  },\n};\nstatic SPRD_COMP_CLK_DATA(sim0, \"sim0\", sim0_parents, 0x90,\n\t\t\t  0, 3, 8, 3, 0);\n\nstatic const struct clk_parent_data sim0_32k_parents[] = {\n\t{ .fw_name = \"ext-32k\" },\n\t{ .fw_name = \"ext-26m\" },\n};\nstatic SPRD_MUX_CLK_DATA(sim0_32k, \"sim0-32k\", sim0_32k_parents, 0x94,\n\t\t\t 0, 1, SC9863A_MUX_FLAG);\n\nstatic struct sprd_clk_common *sc9863a_ap_clks[] = {\n\t \n\t&ap_apb.common,\n\t&ap_ce.common,\n\t&nandc_ecc.common,\n\t&nandc_26m.common,\n\t&emmc_32k.common,\n\t&sdio0_32k.common,\n\t&sdio1_32k.common,\n\t&sdio2_32k.common,\n\t&otg_utmi.common,\n\t&ap_uart0.common,\n\t&ap_uart1.common,\n\t&ap_uart2.common,\n\t&ap_uart3.common,\n\t&ap_uart4.common,\n\t&ap_i2c0.common,\n\t&ap_i2c1.common,\n\t&ap_i2c2.common,\n\t&ap_i2c3.common,\n\t&ap_i2c4.common,\n\t&ap_i2c5.common,\n\t&ap_i2c6.common,\n\t&ap_spi0.common,\n\t&ap_spi1.common,\n\t&ap_spi2.common,\n\t&ap_spi3.common,\n\t&ap_iis0.common,\n\t&ap_iis1.common,\n\t&ap_iis2.common,\n\t&sim0.common,\n\t&sim0_32k.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_ap_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_AP_APB]\t= &ap_apb.common.hw,\n\t\t[CLK_AP_CE]\t= &ap_ce.common.hw,\n\t\t[CLK_NANDC_ECC]\t= &nandc_ecc.common.hw,\n\t\t[CLK_NANDC_26M]\t= &nandc_26m.common.hw,\n\t\t[CLK_EMMC_32K]\t= &emmc_32k.common.hw,\n\t\t[CLK_SDIO0_32K]\t= &sdio0_32k.common.hw,\n\t\t[CLK_SDIO1_32K]\t= &sdio1_32k.common.hw,\n\t\t[CLK_SDIO2_32K]\t= &sdio2_32k.common.hw,\n\t\t[CLK_OTG_UTMI]\t= &otg_utmi.common.hw,\n\t\t[CLK_AP_UART0]\t= &ap_uart0.common.hw,\n\t\t[CLK_AP_UART1]\t= &ap_uart1.common.hw,\n\t\t[CLK_AP_UART2]\t= &ap_uart2.common.hw,\n\t\t[CLK_AP_UART3]\t= &ap_uart3.common.hw,\n\t\t[CLK_AP_UART4]\t= &ap_uart4.common.hw,\n\t\t[CLK_AP_I2C0]\t= &ap_i2c0.common.hw,\n\t\t[CLK_AP_I2C1]\t= &ap_i2c1.common.hw,\n\t\t[CLK_AP_I2C2]\t= &ap_i2c2.common.hw,\n\t\t[CLK_AP_I2C3]\t= &ap_i2c3.common.hw,\n\t\t[CLK_AP_I2C4]\t= &ap_i2c4.common.hw,\n\t\t[CLK_AP_I2C5]\t= &ap_i2c5.common.hw,\n\t\t[CLK_AP_I2C6]\t= &ap_i2c6.common.hw,\n\t\t[CLK_AP_SPI0]\t= &ap_spi0.common.hw,\n\t\t[CLK_AP_SPI1]\t= &ap_spi1.common.hw,\n\t\t[CLK_AP_SPI2]\t= &ap_spi2.common.hw,\n\t\t[CLK_AP_SPI3]\t= &ap_spi3.common.hw,\n\t\t[CLK_AP_IIS0]\t= &ap_iis0.common.hw,\n\t\t[CLK_AP_IIS1]\t= &ap_iis1.common.hw,\n\t\t[CLK_AP_IIS2]\t= &ap_iis2.common.hw,\n\t\t[CLK_SIM0]\t= &sim0.common.hw,\n\t\t[CLK_SIM0_32K]\t= &sim0_32k.common.hw,\n\t},\n\t.num\t= CLK_AP_CLK_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_ap_clk_desc = {\n\t.clk_clks\t= sc9863a_ap_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_ap_clks),\n\t.hw_clks\t= &sc9863a_ap_clk_hws,\n};\n\nstatic SPRD_SC_GATE_CLK_HW(otg_eb, \"otg-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dma_eb, \"dma-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ce_eb, \"ce-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(nandc_eb, \"nandc-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(sdio0_eb, \"sdio0-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(sdio1_eb, \"sdio1-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(sdio2_eb, \"sdio2-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(emmc_eb, \"emmc-eb\", &ap_axi.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(emmc_32k_eb, \"emmc-32k-eb\", &ap_axi.common.hw, 0x0,\n\t\t\t   0x1000, BIT(27), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(sdio0_32k_eb, \"sdio0-32k-eb\", &ap_axi.common.hw, 0x0,\n\t\t\t   0x1000, BIT(28), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(sdio1_32k_eb, \"sdio1-32k-eb\", &ap_axi.common.hw, 0x0,\n\t\t\t   0x1000, BIT(29), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(sdio2_32k_eb, \"sdio2-32k-eb\", &ap_axi.common.hw, 0x0,\n\t\t\t   0x1000, BIT(30), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(nandc_26m_eb, \"nandc-26m-eb\", &ap_axi.common.hw, 0x0,\n\t\t\t   0x1000, BIT(31), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dma_eb2, \"dma-eb2\", &ap_axi.common.hw, 0x18,\n\t\t\t   0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ce_eb2, \"ce-eb2\", &ap_axi.common.hw, 0x18,\n\t\t\t   0x1000, BIT(1), 0, 0);\n\nstatic struct sprd_clk_common *sc9863a_apahb_gate_clks[] = {\n\t \n\t&otg_eb.common,\n\t&dma_eb.common,\n\t&ce_eb.common,\n\t&nandc_eb.common,\n\t&sdio0_eb.common,\n\t&sdio1_eb.common,\n\t&sdio2_eb.common,\n\t&emmc_eb.common,\n\t&emmc_32k_eb.common,\n\t&sdio0_32k_eb.common,\n\t&sdio1_32k_eb.common,\n\t&sdio2_32k_eb.common,\n\t&nandc_26m_eb.common,\n\t&dma_eb2.common,\n\t&ce_eb2.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_apahb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_OTG_EB]\t\t= &otg_eb.common.hw,\n\t\t[CLK_DMA_EB]\t\t= &dma_eb.common.hw,\n\t\t[CLK_CE_EB]\t\t= &ce_eb.common.hw,\n\t\t[CLK_NANDC_EB]\t\t= &nandc_eb.common.hw,\n\t\t[CLK_SDIO0_EB]\t\t= &sdio0_eb.common.hw,\n\t\t[CLK_SDIO1_EB]\t\t= &sdio1_eb.common.hw,\n\t\t[CLK_SDIO2_EB]\t\t= &sdio2_eb.common.hw,\n\t\t[CLK_EMMC_EB]\t\t= &emmc_eb.common.hw,\n\t\t[CLK_EMMC_32K_EB]\t= &emmc_32k_eb.common.hw,\n\t\t[CLK_SDIO0_32K_EB]\t= &sdio0_32k_eb.common.hw,\n\t\t[CLK_SDIO1_32K_EB]\t= &sdio1_32k_eb.common.hw,\n\t\t[CLK_SDIO2_32K_EB]\t= &sdio2_32k_eb.common.hw,\n\t\t[CLK_NANDC_26M_EB]\t= &nandc_26m_eb.common.hw,\n\t\t[CLK_DMA_EB2]\t\t= &dma_eb2.common.hw,\n\t\t[CLK_CE_EB2]\t\t= &ce_eb2.common.hw,\n\t},\n\t.num\t= CLK_AP_AHB_GATE_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_apahb_gate_desc = {\n\t.clk_clks\t= sc9863a_apahb_gate_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_apahb_gate_clks),\n\t.hw_clks\t= &sc9863a_apahb_gate_hws,\n};\n\n \nstatic SPRD_SC_GATE_CLK_HW(gpio_eb, \"gpio-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(pwm0_eb,\t\"pwm0-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(pwm1_eb,\t\"pwm1-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(5), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(pwm2_eb,\t\"pwm2-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(pwm3_eb,\t\"pwm3-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(kpd_eb,\t\"kpd-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_syst_eb,\t\"aon-syst-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(9), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_syst_eb,\t\"ap-syst-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(10), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_tmr_eb,\t\"aon-tmr-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(11), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(efuse_eb,\t\"efuse-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(13), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(eic_eb,\t\"eic-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(intc_eb,\t\"intc-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(adi_eb,\t\"adi-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(audif_eb,\t\"audif-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(17), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aud_eb,\t\"aud-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(18), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(vbc_eb,\t\"vbc-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(19), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(pin_eb,\t\"pin-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(20), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_wdg_eb,\t\"ap-wdg-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(24), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_eb,\t\"mm-eb\",\t&aon_apb.common.hw, 0x0,\n\t\t\t   0x1000, BIT(25), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_apb_ckg_eb, \"aon-apb-ckg-eb\", &aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(26), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ca53_ts0_eb, \"ca53-ts0-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(28), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ca53_ts1_eb, \"ca53-ts1-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(29), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ca53_dap_eb, \"ca53-dap-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x0, 0x1000, BIT(30), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(pmu_eb,\t\"pmu-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(thm_eb,\t\"thm-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(1), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(aux0_eb,\t\"aux0-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(2), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(aux1_eb,\t\"aux1-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aux2_eb,\t\"aux2-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(4), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(probe_eb,\t\"probe-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(emc_ref_eb,\t\"emc-ref-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(7), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ca53_wdg_eb,\t\"ca53-wdg-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(8), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_tmr1_eb,\t\"ap-tmr1-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_tmr2_eb,\t\"ap-tmr2-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(disp_emc_eb,\t\"disp-emc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(zip_emc_eb,\t\"zip-emc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(12), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(gsp_emc_eb,\t\"gsp-emc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(13), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_vsp_eb,\t\"mm-vsp-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(14), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mdar_eb,\t\"mdar-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(17), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(rtc4m0_cal_eb, \"rtc4m0-cal-eb\", &aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(18), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(rtc4m1_cal_eb, \"rtc4m1-cal-eb\", &aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(19), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(djtag_eb,\t\"djtag-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(20), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mbox_eb,\t\"mbox-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(21), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_dma_eb,\t\"aon-dma-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(22), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_apb_def_eb, \"aon-apb-def-eb\", &aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(25), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ca5_ts0_eb,\t\"ca5-ts0-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(26), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dbg_eb,\t\"dbg-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(28), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dbg_emc_eb,\t\"dbg-emc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(29), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(cross_trig_eb, \"cross-trig-eb\", &aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(30), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(serdes_dphy_eb, \"serdes-dphy-eb\", &aon_apb.common.hw,\n\t\t\t   0x4, 0x1000, BIT(31), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(arch_rtc_eb,\t\"arch-rtc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(0), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(kpd_rtc_eb,\t\"kpd-rtc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_syst_rtc_eb, \"aon-syst-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(2), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_syst_rtc_eb, \"ap-syst-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(3), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_tmr_rtc_eb, \"aon-tmr-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(4), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_tmr0_rtc_eb, \"ap-tmr0-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(eic_rtc_eb, \"eic-rtc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(6), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(eic_rtcdv5_eb, \"eic-rtcdv5-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(7), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_wdg_rtc_eb, \"ap-wdg-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(8), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ca53_wdg_rtc_eb, \"ca53-wdg-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(9), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(thm_rtc_eb, \"thm-rtc-eb\",\t&aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(athma_rtc_eb, \"athma-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(gthma_rtc_eb, \"gthma-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(12), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(athma_rtc_a_eb, \"athma-rtc-a-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(13), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(gthma_rtc_a_eb, \"gthma-rtc-a-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(14), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_tmr1_rtc_eb, \"ap-tmr1-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(15), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_tmr2_rtc_eb, \"ap-tmr2-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(16), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dxco_lc_rtc_eb, \"dxco-lc-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(17), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(bb_cal_rtc_eb, \"bb-cal-rtc-eb\", &aon_apb.common.hw,\n\t\t\t   0x10, 0x1000, BIT(18), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(gpu_eb, \"gpu-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(disp_eb, \"disp-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_emc_eb, \"mm-emc-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(power_cpu_eb, \"power-cpu-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(10), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(hw_i2c_eb, \"hw-i2c-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mm_vsp_emc_eb, \"mm-vsp-emc-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(14), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(vsp_eb, \"vsp-eb\", &aon_apb.common.hw, 0x50,\n\t\t\t   0x1000, BIT(16), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(cssys_eb, \"cssys-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dmc_eb, \"dmc-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(5), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(rosc_eb, \"rosc-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(s_d_cfg_eb, \"s-d-cfg-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(s_d_ref_eb, \"s-d-ref-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(b_dma_eb, \"b-dma-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(anlg_eb, \"anlg-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(11), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(anlg_apb_eb, \"anlg-apb-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(13), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(bsmtmr_eb, \"bsmtmr-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(14), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_axi_eb, \"ap-axi-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(15), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_intc0_eb, \"ap-intc0-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(16), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_intc1_eb, \"ap-intc1-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(17), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_intc2_eb, \"ap-intc2-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(18), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_intc3_eb, \"ap-intc3-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(19), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_intc4_eb, \"ap-intc4-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(20), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(ap_intc5_eb, \"ap-intc5-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(21), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_HW(scc_eb, \"scc-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(22), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dphy_cfg_eb, \"dphy-cfg-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(23), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(dphy_ref_eb, \"dphy-ref-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(24), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(cphy_cfg_eb, \"cphy-cfg-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(25), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(otg_ref_eb, \"otg-ref-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(26), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(serdes_eb, \"serdes-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(27), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(aon_ap_emc_eb, \"aon-ap-emc-eb\", &aon_apb.common.hw, 0xb0,\n\t\t\t   0x1000, BIT(28), 0, 0);\nstatic struct sprd_clk_common *sc9863a_aonapb_gate_clks[] = {\n\t \n\t&gpio_eb.common,\n\t&pwm0_eb.common,\n\t&pwm1_eb.common,\n\t&pwm2_eb.common,\n\t&pwm3_eb.common,\n\t&kpd_eb.common,\n\t&aon_syst_eb.common,\n\t&ap_syst_eb.common,\n\t&aon_tmr_eb.common,\n\t&efuse_eb.common,\n\t&eic_eb.common,\n\t&intc_eb.common,\n\t&adi_eb.common,\n\t&audif_eb.common,\n\t&aud_eb.common,\n\t&vbc_eb.common,\n\t&pin_eb.common,\n\t&ap_wdg_eb.common,\n\t&mm_eb.common,\n\t&aon_apb_ckg_eb.common,\n\t&ca53_ts0_eb.common,\n\t&ca53_ts1_eb.common,\n\t&ca53_dap_eb.common,\n\t&pmu_eb.common,\n\t&thm_eb.common,\n\t&aux0_eb.common,\n\t&aux1_eb.common,\n\t&aux2_eb.common,\n\t&probe_eb.common,\n\t&emc_ref_eb.common,\n\t&ca53_wdg_eb.common,\n\t&ap_tmr1_eb.common,\n\t&ap_tmr2_eb.common,\n\t&disp_emc_eb.common,\n\t&zip_emc_eb.common,\n\t&gsp_emc_eb.common,\n\t&mm_vsp_eb.common,\n\t&mdar_eb.common,\n\t&rtc4m0_cal_eb.common,\n\t&rtc4m1_cal_eb.common,\n\t&djtag_eb.common,\n\t&mbox_eb.common,\n\t&aon_dma_eb.common,\n\t&aon_apb_def_eb.common,\n\t&ca5_ts0_eb.common,\n\t&dbg_eb.common,\n\t&dbg_emc_eb.common,\n\t&cross_trig_eb.common,\n\t&serdes_dphy_eb.common,\n\t&arch_rtc_eb.common,\n\t&kpd_rtc_eb.common,\n\t&aon_syst_rtc_eb.common,\n\t&ap_syst_rtc_eb.common,\n\t&aon_tmr_rtc_eb.common,\n\t&ap_tmr0_rtc_eb.common,\n\t&eic_rtc_eb.common,\n\t&eic_rtcdv5_eb.common,\n\t&ap_wdg_rtc_eb.common,\n\t&ca53_wdg_rtc_eb.common,\n\t&thm_rtc_eb.common,\n\t&athma_rtc_eb.common,\n\t&gthma_rtc_eb.common,\n\t&athma_rtc_a_eb.common,\n\t&gthma_rtc_a_eb.common,\n\t&ap_tmr1_rtc_eb.common,\n\t&ap_tmr2_rtc_eb.common,\n\t&dxco_lc_rtc_eb.common,\n\t&bb_cal_rtc_eb.common,\n\t&gpu_eb.common,\n\t&disp_eb.common,\n\t&mm_emc_eb.common,\n\t&power_cpu_eb.common,\n\t&hw_i2c_eb.common,\n\t&mm_vsp_emc_eb.common,\n\t&vsp_eb.common,\n\t&cssys_eb.common,\n\t&dmc_eb.common,\n\t&rosc_eb.common,\n\t&s_d_cfg_eb.common,\n\t&s_d_ref_eb.common,\n\t&b_dma_eb.common,\n\t&anlg_eb.common,\n\t&anlg_apb_eb.common,\n\t&bsmtmr_eb.common,\n\t&ap_axi_eb.common,\n\t&ap_intc0_eb.common,\n\t&ap_intc1_eb.common,\n\t&ap_intc2_eb.common,\n\t&ap_intc3_eb.common,\n\t&ap_intc4_eb.common,\n\t&ap_intc5_eb.common,\n\t&scc_eb.common,\n\t&dphy_cfg_eb.common,\n\t&dphy_ref_eb.common,\n\t&cphy_cfg_eb.common,\n\t&otg_ref_eb.common,\n\t&serdes_eb.common,\n\t&aon_ap_emc_eb.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_aonapb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_GPIO_EB]\t\t= &gpio_eb.common.hw,\n\t\t[CLK_PWM0_EB]\t\t= &pwm0_eb.common.hw,\n\t\t[CLK_PWM1_EB]\t\t= &pwm1_eb.common.hw,\n\t\t[CLK_PWM2_EB]\t\t= &pwm2_eb.common.hw,\n\t\t[CLK_PWM3_EB]\t\t= &pwm3_eb.common.hw,\n\t\t[CLK_KPD_EB]\t\t= &kpd_eb.common.hw,\n\t\t[CLK_AON_SYST_EB]\t= &aon_syst_eb.common.hw,\n\t\t[CLK_AP_SYST_EB]\t= &ap_syst_eb.common.hw,\n\t\t[CLK_AON_TMR_EB]\t= &aon_tmr_eb.common.hw,\n\t\t[CLK_EFUSE_EB]\t\t= &efuse_eb.common.hw,\n\t\t[CLK_EIC_EB]\t\t= &eic_eb.common.hw,\n\t\t[CLK_INTC_EB]\t\t= &intc_eb.common.hw,\n\t\t[CLK_ADI_EB]\t\t= &adi_eb.common.hw,\n\t\t[CLK_AUDIF_EB]\t\t= &audif_eb.common.hw,\n\t\t[CLK_AUD_EB]\t\t= &aud_eb.common.hw,\n\t\t[CLK_VBC_EB]\t\t= &vbc_eb.common.hw,\n\t\t[CLK_PIN_EB]\t\t= &pin_eb.common.hw,\n\t\t[CLK_AP_WDG_EB]\t\t= &ap_wdg_eb.common.hw,\n\t\t[CLK_MM_EB]\t\t= &mm_eb.common.hw,\n\t\t[CLK_AON_APB_CKG_EB]\t= &aon_apb_ckg_eb.common.hw,\n\t\t[CLK_CA53_TS0_EB]\t= &ca53_ts0_eb.common.hw,\n\t\t[CLK_CA53_TS1_EB]\t= &ca53_ts1_eb.common.hw,\n\t\t[CLK_CS53_DAP_EB]\t= &ca53_dap_eb.common.hw,\n\t\t[CLK_PMU_EB]\t\t= &pmu_eb.common.hw,\n\t\t[CLK_THM_EB]\t\t= &thm_eb.common.hw,\n\t\t[CLK_AUX0_EB]\t\t= &aux0_eb.common.hw,\n\t\t[CLK_AUX1_EB]\t\t= &aux1_eb.common.hw,\n\t\t[CLK_AUX2_EB]\t\t= &aux2_eb.common.hw,\n\t\t[CLK_PROBE_EB]\t\t= &probe_eb.common.hw,\n\t\t[CLK_EMC_REF_EB]\t= &emc_ref_eb.common.hw,\n\t\t[CLK_CA53_WDG_EB]\t= &ca53_wdg_eb.common.hw,\n\t\t[CLK_AP_TMR1_EB]\t= &ap_tmr1_eb.common.hw,\n\t\t[CLK_AP_TMR2_EB]\t= &ap_tmr2_eb.common.hw,\n\t\t[CLK_DISP_EMC_EB]\t= &disp_emc_eb.common.hw,\n\t\t[CLK_ZIP_EMC_EB]\t= &zip_emc_eb.common.hw,\n\t\t[CLK_GSP_EMC_EB]\t= &gsp_emc_eb.common.hw,\n\t\t[CLK_MM_VSP_EB]\t\t= &mm_vsp_eb.common.hw,\n\t\t[CLK_MDAR_EB]\t\t= &mdar_eb.common.hw,\n\t\t[CLK_RTC4M0_CAL_EB]\t= &rtc4m0_cal_eb.common.hw,\n\t\t[CLK_RTC4M1_CAL_EB]\t= &rtc4m1_cal_eb.common.hw,\n\t\t[CLK_DJTAG_EB]\t\t= &djtag_eb.common.hw,\n\t\t[CLK_MBOX_EB]\t\t= &mbox_eb.common.hw,\n\t\t[CLK_AON_DMA_EB]\t= &aon_dma_eb.common.hw,\n\t\t[CLK_AON_APB_DEF_EB]\t= &aon_apb_def_eb.common.hw,\n\t\t[CLK_CA5_TS0_EB]\t= &ca5_ts0_eb.common.hw,\n\t\t[CLK_DBG_EB]\t\t= &dbg_eb.common.hw,\n\t\t[CLK_DBG_EMC_EB]\t= &dbg_emc_eb.common.hw,\n\t\t[CLK_CROSS_TRIG_EB]\t= &cross_trig_eb.common.hw,\n\t\t[CLK_SERDES_DPHY_EB]\t= &serdes_dphy_eb.common.hw,\n\t\t[CLK_ARCH_RTC_EB]\t= &arch_rtc_eb.common.hw,\n\t\t[CLK_KPD_RTC_EB]\t= &kpd_rtc_eb.common.hw,\n\t\t[CLK_AON_SYST_RTC_EB]\t= &aon_syst_rtc_eb.common.hw,\n\t\t[CLK_AP_SYST_RTC_EB]\t= &ap_syst_rtc_eb.common.hw,\n\t\t[CLK_AON_TMR_RTC_EB]\t= &aon_tmr_rtc_eb.common.hw,\n\t\t[CLK_AP_TMR0_RTC_EB]\t= &ap_tmr0_rtc_eb.common.hw,\n\t\t[CLK_EIC_RTC_EB]\t= &eic_rtc_eb.common.hw,\n\t\t[CLK_EIC_RTCDV5_EB]\t= &eic_rtcdv5_eb.common.hw,\n\t\t[CLK_AP_WDG_RTC_EB]\t= &ap_wdg_rtc_eb.common.hw,\n\t\t[CLK_CA53_WDG_RTC_EB]\t= &ca53_wdg_rtc_eb.common.hw,\n\t\t[CLK_THM_RTC_EB]\t= &thm_rtc_eb.common.hw,\n\t\t[CLK_ATHMA_RTC_EB]\t= &athma_rtc_eb.common.hw,\n\t\t[CLK_GTHMA_RTC_EB]\t= &gthma_rtc_eb.common.hw,\n\t\t[CLK_ATHMA_RTC_A_EB]\t= &athma_rtc_a_eb.common.hw,\n\t\t[CLK_GTHMA_RTC_A_EB]\t= &gthma_rtc_a_eb.common.hw,\n\t\t[CLK_AP_TMR1_RTC_EB]\t= &ap_tmr1_rtc_eb.common.hw,\n\t\t[CLK_AP_TMR2_RTC_EB]\t= &ap_tmr2_rtc_eb.common.hw,\n\t\t[CLK_DXCO_LC_RTC_EB]\t= &dxco_lc_rtc_eb.common.hw,\n\t\t[CLK_BB_CAL_RTC_EB]\t= &bb_cal_rtc_eb.common.hw,\n\t\t[CLK_GNU_EB]\t\t= &gpu_eb.common.hw,\n\t\t[CLK_DISP_EB]\t\t= &disp_eb.common.hw,\n\t\t[CLK_MM_EMC_EB]\t\t= &mm_emc_eb.common.hw,\n\t\t[CLK_POWER_CPU_EB]\t= &power_cpu_eb.common.hw,\n\t\t[CLK_HW_I2C_EB]\t\t= &hw_i2c_eb.common.hw,\n\t\t[CLK_MM_VSP_EMC_EB]\t= &mm_vsp_emc_eb.common.hw,\n\t\t[CLK_VSP_EB]\t\t= &vsp_eb.common.hw,\n\t\t[CLK_CSSYS_EB]\t\t= &cssys_eb.common.hw,\n\t\t[CLK_DMC_EB]\t\t= &dmc_eb.common.hw,\n\t\t[CLK_ROSC_EB]\t\t= &rosc_eb.common.hw,\n\t\t[CLK_S_D_CFG_EB]\t= &s_d_cfg_eb.common.hw,\n\t\t[CLK_S_D_REF_EB]\t= &s_d_ref_eb.common.hw,\n\t\t[CLK_B_DMA_EB]\t\t= &b_dma_eb.common.hw,\n\t\t[CLK_ANLG_EB]\t\t= &anlg_eb.common.hw,\n\t\t[CLK_ANLG_APB_EB]\t= &anlg_apb_eb.common.hw,\n\t\t[CLK_BSMTMR_EB]\t\t= &bsmtmr_eb.common.hw,\n\t\t[CLK_AP_AXI_EB]\t\t= &ap_axi_eb.common.hw,\n\t\t[CLK_AP_INTC0_EB]\t= &ap_intc0_eb.common.hw,\n\t\t[CLK_AP_INTC1_EB]\t= &ap_intc1_eb.common.hw,\n\t\t[CLK_AP_INTC2_EB]\t= &ap_intc2_eb.common.hw,\n\t\t[CLK_AP_INTC3_EB]\t= &ap_intc3_eb.common.hw,\n\t\t[CLK_AP_INTC4_EB]\t= &ap_intc4_eb.common.hw,\n\t\t[CLK_AP_INTC5_EB]\t= &ap_intc5_eb.common.hw,\n\t\t[CLK_SCC_EB]\t\t= &scc_eb.common.hw,\n\t\t[CLK_DPHY_CFG_EB]\t= &dphy_cfg_eb.common.hw,\n\t\t[CLK_DPHY_REF_EB]\t= &dphy_ref_eb.common.hw,\n\t\t[CLK_CPHY_CFG_EB]\t= &cphy_cfg_eb.common.hw,\n\t\t[CLK_OTG_REF_EB]\t= &otg_ref_eb.common.hw,\n\t\t[CLK_SERDES_EB]\t\t= &serdes_eb.common.hw,\n\t\t[CLK_AON_AP_EMC_EB]\t= &aon_ap_emc_eb.common.hw,\n\t},\n\t.num\t= CLK_AON_APB_GATE_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_aonapb_gate_desc = {\n\t.clk_clks\t= sc9863a_aonapb_gate_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_aonapb_gate_clks),\n\t.hw_clks\t= &sc9863a_aonapb_gate_hws,\n};\n\n \nstatic SPRD_SC_GATE_CLK_HW(mahb_ckg_eb, \"mahb-ckg-eb\", &mm_ahb.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mdcam_eb, \"mdcam-eb\", &mm_ahb.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(misp_eb, \"misp-eb\", &mm_ahb.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mahbcsi_eb, \"mahbcsi-eb\", &mm_ahb.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mcsi_s_eb, \"mcsi-s-eb\", &mm_ahb.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(4), 0, 0);\nstatic SPRD_SC_GATE_CLK_HW(mcsi_t_eb, \"mcsi-t-eb\", &mm_ahb.common.hw, 0x0, 0x1000,\n\t\t\t   BIT(5), 0, 0);\nstatic SPRD_GATE_CLK_HW(dcam_axi_eb, \"dcam-axi-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(0), 0, 0);\nstatic SPRD_GATE_CLK_HW(isp_axi_eb, \"isp-axi-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(1), 0, 0);\nstatic SPRD_GATE_CLK_HW(mcsi_eb, \"mcsi-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(2), 0, 0);\nstatic SPRD_GATE_CLK_HW(mcsi_s_ckg_eb, \"mcsi-s-ckg-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(3), 0, 0);\nstatic SPRD_GATE_CLK_HW(mcsi_t_ckg_eb, \"mcsi-t-ckg-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(4), 0, 0);\nstatic SPRD_GATE_CLK_HW(sensor0_eb, \"sensor0-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(5), 0, 0);\nstatic SPRD_GATE_CLK_HW(sensor1_eb, \"sensor1-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(6), 0, 0);\nstatic SPRD_GATE_CLK_HW(sensor2_eb, \"sensor2-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(7), 0, 0);\nstatic SPRD_GATE_CLK_HW(mcphy_cfg_eb, \"mcphy-cfg-eb\", &mm_ahb.common.hw, 0x8,\n\t\t\tBIT(8), 0, 0);\n\nstatic struct sprd_clk_common *sc9863a_mm_gate_clks[] = {\n\t \n\t&mahb_ckg_eb.common,\n\t&mdcam_eb.common,\n\t&misp_eb.common,\n\t&mahbcsi_eb.common,\n\t&mcsi_s_eb.common,\n\t&mcsi_t_eb.common,\n\t&dcam_axi_eb.common,\n\t&isp_axi_eb.common,\n\t&mcsi_eb.common,\n\t&mcsi_s_ckg_eb.common,\n\t&mcsi_t_ckg_eb.common,\n\t&sensor0_eb.common,\n\t&sensor1_eb.common,\n\t&sensor2_eb.common,\n\t&mcphy_cfg_eb.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_mm_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_MAHB_CKG_EB]\t= &mahb_ckg_eb.common.hw,\n\t\t[CLK_MDCAM_EB]\t\t= &mdcam_eb.common.hw,\n\t\t[CLK_MISP_EB]\t\t= &misp_eb.common.hw,\n\t\t[CLK_MAHBCSI_EB]\t= &mahbcsi_eb.common.hw,\n\t\t[CLK_MCSI_S_EB]\t\t= &mcsi_s_eb.common.hw,\n\t\t[CLK_MCSI_T_EB]\t\t= &mcsi_t_eb.common.hw,\n\t\t[CLK_DCAM_AXI_EB]\t= &dcam_axi_eb.common.hw,\n\t\t[CLK_ISP_AXI_EB]\t= &isp_axi_eb.common.hw,\n\t\t[CLK_MCSI_EB]\t\t= &mcsi_eb.common.hw,\n\t\t[CLK_MCSI_S_CKG_EB]\t= &mcsi_s_ckg_eb.common.hw,\n\t\t[CLK_MCSI_T_CKG_EB]\t= &mcsi_t_ckg_eb.common.hw,\n\t\t[CLK_SENSOR0_EB]\t= &sensor0_eb.common.hw,\n\t\t[CLK_SENSOR1_EB]\t= &sensor1_eb.common.hw,\n\t\t[CLK_SENSOR2_EB]\t= &sensor2_eb.common.hw,\n\t\t[CLK_MCPHY_CFG_EB]\t= &mcphy_cfg_eb.common.hw,\n\t},\n\t.num\t= CLK_MM_GATE_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_mm_gate_desc = {\n\t.clk_clks\t= sc9863a_mm_gate_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_mm_gate_clks),\n\t.hw_clks\t= &sc9863a_mm_gate_hws,\n};\n\n \nstatic SPRD_GATE_CLK_HW(mipi_csi_clk, \"mipi-csi-clk\", &mahb_ckg_eb.common.hw,\n\t\t\t0x20, BIT(16), 0, SPRD_GATE_NON_AON);\nstatic SPRD_GATE_CLK_HW(mipi_csi_s_clk, \"mipi-csi-s-clk\", &mahb_ckg_eb.common.hw,\n\t\t\t0x24, BIT(16), 0, SPRD_GATE_NON_AON);\nstatic SPRD_GATE_CLK_HW(mipi_csi_m_clk, \"mipi-csi-m-clk\", &mahb_ckg_eb.common.hw,\n\t\t\t0x28, BIT(16), 0, SPRD_GATE_NON_AON);\n\nstatic struct sprd_clk_common *sc9863a_mm_clk_clks[] = {\n\t \n\t&mipi_csi_clk.common,\n\t&mipi_csi_s_clk.common,\n\t&mipi_csi_m_clk.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_mm_clk_hws = {\n\t.hws\t= {\n\t\t[CLK_MIPI_CSI]\t\t= &mipi_csi_clk.common.hw,\n\t\t[CLK_MIPI_CSI_S]\t= &mipi_csi_s_clk.common.hw,\n\t\t[CLK_MIPI_CSI_M]\t= &mipi_csi_m_clk.common.hw,\n\t},\n\t.num\t= CLK_MM_CLK_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_mm_clk_desc = {\n\t.clk_clks\t= sc9863a_mm_clk_clks,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_mm_clk_clks),\n\t.hw_clks\t= &sc9863a_mm_clk_hws,\n};\n\nstatic SPRD_SC_GATE_CLK_FW_NAME(sim0_eb,\t\"sim0-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(0), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(iis0_eb,\t\"iis0-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(1), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(iis1_eb,\t\"iis1-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(2), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(iis2_eb,\t\"iis2-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(3), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi0_eb,\t\"spi0-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(5), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi1_eb,\t\"spi1-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(6), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi2_eb,\t\"spi2-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(7), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c0_eb,\t\"i2c0-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(8), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c1_eb,\t\"i2c1-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(9), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c2_eb,\t\"i2c2-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(10), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c3_eb,\t\"i2c3-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(11), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c4_eb,\t\"i2c4-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(12), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart0_eb,\t\"uart0-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(13), 0, 0);\n \nstatic SPRD_SC_GATE_CLK_FW_NAME(uart1_eb,\t\"uart1-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(14), CLK_IGNORE_UNUSED, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart2_eb,\t\"uart2-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(15), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart3_eb,\t\"uart3-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(16), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(uart4_eb,\t\"uart4-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(17), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(sim0_32k_eb,\t\"sim0_32k-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(18), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(spi3_eb,\t\"spi3-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(19), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c5_eb,\t\"i2c5-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(20), 0, 0);\nstatic SPRD_SC_GATE_CLK_FW_NAME(i2c6_eb,\t\"i2c6-eb\",\t\"ext-26m\", 0x0,\n\t\t\t\t0x1000, BIT(21), 0, 0);\n\nstatic struct sprd_clk_common *sc9863a_apapb_gate[] = {\n\t \n\t&sim0_eb.common,\n\t&iis0_eb.common,\n\t&iis1_eb.common,\n\t&iis2_eb.common,\n\t&spi0_eb.common,\n\t&spi1_eb.common,\n\t&spi2_eb.common,\n\t&i2c0_eb.common,\n\t&i2c1_eb.common,\n\t&i2c2_eb.common,\n\t&i2c3_eb.common,\n\t&i2c4_eb.common,\n\t&uart0_eb.common,\n\t&uart1_eb.common,\n\t&uart2_eb.common,\n\t&uart3_eb.common,\n\t&uart4_eb.common,\n\t&sim0_32k_eb.common,\n\t&spi3_eb.common,\n\t&i2c5_eb.common,\n\t&i2c6_eb.common,\n};\n\nstatic struct clk_hw_onecell_data sc9863a_apapb_gate_hws = {\n\t.hws\t= {\n\t\t[CLK_SIM0_EB]\t\t= &sim0_eb.common.hw,\n\t\t[CLK_IIS0_EB]\t\t= &iis0_eb.common.hw,\n\t\t[CLK_IIS1_EB]\t\t= &iis1_eb.common.hw,\n\t\t[CLK_IIS2_EB]\t\t= &iis2_eb.common.hw,\n\t\t[CLK_SPI0_EB]\t\t= &spi0_eb.common.hw,\n\t\t[CLK_SPI1_EB]\t\t= &spi1_eb.common.hw,\n\t\t[CLK_SPI2_EB]\t\t= &spi2_eb.common.hw,\n\t\t[CLK_I2C0_EB]\t\t= &i2c0_eb.common.hw,\n\t\t[CLK_I2C1_EB]\t\t= &i2c1_eb.common.hw,\n\t\t[CLK_I2C2_EB]\t\t= &i2c2_eb.common.hw,\n\t\t[CLK_I2C3_EB]\t\t= &i2c3_eb.common.hw,\n\t\t[CLK_I2C4_EB]\t\t= &i2c4_eb.common.hw,\n\t\t[CLK_UART0_EB]\t\t= &uart0_eb.common.hw,\n\t\t[CLK_UART1_EB]\t\t= &uart1_eb.common.hw,\n\t\t[CLK_UART2_EB]\t\t= &uart2_eb.common.hw,\n\t\t[CLK_UART3_EB]\t\t= &uart3_eb.common.hw,\n\t\t[CLK_UART4_EB]\t\t= &uart4_eb.common.hw,\n\t\t[CLK_SIM0_32K_EB]\t= &sim0_32k_eb.common.hw,\n\t\t[CLK_SPI3_EB]\t\t= &spi3_eb.common.hw,\n\t\t[CLK_I2C5_EB]\t\t= &i2c5_eb.common.hw,\n\t\t[CLK_I2C6_EB]\t\t= &i2c6_eb.common.hw,\n\t},\n\t.num\t= CLK_AP_APB_GATE_NUM,\n};\n\nstatic const struct sprd_clk_desc sc9863a_apapb_gate_desc = {\n\t.clk_clks\t= sc9863a_apapb_gate,\n\t.num_clk_clks\t= ARRAY_SIZE(sc9863a_apapb_gate),\n\t.hw_clks\t= &sc9863a_apapb_gate_hws,\n};\n\nstatic const struct of_device_id sprd_sc9863a_clk_ids[] = {\n\t{ .compatible = \"sprd,sc9863a-ap-clk\",\t \n\t  .data = &sc9863a_ap_clk_desc },\n\t{ .compatible = \"sprd,sc9863a-pmu-gate\",\t \n\t  .data = &sc9863a_pmu_gate_desc },\n\t{ .compatible = \"sprd,sc9863a-pll\",\t \n\t  .data = &sc9863a_pll_desc },\n\t{ .compatible = \"sprd,sc9863a-mpll\",\t \n\t  .data = &sc9863a_mpll_desc },\n\t{ .compatible = \"sprd,sc9863a-rpll\",\t \n\t  .data = &sc9863a_rpll_desc },\n\t{ .compatible = \"sprd,sc9863a-dpll\",\t \n\t  .data = &sc9863a_dpll_desc },\n\t{ .compatible = \"sprd,sc9863a-aon-clk\",\t \n\t  .data = &sc9863a_aon_clk_desc },\n\t{ .compatible = \"sprd,sc9863a-apahb-gate\",\t \n\t  .data = &sc9863a_apahb_gate_desc },\n\t{ .compatible = \"sprd,sc9863a-aonapb-gate\",\t \n\t  .data = &sc9863a_aonapb_gate_desc },\n\t{ .compatible = \"sprd,sc9863a-mm-gate\",\t \n\t  .data = &sc9863a_mm_gate_desc },\n\t{ .compatible = \"sprd,sc9863a-mm-clk\",\t \n\t  .data = &sc9863a_mm_clk_desc },\n\t{ .compatible = \"sprd,sc9863a-apapb-gate\",\t \n\t  .data = &sc9863a_apapb_gate_desc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, sprd_sc9863a_clk_ids);\n\nstatic int sc9863a_clk_probe(struct platform_device *pdev)\n{\n\tconst struct sprd_clk_desc *desc;\n\tint ret;\n\n\tdesc = device_get_match_data(&pdev->dev);\n\tif (!desc)\n\t\treturn -ENODEV;\n\n\tret = sprd_clk_regmap_init(pdev, desc);\n\tif (ret)\n\t\treturn ret;\n\n\treturn sprd_clk_probe(&pdev->dev, desc->hw_clks);\n}\n\nstatic struct platform_driver sc9863a_clk_driver = {\n\t.probe\t= sc9863a_clk_probe,\n\t.driver\t= {\n\t\t.name\t= \"sc9863a-clk\",\n\t\t.of_match_table\t= sprd_sc9863a_clk_ids,\n\t},\n};\nmodule_platform_driver(sc9863a_clk_driver);\n\nMODULE_DESCRIPTION(\"Spreadtrum SC9863A Clock Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}