Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,33
design__inferred_latch__count,0
design__instance__count,15704
design__instance__area,85126.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,383
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00048329075798392296
power__switching__total,0.00016808012151159346
power__leakage__total,9.649385646071096e-08
power__total,0.0006514673586934805
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.013604
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.013604
timing__hold__ws__corner:nom_tt_025C_1v80,0.283277
timing__setup__ws__corner:nom_tt_025C_1v80,56.923889
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.283277
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,92.708443
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,43
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,383
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.869149
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.869149
timing__hold__ws__corner:nom_ss_100C_1v60,0.8211
timing__setup__ws__corner:nom_ss_100C_1v60,53.414627
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.8211
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,84.936684
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,383
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.686672
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.686672
timing__hold__ws__corner:nom_ff_n40C_1v95,0.091808
timing__setup__ws__corner:nom_ff_n40C_1v95,58.067757
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.091808
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,95.441521
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,43
design__max_fanout_violation__count,383
design__max_cap_violation__count,3
clock__skew__worst_hold,1.916734
clock__skew__worst_setup,0.66089
timing__hold__ws,0.08662
timing__setup__ws,53.354095
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.08662
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,84.848396
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,15704
design__instance__area__stdcell,85126.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.285404
design__instance__utilization__stdcell,0.285404
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,87116113
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,205514
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,564
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,8026
route__net__special,2
route__drc_errors__iter:1,5679
route__wirelength__iter:1,244108
route__drc_errors__iter:2,2126
route__wirelength__iter:2,241724
route__drc_errors__iter:3,1809
route__wirelength__iter:3,240826
route__drc_errors__iter:4,450
route__wirelength__iter:4,240514
route__drc_errors__iter:5,61
route__wirelength__iter:5,240561
route__drc_errors__iter:6,0
route__wirelength__iter:6,240553
route__drc_errors,0
route__wirelength,240553
route__vias,61377
route__vias__singlecut,61377
route__vias__multicut,0
design__disconnected_pin__count,356
design__critical_disconnected_pin__count,0
route__wirelength__max,737.02
timing__unannotated_net__count__corner:nom_tt_025C_1v80,630
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,630
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,630
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,383
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.974849
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.974849
timing__hold__ws__corner:min_tt_025C_1v80,0.279624
timing__setup__ws__corner:min_tt_025C_1v80,56.951794
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.279624
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,92.813049
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,630
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,38
design__max_fanout_violation__count__corner:min_ss_100C_1v60,383
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.802266
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.802266
timing__hold__ws__corner:min_ss_100C_1v60,0.814749
timing__setup__ws__corner:min_ss_100C_1v60,53.469467
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.814749
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,85.027229
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,630
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,383
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.66089
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.66089
timing__hold__ws__corner:min_ff_n40C_1v95,0.092411
timing__setup__ws__corner:min_ff_n40C_1v95,58.086102
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.092411
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,95.51017
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,630
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,383
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.040795
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.040795
timing__hold__ws__corner:max_tt_025C_1v80,0.288851
timing__setup__ws__corner:max_tt_025C_1v80,56.890934
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.288851
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,92.611313
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,630
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,43
design__max_fanout_violation__count__corner:max_ss_100C_1v60,383
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.916734
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.916734
timing__hold__ws__corner:max_ss_100C_1v60,0.830503
timing__setup__ws__corner:max_ss_100C_1v60,53.354095
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.830503
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,84.848396
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,630
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,383
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.706966
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.706966
timing__hold__ws__corner:max_ff_n40C_1v95,0.08662
timing__setup__ws__corner:max_ff_n40C_1v95,58.045372
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.08662
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,95.374107
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,630
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,630
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000561257
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000593026
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000436197
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000593026
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000043699999999999996646063947502991453575305058620870113372802734375
ir__drop__worst,0.0000561000000000000015906546912969332652210141532123088836669921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
