{"top":"global.glb_channel_reduction",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},{
              "type":["Record",[
                ["en","BitIn"],
                ["reset","BitIn"],
                ["out",["Array",32,"Bit"]],
                ["overflow","Bit"]
              ]],
              "instances":{
                "add":{
                  "genref":"coreir.add",
                  "genargs":{"width":["Int",32]}
                },
                "and$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "and$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
                },
                "count$c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "count$clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "count$reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
                },
                "inc":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000001"]}
                },
                "max":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
                },
                "resetOr$c0":{
                  "modref":"corebit.const",
                  "modargs":{"value":["Bool",false]}
                },
                "resetOr$lut$lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
                },
                "ult":{
                  "genref":"coreir.ult",
                  "genargs":{"width":["Int",32]}
                }
              },
              "connections":[
                ["count$reg0.out","add.in0"],
                ["inc.out","add.in1"],
                ["count$enMux.in1","add.out"],
                ["ult.in1","add.out"],
                ["and$lut$lut.bit.in.2","and$c0.out"],
                ["ult.out","and$lut$lut.bit.in.0"],
                ["self.en","and$lut$lut.bit.in.1"],
                ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
                ["self.overflow","and$lut$lut.bit.out"],
                ["count$clrMux.in1","count$c0.out"],
                ["count$enMux.out","count$clrMux.in0"],
                ["count$reg0.in","count$clrMux.out"],
                ["resetOr$lut$lut.bit.out","count$clrMux.sel"],
                ["count$reg0.out","count$enMux.in0"],
                ["self.en","count$enMux.sel"],
                ["self.out","count$reg0.out"],
                ["ult.in0","max.out"],
                ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
                ["self.reset","resetOr$lut$lut.bit.in.1"]
              ]
            }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
              "type":["Record",[
                ["in",["Array",3,"BitIn"]],
                ["out","Bit"]
              ]],
              "modparams":{"init":["BitVector",8]},
              "instances":{
                "lut":{
                  "genref":"cgralib.PE",
                  "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                  "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
                }
              },
              "connections":[
                ["self.in","lut.bit.in"],
                ["self.out","lut.bit.out"]
              ]
            }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",32,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U114":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U116$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U119$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U116$reg0.in","_U117.out"],
          ["coeff_U119$reg0.in","_U120.out"],
          ["mul_d0__U115.out","add_all__U122.in0"],
          ["mul_d1__U118.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["const_term_U121.out","add_all__U123.in1"],
          ["self.out","add_all__U123.out"],
          ["self.clk","coeff_U116$reg0.clk"],
          ["mul_d0__U115.in0","coeff_U116$reg0.out"],
          ["self.clk","coeff_U119$reg0.clk"],
          ["mul_d1__U118.in0","coeff_U119$reg0.out"],
          ["self.d.0","mul_d0__U115.in1"],
          ["self.d.1","mul_d1__U118.in1"]
        ]
      },
      "aff__U130":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U132$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U135$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U132$reg0.in","_U133.out"],
          ["coeff_U135$reg0.in","_U136.out"],
          ["mul_d0__U131.out","add_all__U138.in0"],
          ["mul_d1__U134.out","add_all__U138.in1"],
          ["add_all__U139.in0","add_all__U138.out"],
          ["const_term_U137.out","add_all__U139.in1"],
          ["self.out","add_all__U139.out"],
          ["self.clk","coeff_U132$reg0.clk"],
          ["mul_d0__U131.in0","coeff_U132$reg0.out"],
          ["self.clk","coeff_U135$reg0.clk"],
          ["mul_d1__U134.in0","coeff_U135$reg0.out"],
          ["self.d.0","mul_d0__U131.in1"],
          ["self.d.1","mul_d1__U134.in1"]
        ]
      },
      "aff__U145":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U147$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U150$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U153$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U156$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U147$reg0.in","_U148.out"],
          ["coeff_U150$reg0.in","_U151.out"],
          ["coeff_U153$reg0.in","_U154.out"],
          ["coeff_U156$reg0.in","_U157.out"],
          ["mul_d0__U146.out","add_all__U159.in0"],
          ["mul_d1__U149.out","add_all__U159.in1"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["mul_d2__U152.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["mul_d3__U155.out","add_all__U161.in1"],
          ["add_all__U162.in0","add_all__U161.out"],
          ["const_term_U158.out","add_all__U162.in1"],
          ["self.out","add_all__U162.out"],
          ["self.clk","coeff_U147$reg0.clk"],
          ["mul_d0__U146.in0","coeff_U147$reg0.out"],
          ["self.clk","coeff_U150$reg0.clk"],
          ["mul_d1__U149.in0","coeff_U150$reg0.out"],
          ["self.clk","coeff_U153$reg0.clk"],
          ["mul_d2__U152.in0","coeff_U153$reg0.out"],
          ["self.clk","coeff_U156$reg0.clk"],
          ["mul_d3__U155.in0","coeff_U156$reg0.out"],
          ["self.d.0","mul_d0__U146.in1"],
          ["self.d.1","mul_d1__U149.in1"],
          ["self.d.2","mul_d2__U152.in1"],
          ["self.d.3","mul_d3__U155.in1"]
        ]
      },
      "aff__U172":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U174$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U177$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U180$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U183$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U174$reg0.in","_U175.out"],
          ["coeff_U177$reg0.in","_U178.out"],
          ["coeff_U180$reg0.in","_U181.out"],
          ["coeff_U183$reg0.in","_U184.out"],
          ["mul_d0__U173.out","add_all__U186.in0"],
          ["mul_d1__U176.out","add_all__U186.in1"],
          ["add_all__U187.in0","add_all__U186.out"],
          ["mul_d2__U179.out","add_all__U187.in1"],
          ["add_all__U188.in0","add_all__U187.out"],
          ["mul_d3__U182.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["const_term_U185.out","add_all__U189.in1"],
          ["self.out","add_all__U189.out"],
          ["self.clk","coeff_U174$reg0.clk"],
          ["mul_d0__U173.in0","coeff_U174$reg0.out"],
          ["self.clk","coeff_U177$reg0.clk"],
          ["mul_d1__U176.in0","coeff_U177$reg0.out"],
          ["self.clk","coeff_U180$reg0.clk"],
          ["mul_d2__U179.in0","coeff_U180$reg0.out"],
          ["self.clk","coeff_U183$reg0.clk"],
          ["mul_d3__U182.in0","coeff_U183$reg0.out"],
          ["self.d.0","mul_d0__U173.in1"],
          ["self.d.1","mul_d1__U176.in1"],
          ["self.d.2","mul_d2__U179.in1"],
          ["self.d.3","mul_d3__U182.in1"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U23$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U20$reg0.in","_U21.out"],
          ["coeff_U23$reg0.in","_U24.out"],
          ["mul_d0__U19.out","add_all__U26.in0"],
          ["mul_d1__U22.out","add_all__U26.in1"],
          ["add_all__U27.in0","add_all__U26.out"],
          ["const_term_U25.out","add_all__U27.in1"],
          ["self.out","add_all__U27.out"],
          ["self.clk","coeff_U20$reg0.clk"],
          ["mul_d0__U19.in0","coeff_U20$reg0.out"],
          ["self.clk","coeff_U23$reg0.clk"],
          ["mul_d1__U22.in0","coeff_U23$reg0.out"],
          ["self.d.0","mul_d0__U19.in1"],
          ["self.d.1","mul_d1__U22.in1"]
        ]
      },
      "aff__U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002008"]}
          },
          "_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U194$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U197$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U200$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U203$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U206$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0001ffff"]}
          },
          "mul_d0__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U194$reg0.in","_U195.out"],
          ["coeff_U197$reg0.in","_U198.out"],
          ["coeff_U200$reg0.in","_U201.out"],
          ["coeff_U203$reg0.in","_U204.out"],
          ["coeff_U206$reg0.in","_U207.out"],
          ["mul_d0__U193.out","add_all__U209.in0"],
          ["mul_d1__U196.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["mul_d2__U199.out","add_all__U210.in1"],
          ["add_all__U211.in0","add_all__U210.out"],
          ["mul_d3__U202.out","add_all__U211.in1"],
          ["add_all__U212.in0","add_all__U211.out"],
          ["mul_d4__U205.out","add_all__U212.in1"],
          ["add_all__U213.in0","add_all__U212.out"],
          ["const_term_U208.out","add_all__U213.in1"],
          ["self.out","add_all__U213.out"],
          ["self.clk","coeff_U194$reg0.clk"],
          ["mul_d0__U193.in0","coeff_U194$reg0.out"],
          ["self.clk","coeff_U197$reg0.clk"],
          ["mul_d1__U196.in0","coeff_U197$reg0.out"],
          ["self.clk","coeff_U200$reg0.clk"],
          ["mul_d2__U199.in0","coeff_U200$reg0.out"],
          ["self.clk","coeff_U203$reg0.clk"],
          ["mul_d3__U202.in0","coeff_U203$reg0.out"],
          ["self.clk","coeff_U206$reg0.clk"],
          ["mul_d4__U205.in0","coeff_U206$reg0.out"],
          ["self.d.0","mul_d0__U193.in1"],
          ["self.d.1","mul_d1__U196.in1"],
          ["self.d.2","mul_d2__U199.in1"],
          ["self.d.3","mul_d3__U202.in1"],
          ["self.d.4","mul_d4__U205.in1"]
        ]
      },
      "aff__U2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U7$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U6":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U4$reg0.in","_U5.out"],
          ["coeff_U7$reg0.in","_U8.out"],
          ["mul_d0__U3.out","add_all__U10.in0"],
          ["mul_d1__U6.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U9.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["self.clk","coeff_U4$reg0.clk"],
          ["mul_d0__U3.in0","coeff_U4$reg0.out"],
          ["self.clk","coeff_U7$reg0.clk"],
          ["mul_d1__U6.in0","coeff_U7$reg0.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U6.in1"]
        ]
      },
      "aff__U227":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U229$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U232$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U235$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U238$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U241$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U229$reg0.in","_U230.out"],
          ["coeff_U232$reg0.in","_U233.out"],
          ["coeff_U235$reg0.in","_U236.out"],
          ["coeff_U238$reg0.in","_U239.out"],
          ["coeff_U241$reg0.in","_U242.out"],
          ["mul_d0__U228.out","add_all__U244.in0"],
          ["mul_d1__U231.out","add_all__U244.in1"],
          ["add_all__U245.in0","add_all__U244.out"],
          ["mul_d2__U234.out","add_all__U245.in1"],
          ["add_all__U246.in0","add_all__U245.out"],
          ["mul_d3__U237.out","add_all__U246.in1"],
          ["add_all__U247.in0","add_all__U246.out"],
          ["mul_d4__U240.out","add_all__U247.in1"],
          ["add_all__U248.in0","add_all__U247.out"],
          ["const_term_U243.out","add_all__U248.in1"],
          ["self.out","add_all__U248.out"],
          ["self.clk","coeff_U229$reg0.clk"],
          ["mul_d0__U228.in0","coeff_U229$reg0.out"],
          ["self.clk","coeff_U232$reg0.clk"],
          ["mul_d1__U231.in0","coeff_U232$reg0.out"],
          ["self.clk","coeff_U235$reg0.clk"],
          ["mul_d2__U234.in0","coeff_U235$reg0.out"],
          ["self.clk","coeff_U238$reg0.clk"],
          ["mul_d3__U237.in0","coeff_U238$reg0.out"],
          ["self.clk","coeff_U241$reg0.clk"],
          ["mul_d4__U240.in0","coeff_U241$reg0.out"],
          ["self.d.0","mul_d0__U228.in1"],
          ["self.d.1","mul_d1__U231.in1"],
          ["self.d.2","mul_d2__U234.in1"],
          ["self.d.3","mul_d3__U237.in1"],
          ["self.d.4","mul_d4__U240.in1"]
        ]
      },
      "aff__U252":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002008"]}
          },
          "_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U254$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U257$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U260$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U263$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00022400"]}
          },
          "mul_d0__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U254$reg0.in","_U255.out"],
          ["coeff_U257$reg0.in","_U258.out"],
          ["coeff_U260$reg0.in","_U261.out"],
          ["coeff_U263$reg0.in","_U264.out"],
          ["mul_d0__U253.out","add_all__U266.in0"],
          ["mul_d1__U256.out","add_all__U266.in1"],
          ["add_all__U267.in0","add_all__U266.out"],
          ["mul_d2__U259.out","add_all__U267.in1"],
          ["add_all__U268.in0","add_all__U267.out"],
          ["mul_d3__U262.out","add_all__U268.in1"],
          ["add_all__U269.in0","add_all__U268.out"],
          ["const_term_U265.out","add_all__U269.in1"],
          ["self.out","add_all__U269.out"],
          ["self.clk","coeff_U254$reg0.clk"],
          ["mul_d0__U253.in0","coeff_U254$reg0.out"],
          ["self.clk","coeff_U257$reg0.clk"],
          ["mul_d1__U256.in0","coeff_U257$reg0.out"],
          ["self.clk","coeff_U260$reg0.clk"],
          ["mul_d2__U259.in0","coeff_U260$reg0.out"],
          ["self.clk","coeff_U263$reg0.clk"],
          ["mul_d3__U262.in0","coeff_U263$reg0.out"],
          ["self.d.0","mul_d0__U253.in1"],
          ["self.d.1","mul_d1__U256.in1"],
          ["self.d.2","mul_d2__U259.in1"],
          ["self.d.3","mul_d3__U262.in1"]
        ]
      },
      "aff__U279":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U281$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U284$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U287$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U290$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U281$reg0.in","_U282.out"],
          ["coeff_U284$reg0.in","_U285.out"],
          ["coeff_U287$reg0.in","_U288.out"],
          ["coeff_U290$reg0.in","_U291.out"],
          ["mul_d0__U280.out","add_all__U293.in0"],
          ["mul_d1__U283.out","add_all__U293.in1"],
          ["add_all__U294.in0","add_all__U293.out"],
          ["mul_d2__U286.out","add_all__U294.in1"],
          ["add_all__U295.in0","add_all__U294.out"],
          ["mul_d3__U289.out","add_all__U295.in1"],
          ["add_all__U296.in0","add_all__U295.out"],
          ["const_term_U292.out","add_all__U296.in1"],
          ["self.out","add_all__U296.out"],
          ["self.clk","coeff_U281$reg0.clk"],
          ["mul_d0__U280.in0","coeff_U281$reg0.out"],
          ["self.clk","coeff_U284$reg0.clk"],
          ["mul_d1__U283.in0","coeff_U284$reg0.out"],
          ["self.clk","coeff_U287$reg0.clk"],
          ["mul_d2__U286.in0","coeff_U287$reg0.out"],
          ["self.clk","coeff_U290$reg0.clk"],
          ["mul_d3__U289.in0","coeff_U290$reg0.out"],
          ["self.d.0","mul_d0__U280.in1"],
          ["self.d.1","mul_d1__U283.in1"],
          ["self.d.2","mul_d2__U286.in1"],
          ["self.d.3","mul_d3__U289.in1"]
        ]
      },
      "aff__U299":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U301$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U304$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U307$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00040877"]}
          },
          "mul_d0__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U301$reg0.in","_U302.out"],
          ["coeff_U304$reg0.in","_U305.out"],
          ["coeff_U307$reg0.in","_U308.out"],
          ["mul_d0__U300.out","add_all__U310.in0"],
          ["mul_d1__U303.out","add_all__U310.in1"],
          ["add_all__U311.in0","add_all__U310.out"],
          ["mul_d2__U306.out","add_all__U311.in1"],
          ["add_all__U312.in0","add_all__U311.out"],
          ["const_term_U309.out","add_all__U312.in1"],
          ["self.out","add_all__U312.out"],
          ["self.clk","coeff_U301$reg0.clk"],
          ["mul_d0__U300.in0","coeff_U301$reg0.out"],
          ["self.clk","coeff_U304$reg0.clk"],
          ["mul_d1__U303.in0","coeff_U304$reg0.out"],
          ["self.clk","coeff_U307$reg0.clk"],
          ["mul_d2__U306.in0","coeff_U307$reg0.out"],
          ["self.d.0","mul_d0__U300.in1"],
          ["self.d.1","mul_d1__U303.in1"],
          ["self.d.2","mul_d2__U306.in1"]
        ]
      },
      "aff__U319":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U321$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U324$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U327$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U321$reg0.in","_U322.out"],
          ["coeff_U324$reg0.in","_U325.out"],
          ["coeff_U327$reg0.in","_U328.out"],
          ["mul_d0__U320.out","add_all__U330.in0"],
          ["mul_d1__U323.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d2__U326.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["const_term_U329.out","add_all__U332.in1"],
          ["self.out","add_all__U332.out"],
          ["self.clk","coeff_U321$reg0.clk"],
          ["mul_d0__U320.in0","coeff_U321$reg0.out"],
          ["self.clk","coeff_U324$reg0.clk"],
          ["mul_d1__U323.in0","coeff_U324$reg0.out"],
          ["self.clk","coeff_U327$reg0.clk"],
          ["mul_d2__U326.in0","coeff_U327$reg0.out"],
          ["self.d.0","mul_d0__U320.in1"],
          ["self.d.1","mul_d1__U323.in1"],
          ["self.d.2","mul_d2__U326.in1"]
        ]
      },
      "aff__U336":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U338$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U341$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U344$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00040878"]}
          },
          "mul_d0__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U338$reg0.in","_U339.out"],
          ["coeff_U341$reg0.in","_U342.out"],
          ["coeff_U344$reg0.in","_U345.out"],
          ["mul_d0__U337.out","add_all__U347.in0"],
          ["mul_d1__U340.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["mul_d2__U343.out","add_all__U348.in1"],
          ["add_all__U349.in0","add_all__U348.out"],
          ["const_term_U346.out","add_all__U349.in1"],
          ["self.out","add_all__U349.out"],
          ["self.clk","coeff_U338$reg0.clk"],
          ["mul_d0__U337.in0","coeff_U338$reg0.out"],
          ["self.clk","coeff_U341$reg0.clk"],
          ["mul_d1__U340.in0","coeff_U341$reg0.out"],
          ["self.clk","coeff_U344$reg0.clk"],
          ["mul_d2__U343.in0","coeff_U344$reg0.out"],
          ["self.d.0","mul_d0__U337.in1"],
          ["self.d.1","mul_d1__U340.in1"],
          ["self.d.2","mul_d2__U343.in1"]
        ]
      },
      "aff__U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U39$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U36$reg0.in","_U37.out"],
          ["coeff_U39$reg0.in","_U40.out"],
          ["mul_d0__U35.out","add_all__U42.in0"],
          ["mul_d1__U38.out","add_all__U42.in1"],
          ["add_all__U43.in0","add_all__U42.out"],
          ["const_term_U41.out","add_all__U43.in1"],
          ["self.out","add_all__U43.out"],
          ["self.clk","coeff_U36$reg0.clk"],
          ["mul_d0__U35.in0","coeff_U36$reg0.out"],
          ["self.clk","coeff_U39$reg0.clk"],
          ["mul_d1__U38.in0","coeff_U39$reg0.out"],
          ["self.d.0","mul_d0__U35.in1"],
          ["self.d.1","mul_d1__U38.in1"]
        ]
      },
      "aff__U50":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U52$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U55$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U52$reg0.in","_U53.out"],
          ["coeff_U55$reg0.in","_U56.out"],
          ["mul_d0__U51.out","add_all__U58.in0"],
          ["mul_d1__U54.out","add_all__U58.in1"],
          ["add_all__U59.in0","add_all__U58.out"],
          ["const_term_U57.out","add_all__U59.in1"],
          ["self.out","add_all__U59.out"],
          ["self.clk","coeff_U52$reg0.clk"],
          ["mul_d0__U51.in0","coeff_U52$reg0.out"],
          ["self.clk","coeff_U55$reg0.clk"],
          ["mul_d1__U54.in0","coeff_U55$reg0.out"],
          ["self.d.0","mul_d0__U51.in1"],
          ["self.d.1","mul_d1__U54.in1"]
        ]
      },
      "aff__U66":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U68$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U68$reg0.in","_U69.out"],
          ["coeff_U71$reg0.in","_U72.out"],
          ["mul_d0__U67.out","add_all__U74.in0"],
          ["mul_d1__U70.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["const_term_U73.out","add_all__U75.in1"],
          ["self.out","add_all__U75.out"],
          ["self.clk","coeff_U68$reg0.clk"],
          ["mul_d0__U67.in0","coeff_U68$reg0.out"],
          ["self.clk","coeff_U71$reg0.clk"],
          ["mul_d1__U70.in0","coeff_U71$reg0.out"],
          ["self.d.0","mul_d0__U67.in1"],
          ["self.d.1","mul_d1__U70.in1"]
        ]
      },
      "aff__U82":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U84$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U87$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U84$reg0.in","_U85.out"],
          ["coeff_U87$reg0.in","_U88.out"],
          ["mul_d0__U83.out","add_all__U90.in0"],
          ["mul_d1__U86.out","add_all__U90.in1"],
          ["add_all__U91.in0","add_all__U90.out"],
          ["const_term_U89.out","add_all__U91.in1"],
          ["self.out","add_all__U91.out"],
          ["self.clk","coeff_U84$reg0.clk"],
          ["mul_d0__U83.in0","coeff_U84$reg0.out"],
          ["self.clk","coeff_U87$reg0.clk"],
          ["mul_d1__U86.in0","coeff_U87$reg0.out"],
          ["self.d.0","mul_d0__U83.in1"],
          ["self.d.1","mul_d1__U86.in1"]
        ]
      },
      "aff__U98":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U100$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U103$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "mul_d0__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U100$reg0.in","_U101.out"],
          ["coeff_U103$reg0.in","_U104.out"],
          ["mul_d0__U99.out","add_all__U106.in0"],
          ["mul_d1__U102.out","add_all__U106.in1"],
          ["add_all__U107.in0","add_all__U106.out"],
          ["const_term_U105.out","add_all__U107.in1"],
          ["self.out","add_all__U107.out"],
          ["self.clk","coeff_U100$reg0.clk"],
          ["mul_d0__U99.in0","coeff_U100$reg0.out"],
          ["self.clk","coeff_U103$reg0.clk"],
          ["mul_d1__U102.in0","coeff_U103$reg0.out"],
          ["self.d.0","mul_d0__U99.in1"],
          ["self.d.1","mul_d1__U102.in1"]
        ]
      },
      "affine_controller__U1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U7$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U6":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U14$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U14$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U121.out"],
          ["cmp_time.in1","_U13.out"],
          ["affine_func$coeff_U4$reg0.in","affine_func$_U5.out"],
          ["affine_func$coeff_U7$reg0.in","affine_func$_U8.out"],
          ["affine_func$mul_d0__U3.out","affine_func$add_all__U10.in0"],
          ["affine_func$mul_d1__U6.out","affine_func$add_all__U10.in1"],
          ["affine_func$add_all__U11.in0","affine_func$add_all__U10.out"],
          ["affine_func$const_term_U9.out","affine_func$add_all__U11.in1"],
          ["time_diff.in0","affine_func$add_all__U11.out"],
          ["self.clk","affine_func$coeff_U4$reg0.clk"],
          ["affine_func$mul_d0__U3.in0","affine_func$coeff_U4$reg0.out"],
          ["self.clk","affine_func$coeff_U7$reg0.clk"],
          ["affine_func$mul_d1__U6.in0","affine_func$coeff_U7$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U3.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U6.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U14$lut$lut.bit.in.2","d_0_am__U14$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U14$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U14$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U14$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U113":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U116$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U119$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U126$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U126$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U124.out"],
          ["d_1_inc.in1","_U1241.out"],
          ["cmp_time.in1","_U125.out"],
          ["affine_func$coeff_U116$reg0.in","affine_func$_U117.out"],
          ["affine_func$coeff_U119$reg0.in","affine_func$_U120.out"],
          ["affine_func$mul_d0__U115.out","affine_func$add_all__U122.in0"],
          ["affine_func$mul_d1__U118.out","affine_func$add_all__U122.in1"],
          ["affine_func$add_all__U123.in0","affine_func$add_all__U122.out"],
          ["affine_func$const_term_U121.out","affine_func$add_all__U123.in1"],
          ["time_diff.in0","affine_func$add_all__U123.out"],
          ["self.clk","affine_func$coeff_U116$reg0.clk"],
          ["affine_func$mul_d0__U115.in0","affine_func$coeff_U116$reg0.out"],
          ["self.clk","affine_func$coeff_U119$reg0.clk"],
          ["affine_func$mul_d1__U118.in0","affine_func$coeff_U119$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U115.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U118.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U126$lut$lut.bit.in.2","d_0_am__U126$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U126$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U126$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U126$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U129":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U132$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U135$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U142$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U142$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U140.out"],
          ["d_1_inc.in1","_U1401.out"],
          ["cmp_time.in1","_U141.out"],
          ["affine_func$coeff_U132$reg0.in","affine_func$_U133.out"],
          ["affine_func$coeff_U135$reg0.in","affine_func$_U136.out"],
          ["affine_func$mul_d0__U131.out","affine_func$add_all__U138.in0"],
          ["affine_func$mul_d1__U134.out","affine_func$add_all__U138.in1"],
          ["affine_func$add_all__U139.in0","affine_func$add_all__U138.out"],
          ["affine_func$const_term_U137.out","affine_func$add_all__U139.in1"],
          ["time_diff.in0","affine_func$add_all__U139.out"],
          ["self.clk","affine_func$coeff_U132$reg0.clk"],
          ["affine_func$mul_d0__U131.in0","affine_func$coeff_U132$reg0.out"],
          ["self.clk","affine_func$coeff_U135$reg0.clk"],
          ["affine_func$mul_d1__U134.in0","affine_func$coeff_U135$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U131.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U134.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U142$lut$lut.bit.in.2","d_0_am__U142$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U142$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U142$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U142$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U144":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "affine_func$_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U147$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U150$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U153$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U156$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$mul_d0__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U165$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U165$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U166$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U166$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U167$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U167$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U168$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U168$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U169$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U169$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U170$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U170$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U163.out"],
          ["d_1_inc.in1","_U1631.out"],
          ["d_2_inc.in1","_U1632.out"],
          ["d_3_inc.in1","_U1633.out"],
          ["cmp_time.in1","_U164.out"],
          ["affine_func$coeff_U147$reg0.in","affine_func$_U148.out"],
          ["affine_func$coeff_U150$reg0.in","affine_func$_U151.out"],
          ["affine_func$coeff_U153$reg0.in","affine_func$_U154.out"],
          ["affine_func$coeff_U156$reg0.in","affine_func$_U157.out"],
          ["affine_func$mul_d0__U146.out","affine_func$add_all__U159.in0"],
          ["affine_func$mul_d1__U149.out","affine_func$add_all__U159.in1"],
          ["affine_func$add_all__U160.in0","affine_func$add_all__U159.out"],
          ["affine_func$mul_d2__U152.out","affine_func$add_all__U160.in1"],
          ["affine_func$add_all__U161.in0","affine_func$add_all__U160.out"],
          ["affine_func$mul_d3__U155.out","affine_func$add_all__U161.in1"],
          ["affine_func$add_all__U162.in0","affine_func$add_all__U161.out"],
          ["affine_func$const_term_U158.out","affine_func$add_all__U162.in1"],
          ["time_diff.in0","affine_func$add_all__U162.out"],
          ["self.clk","affine_func$coeff_U147$reg0.clk"],
          ["affine_func$mul_d0__U146.in0","affine_func$coeff_U147$reg0.out"],
          ["self.clk","affine_func$coeff_U150$reg0.clk"],
          ["affine_func$mul_d1__U149.in0","affine_func$coeff_U150$reg0.out"],
          ["self.clk","affine_func$coeff_U153$reg0.clk"],
          ["affine_func$mul_d2__U152.in0","affine_func$coeff_U153$reg0.out"],
          ["self.clk","affine_func$coeff_U156$reg0.clk"],
          ["affine_func$mul_d3__U155.in0","affine_func$coeff_U156$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U146.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U149.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U152.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U155.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U165$lut$lut.bit.in.2","d_0_am__U165$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U165$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U165$lut$lut.bit.in.1"],
          ["d_0_am__U166$lut$lut.bit.in.0","d_0_am__U165$lut$lut.bit.out"],
          ["d_0_am__U166$lut$lut.bit.in.2","d_0_am__U166$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U166$lut$lut.bit.in.1"],
          ["d_0_am__U167$lut$lut.bit.in.0","d_0_am__U166$lut$lut.bit.out"],
          ["d_0_am__U167$lut$lut.bit.in.2","d_0_am__U167$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U167$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U167$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U168$lut$lut.bit.in.2","d_1_am__U168$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U168$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U168$lut$lut.bit.in.1"],
          ["d_1_am__U169$lut$lut.bit.in.0","d_1_am__U168$lut$lut.bit.out"],
          ["d_1_am__U169$lut$lut.bit.in.2","d_1_am__U169$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U169$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U169$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U170$lut$lut.bit.in.2","d_2_am__U170$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U170$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U170$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U170$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U23$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U30$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U30$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U28.out"],
          ["d_1_inc.in1","_U281.out"],
          ["cmp_time.in1","_U29.out"],
          ["affine_func$coeff_U20$reg0.in","affine_func$_U21.out"],
          ["affine_func$coeff_U23$reg0.in","affine_func$_U24.out"],
          ["affine_func$mul_d0__U19.out","affine_func$add_all__U26.in0"],
          ["affine_func$mul_d1__U22.out","affine_func$add_all__U26.in1"],
          ["affine_func$add_all__U27.in0","affine_func$add_all__U26.out"],
          ["affine_func$const_term_U25.out","affine_func$add_all__U27.in1"],
          ["time_diff.in0","affine_func$add_all__U27.out"],
          ["self.clk","affine_func$coeff_U20$reg0.clk"],
          ["affine_func$mul_d0__U19.in0","affine_func$coeff_U20$reg0.out"],
          ["self.clk","affine_func$coeff_U23$reg0.clk"],
          ["affine_func$mul_d1__U22.in0","affine_func$coeff_U23$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U19.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U22.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U30$lut$lut.bit.in.2","d_0_am__U30$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U30$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U30$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U30$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U191":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002008"]}
          },
          "affine_func$_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "affine_func$_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "affine_func$_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U194$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U197$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U200$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U203$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U206$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0001ffff"]}
          },
          "affine_func$mul_d0__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d4__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U216$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U216$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U217$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U217$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U218$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U218$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U219$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U219$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U220$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U220$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U221$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U221$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U222$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U222$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U223$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U223$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_am__U224$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U224$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U225$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_3_am__U225$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true6_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U214.out"],
          ["d_1_inc.in1","_U2141.out"],
          ["d_2_inc.in1","_U2142.out"],
          ["d_3_inc.in1","_U2143.out"],
          ["d_4_inc.in1","_U2144.out"],
          ["cmp_time.in1","_U215.out"],
          ["affine_func$coeff_U194$reg0.in","affine_func$_U195.out"],
          ["affine_func$coeff_U197$reg0.in","affine_func$_U198.out"],
          ["affine_func$coeff_U200$reg0.in","affine_func$_U201.out"],
          ["affine_func$coeff_U203$reg0.in","affine_func$_U204.out"],
          ["affine_func$coeff_U206$reg0.in","affine_func$_U207.out"],
          ["affine_func$mul_d0__U193.out","affine_func$add_all__U209.in0"],
          ["affine_func$mul_d1__U196.out","affine_func$add_all__U209.in1"],
          ["affine_func$add_all__U210.in0","affine_func$add_all__U209.out"],
          ["affine_func$mul_d2__U199.out","affine_func$add_all__U210.in1"],
          ["affine_func$add_all__U211.in0","affine_func$add_all__U210.out"],
          ["affine_func$mul_d3__U202.out","affine_func$add_all__U211.in1"],
          ["affine_func$add_all__U212.in0","affine_func$add_all__U211.out"],
          ["affine_func$mul_d4__U205.out","affine_func$add_all__U212.in1"],
          ["affine_func$add_all__U213.in0","affine_func$add_all__U212.out"],
          ["affine_func$const_term_U208.out","affine_func$add_all__U213.in1"],
          ["time_diff.in0","affine_func$add_all__U213.out"],
          ["self.clk","affine_func$coeff_U194$reg0.clk"],
          ["affine_func$mul_d0__U193.in0","affine_func$coeff_U194$reg0.out"],
          ["self.clk","affine_func$coeff_U197$reg0.clk"],
          ["affine_func$mul_d1__U196.in0","affine_func$coeff_U197$reg0.out"],
          ["self.clk","affine_func$coeff_U200$reg0.clk"],
          ["affine_func$mul_d2__U199.in0","affine_func$coeff_U200$reg0.out"],
          ["self.clk","affine_func$coeff_U203$reg0.clk"],
          ["affine_func$mul_d3__U202.in0","affine_func$coeff_U203$reg0.out"],
          ["self.clk","affine_func$coeff_U206$reg0.clk"],
          ["affine_func$mul_d4__U205.in0","affine_func$coeff_U206$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U193.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U196.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U199.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U202.in1"],
          ["d_4_reg$reg0.out","affine_func$mul_d4__U205.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["d_4_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true6_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true5_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U216$lut$lut.bit.in.2","d_0_am__U216$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U216$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U216$lut$lut.bit.in.1"],
          ["d_0_am__U217$lut$lut.bit.in.0","d_0_am__U216$lut$lut.bit.out"],
          ["d_0_am__U217$lut$lut.bit.in.2","d_0_am__U217$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U217$lut$lut.bit.in.1"],
          ["d_0_am__U218$lut$lut.bit.in.0","d_0_am__U217$lut$lut.bit.out"],
          ["d_0_am__U218$lut$lut.bit.in.2","d_0_am__U218$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U218$lut$lut.bit.in.1"],
          ["d_0_am__U219$lut$lut.bit.in.0","d_0_am__U218$lut$lut.bit.out"],
          ["d_0_am__U219$lut$lut.bit.in.2","d_0_am__U219$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_0_am__U219$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U219$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U220$lut$lut.bit.in.2","d_1_am__U220$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U220$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U220$lut$lut.bit.in.1"],
          ["d_1_am__U221$lut$lut.bit.in.0","d_1_am__U220$lut$lut.bit.out"],
          ["d_1_am__U221$lut$lut.bit.in.2","d_1_am__U221$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U221$lut$lut.bit.in.1"],
          ["d_1_am__U222$lut$lut.bit.in.0","d_1_am__U221$lut$lut.bit.out"],
          ["d_1_am__U222$lut$lut.bit.in.2","d_1_am__U222$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_1_am__U222$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U222$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U223$lut$lut.bit.in.2","d_2_am__U223$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U223$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U223$lut$lut.bit.in.1"],
          ["d_2_am__U224$lut$lut.bit.in.0","d_2_am__U223$lut$lut.bit.out"],
          ["d_2_am__U224$lut$lut.bit.in.2","d_2_am__U224$c0_lutcnst.bit.out"],
          ["d_4_at_max.out","d_2_am__U224$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U224$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_am__U225$lut$lut.bit.in.2","d_3_am__U225$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_3_am__U225$lut$lut.bit.in.0"],
          ["d_4_at_max.out","d_3_am__U225$lut$lut.bit.in.1"],
          ["d_3_next_value.sel","d_3_am__U225$lut$lut.bit.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"],
          ["d_4_reg$reg0.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg$reg0.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg$reg0.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg$enMux.in1","d_4_next_value.out"],
          ["true_lutcnst.bit.out","d_4_next_value.sel"],
          ["d_4_reg$clrMux.in1","d_4_reg$c0.out"],
          ["d_4_reg$enMux.out","d_4_reg$clrMux.in0"],
          ["d_4_reg$reg0.in","d_4_reg$clrMux.out"],
          ["self.rst_n","d_4_reg$clrMux.sel"],
          ["d_4_reg$reg0.out","d_4_reg$enMux.in0"],
          ["self.clk","d_4_reg$reg0.clk"],
          ["self.d.4","d_4_reg$reg0.out"]
        ]
      },
      "affine_controller__U251":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002008"]}
          },
          "affine_func$_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U254$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U257$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U260$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U263$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00022400"]}
          },
          "affine_func$mul_d0__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d3__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U272$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U272$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U273$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U273$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U274$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U274$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U275$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U275$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_am__U276$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U276$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U277$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_2_am__U277$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true5_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U270.out"],
          ["d_1_inc.in1","_U2701.out"],
          ["d_2_inc.in1","_U2702.out"],
          ["d_3_inc.in1","_U2703.out"],
          ["cmp_time.in1","_U271.out"],
          ["affine_func$coeff_U254$reg0.in","affine_func$_U255.out"],
          ["affine_func$coeff_U257$reg0.in","affine_func$_U258.out"],
          ["affine_func$coeff_U260$reg0.in","affine_func$_U261.out"],
          ["affine_func$coeff_U263$reg0.in","affine_func$_U264.out"],
          ["affine_func$mul_d0__U253.out","affine_func$add_all__U266.in0"],
          ["affine_func$mul_d1__U256.out","affine_func$add_all__U266.in1"],
          ["affine_func$add_all__U267.in0","affine_func$add_all__U266.out"],
          ["affine_func$mul_d2__U259.out","affine_func$add_all__U267.in1"],
          ["affine_func$add_all__U268.in0","affine_func$add_all__U267.out"],
          ["affine_func$mul_d3__U262.out","affine_func$add_all__U268.in1"],
          ["affine_func$add_all__U269.in0","affine_func$add_all__U268.out"],
          ["affine_func$const_term_U265.out","affine_func$add_all__U269.in1"],
          ["time_diff.in0","affine_func$add_all__U269.out"],
          ["self.clk","affine_func$coeff_U254$reg0.clk"],
          ["affine_func$mul_d0__U253.in0","affine_func$coeff_U254$reg0.out"],
          ["self.clk","affine_func$coeff_U257$reg0.clk"],
          ["affine_func$mul_d1__U256.in0","affine_func$coeff_U257$reg0.out"],
          ["self.clk","affine_func$coeff_U260$reg0.clk"],
          ["affine_func$mul_d2__U259.in0","affine_func$coeff_U260$reg0.out"],
          ["self.clk","affine_func$coeff_U263$reg0.clk"],
          ["affine_func$mul_d3__U262.in0","affine_func$coeff_U263$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U253.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U256.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U259.in1"],
          ["d_3_reg$reg0.out","affine_func$mul_d3__U262.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["d_3_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true5_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true4_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U272$lut$lut.bit.in.2","d_0_am__U272$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U272$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U272$lut$lut.bit.in.1"],
          ["d_0_am__U273$lut$lut.bit.in.0","d_0_am__U272$lut$lut.bit.out"],
          ["d_0_am__U273$lut$lut.bit.in.2","d_0_am__U273$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U273$lut$lut.bit.in.1"],
          ["d_0_am__U274$lut$lut.bit.in.0","d_0_am__U273$lut$lut.bit.out"],
          ["d_0_am__U274$lut$lut.bit.in.2","d_0_am__U274$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_0_am__U274$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U274$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U275$lut$lut.bit.in.2","d_1_am__U275$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U275$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U275$lut$lut.bit.in.1"],
          ["d_1_am__U276$lut$lut.bit.in.0","d_1_am__U275$lut$lut.bit.out"],
          ["d_1_am__U276$lut$lut.bit.in.2","d_1_am__U276$c0_lutcnst.bit.out"],
          ["d_3_at_max.out","d_1_am__U276$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U276$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_am__U277$lut$lut.bit.in.2","d_2_am__U277$c0_lutcnst.bit.out"],
          ["true3_lutcnst.bit.out","d_2_am__U277$lut$lut.bit.in.0"],
          ["d_3_at_max.out","d_2_am__U277$lut$lut.bit.in.1"],
          ["d_2_next_value.sel","d_2_am__U277$lut$lut.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"],
          ["d_3_reg$reg0.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg$reg0.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg$reg0.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg$enMux.in1","d_3_next_value.out"],
          ["true_lutcnst.bit.out","d_3_next_value.sel"],
          ["d_3_reg$clrMux.in1","d_3_reg$c0.out"],
          ["d_3_reg$enMux.out","d_3_reg$clrMux.in0"],
          ["d_3_reg$reg0.in","d_3_reg$clrMux.out"],
          ["self.rst_n","d_3_reg$clrMux.sel"],
          ["d_3_reg$reg0.out","d_3_reg$enMux.in0"],
          ["self.clk","d_3_reg$reg0.clk"],
          ["self.d.3","d_3_reg$reg0.out"]
        ]
      },
      "affine_controller__U298":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U301$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U304$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U307$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00040877"]}
          },
          "affine_func$mul_d0__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U315$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U315$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U316$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U316$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U317$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U317$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U313.out"],
          ["d_1_inc.in1","_U3131.out"],
          ["d_2_inc.in1","_U3132.out"],
          ["cmp_time.in1","_U314.out"],
          ["affine_func$coeff_U301$reg0.in","affine_func$_U302.out"],
          ["affine_func$coeff_U304$reg0.in","affine_func$_U305.out"],
          ["affine_func$coeff_U307$reg0.in","affine_func$_U308.out"],
          ["affine_func$mul_d0__U300.out","affine_func$add_all__U310.in0"],
          ["affine_func$mul_d1__U303.out","affine_func$add_all__U310.in1"],
          ["affine_func$add_all__U311.in0","affine_func$add_all__U310.out"],
          ["affine_func$mul_d2__U306.out","affine_func$add_all__U311.in1"],
          ["affine_func$add_all__U312.in0","affine_func$add_all__U311.out"],
          ["affine_func$const_term_U309.out","affine_func$add_all__U312.in1"],
          ["time_diff.in0","affine_func$add_all__U312.out"],
          ["self.clk","affine_func$coeff_U301$reg0.clk"],
          ["affine_func$mul_d0__U300.in0","affine_func$coeff_U301$reg0.out"],
          ["self.clk","affine_func$coeff_U304$reg0.clk"],
          ["affine_func$mul_d1__U303.in0","affine_func$coeff_U304$reg0.out"],
          ["self.clk","affine_func$coeff_U307$reg0.clk"],
          ["affine_func$mul_d2__U306.in0","affine_func$coeff_U307$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U300.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U303.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U306.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U315$lut$lut.bit.in.2","d_0_am__U315$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U315$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U315$lut$lut.bit.in.1"],
          ["d_0_am__U316$lut$lut.bit.in.0","d_0_am__U315$lut$lut.bit.out"],
          ["d_0_am__U316$lut$lut.bit.in.2","d_0_am__U316$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U316$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U316$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U317$lut$lut.bit.in.2","d_1_am__U317$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U317$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U317$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U317$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["true_lutcnst.bit.out","d_2_next_value.sel"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U33":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U39$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U46$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U46$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U44.out"],
          ["d_1_inc.in1","_U441.out"],
          ["cmp_time.in1","_U45.out"],
          ["affine_func$coeff_U36$reg0.in","affine_func$_U37.out"],
          ["affine_func$coeff_U39$reg0.in","affine_func$_U40.out"],
          ["affine_func$mul_d0__U35.out","affine_func$add_all__U42.in0"],
          ["affine_func$mul_d1__U38.out","affine_func$add_all__U42.in1"],
          ["affine_func$add_all__U43.in0","affine_func$add_all__U42.out"],
          ["affine_func$const_term_U41.out","affine_func$add_all__U43.in1"],
          ["time_diff.in0","affine_func$add_all__U43.out"],
          ["self.clk","affine_func$coeff_U36$reg0.clk"],
          ["affine_func$mul_d0__U35.in0","affine_func$coeff_U36$reg0.out"],
          ["self.clk","affine_func$coeff_U39$reg0.clk"],
          ["affine_func$mul_d1__U38.in0","affine_func$coeff_U39$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U35.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U38.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U46$lut$lut.bit.in.2","d_0_am__U46$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U46$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U46$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U46$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U335":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3501":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U342":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "affine_func$_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "affine_func$add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U338$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U341$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U344$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00040878"]}
          },
          "affine_func$mul_d0__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d2__U343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U352$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U352$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U353$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U353$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U354$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U354$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U350.out"],
          ["d_1_inc.in1","_U3501.out"],
          ["d_2_inc.in1","_U3502.out"],
          ["cmp_time.in1","_U351.out"],
          ["affine_func$coeff_U338$reg0.in","affine_func$_U339.out"],
          ["affine_func$coeff_U341$reg0.in","affine_func$_U342.out"],
          ["affine_func$coeff_U344$reg0.in","affine_func$_U345.out"],
          ["affine_func$mul_d0__U337.out","affine_func$add_all__U347.in0"],
          ["affine_func$mul_d1__U340.out","affine_func$add_all__U347.in1"],
          ["affine_func$add_all__U348.in0","affine_func$add_all__U347.out"],
          ["affine_func$mul_d2__U343.out","affine_func$add_all__U348.in1"],
          ["affine_func$add_all__U349.in0","affine_func$add_all__U348.out"],
          ["affine_func$const_term_U346.out","affine_func$add_all__U349.in1"],
          ["time_diff.in0","affine_func$add_all__U349.out"],
          ["self.clk","affine_func$coeff_U338$reg0.clk"],
          ["affine_func$mul_d0__U337.in0","affine_func$coeff_U338$reg0.out"],
          ["self.clk","affine_func$coeff_U341$reg0.clk"],
          ["affine_func$mul_d1__U340.in0","affine_func$coeff_U341$reg0.out"],
          ["self.clk","affine_func$coeff_U344$reg0.clk"],
          ["affine_func$mul_d2__U343.in0","affine_func$coeff_U344$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U337.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U340.in1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U343.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["d_2_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U352$lut$lut.bit.in.2","d_0_am__U352$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U352$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U352$lut$lut.bit.in.1"],
          ["d_0_am__U353$lut$lut.bit.in.0","d_0_am__U352$lut$lut.bit.out"],
          ["d_0_am__U353$lut$lut.bit.in.2","d_0_am__U353$c0_lutcnst.bit.out"],
          ["d_2_at_max.out","d_0_am__U353$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U353$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U354$lut$lut.bit.in.2","d_1_am__U354$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U354$lut$lut.bit.in.0"],
          ["d_2_at_max.out","d_1_am__U354$lut$lut.bit.in.1"],
          ["d_1_next_value.sel","d_1_am__U354$lut$lut.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_reg$reg0.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg$reg0.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg$reg0.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg$enMux.in1","d_2_next_value.out"],
          ["true_lutcnst.bit.out","d_2_next_value.sel"],
          ["d_2_reg$clrMux.in1","d_2_reg$c0.out"],
          ["d_2_reg$enMux.out","d_2_reg$clrMux.in0"],
          ["d_2_reg$reg0.in","d_2_reg$clrMux.out"],
          ["self.rst_n","d_2_reg$clrMux.sel"],
          ["d_2_reg$reg0.out","d_2_reg$enMux.in0"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U49":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U52$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U55$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U62$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U62$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U60.out"],
          ["d_1_inc.in1","_U601.out"],
          ["cmp_time.in1","_U61.out"],
          ["affine_func$coeff_U52$reg0.in","affine_func$_U53.out"],
          ["affine_func$coeff_U55$reg0.in","affine_func$_U56.out"],
          ["affine_func$mul_d0__U51.out","affine_func$add_all__U58.in0"],
          ["affine_func$mul_d1__U54.out","affine_func$add_all__U58.in1"],
          ["affine_func$add_all__U59.in0","affine_func$add_all__U58.out"],
          ["affine_func$const_term_U57.out","affine_func$add_all__U59.in1"],
          ["time_diff.in0","affine_func$add_all__U59.out"],
          ["self.clk","affine_func$coeff_U52$reg0.clk"],
          ["affine_func$mul_d0__U51.in0","affine_func$coeff_U52$reg0.out"],
          ["self.clk","affine_func$coeff_U55$reg0.clk"],
          ["affine_func$mul_d1__U54.in0","affine_func$coeff_U55$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U51.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U54.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U62$lut$lut.bit.in.2","d_0_am__U62$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U62$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U62$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U62$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U65":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U76":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U68$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U78$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U78$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U76.out"],
          ["d_1_inc.in1","_U761.out"],
          ["cmp_time.in1","_U77.out"],
          ["affine_func$coeff_U68$reg0.in","affine_func$_U69.out"],
          ["affine_func$coeff_U71$reg0.in","affine_func$_U72.out"],
          ["affine_func$mul_d0__U67.out","affine_func$add_all__U74.in0"],
          ["affine_func$mul_d1__U70.out","affine_func$add_all__U74.in1"],
          ["affine_func$add_all__U75.in0","affine_func$add_all__U74.out"],
          ["affine_func$const_term_U73.out","affine_func$add_all__U75.in1"],
          ["time_diff.in0","affine_func$add_all__U75.out"],
          ["self.clk","affine_func$coeff_U68$reg0.clk"],
          ["affine_func$mul_d0__U67.in0","affine_func$coeff_U68$reg0.out"],
          ["self.clk","affine_func$coeff_U71$reg0.clk"],
          ["affine_func$mul_d1__U70.in0","affine_func$coeff_U71$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U67.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U70.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U78$lut$lut.bit.in.2","d_0_am__U78$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U78$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U78$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U78$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U81":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U84$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U87$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U94$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U94$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U92.out"],
          ["d_1_inc.in1","_U921.out"],
          ["cmp_time.in1","_U93.out"],
          ["affine_func$coeff_U84$reg0.in","affine_func$_U85.out"],
          ["affine_func$coeff_U87$reg0.in","affine_func$_U88.out"],
          ["affine_func$mul_d0__U83.out","affine_func$add_all__U90.in0"],
          ["affine_func$mul_d1__U86.out","affine_func$add_all__U90.in1"],
          ["affine_func$add_all__U91.in0","affine_func$add_all__U90.out"],
          ["affine_func$const_term_U89.out","affine_func$add_all__U91.in1"],
          ["time_diff.in0","affine_func$add_all__U91.out"],
          ["self.clk","affine_func$coeff_U84$reg0.clk"],
          ["affine_func$mul_d0__U83.in0","affine_func$coeff_U84$reg0.out"],
          ["self.clk","affine_func$coeff_U87$reg0.clk"],
          ["affine_func$mul_d1__U86.in0","affine_func$coeff_U87$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U83.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U86.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U94$lut$lut.bit.in.2","d_0_am__U94$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U94$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U94$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U94$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "affine_controller__U97":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$add_all__U106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$add_all__U107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$coeff_U100$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$coeff_U103$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func$const_term_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00020000"]}
          },
          "affine_func$mul_d0__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "affine_func$mul_d1__U102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$count$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h7fffffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",32]}
          },
          "d_0_am__U110$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U110$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_reg$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U108.out"],
          ["d_1_inc.in1","_U1081.out"],
          ["cmp_time.in1","_U109.out"],
          ["affine_func$coeff_U100$reg0.in","affine_func$_U101.out"],
          ["affine_func$coeff_U103$reg0.in","affine_func$_U104.out"],
          ["affine_func$mul_d0__U99.out","affine_func$add_all__U106.in0"],
          ["affine_func$mul_d1__U102.out","affine_func$add_all__U106.in1"],
          ["affine_func$add_all__U107.in0","affine_func$add_all__U106.out"],
          ["affine_func$const_term_U105.out","affine_func$add_all__U107.in1"],
          ["time_diff.in0","affine_func$add_all__U107.out"],
          ["self.clk","affine_func$coeff_U100$reg0.clk"],
          ["affine_func$mul_d0__U99.in0","affine_func$coeff_U100$reg0.out"],
          ["self.clk","affine_func$coeff_U103$reg0.clk"],
          ["affine_func$mul_d1__U102.in0","affine_func$coeff_U103$reg0.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U99.in1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U102.in1"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg$enMux.sel","cmp_time.out"],
          ["d_1_reg$enMux.sel","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["cycle_time$count$reg0.out","cycle_time$add.in0"],
          ["cycle_time$inc.out","cycle_time$add.in1"],
          ["cycle_time$count$enMux.in1","cycle_time$add.out"],
          ["cycle_time$ult.in1","cycle_time$add.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true3_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux.in1","cycle_time$count$c0.out"],
          ["cycle_time$count$enMux.out","cycle_time$count$clrMux.in0"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux.sel"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux.in0"],
          ["true2_lutcnst.bit.out","cycle_time$count$enMux.sel"],
          ["time_diff.in1","cycle_time$count$reg0.out"],
          ["cycle_time$ult.in0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U110$lut$lut.bit.in.2","d_0_am__U110$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U110$lut$lut.bit.in.0"],
          ["d_1_at_max.out","d_0_am__U110$lut$lut.bit.in.1"],
          ["d_0_next_value.sel","d_0_am__U110$lut$lut.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg$reg0.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg$reg0.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg$enMux.in1","d_0_next_value.out"],
          ["d_0_reg$clrMux.in1","d_0_reg$c0.out"],
          ["d_0_reg$enMux.out","d_0_reg$clrMux.in0"],
          ["d_0_reg$reg0.in","d_0_reg$clrMux.out"],
          ["self.rst_n","d_0_reg$clrMux.sel"],
          ["d_0_reg$reg0.out","d_0_reg$enMux.in0"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_reg$reg0.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg$reg0.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg$reg0.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg$enMux.in1","d_1_next_value.out"],
          ["true_lutcnst.bit.out","d_1_next_value.sel"],
          ["d_1_reg$clrMux.in1","d_1_reg$c0.out"],
          ["d_1_reg$enMux.out","d_1_reg$clrMux.in0"],
          ["d_1_reg$reg0.in","d_1_reg$clrMux.out"],
          ["self.rst_n","d_1_reg$clrMux.sel"],
          ["d_1_reg$reg0.out","d_1_reg$enMux.in0"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_gb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_gb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_conv_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_conv_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,128,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[8197],"cycle_stride":[4,128,8200],"delay":[6],"dimensionality":3,"extent":[32,8,16],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[9214],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_conv_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_conv_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.0"],
          ["ub_conv_stencil_BANK_0_garnet.data_in_1","self.op_hcompute_conv_stencil_1_write.0"],
          ["ub_conv_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_conv_stencil_write.0"],
          ["ub_conv_stencil_BANK_0_garnet.data_out_1","self.op_hcompute_output_gb_stencil_read.0"],
          ["ub_conv_stencil_BANK_0_garnet.clk_en","ub_conv_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "PE_init_U369":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U367.out","PE_init_U369.data.in.0"],
          ["_U368.out","PE_init_U369.data.in.1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","PE_init_U369.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_conv_stencil_1_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_conv_stencil_1_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_1_362_363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_2_360_361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_3_359_360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_4_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_5_357_358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_6_356_357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$add_conv_stencil_1_361_362$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_2_360_361$binop.data.out","inner_compute$add_conv_stencil_1_361_362$binop.data.in.1"],
          ["inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.1","inner_compute$add_conv_stencil_1_361_362$binop.data.out"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_hw_input_stencil_1_362_363$binop.data.out"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_3_359_360$binop.data.out","inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_4_358_359$binop.data.out","inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_5_357_358$binop.data.out","inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_6_356_357$binop.data.out","inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.0"],
          ["inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.out","inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.0"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_hw_input_stencil_read.0","self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_gb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_gb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_gb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_gb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_gb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_gb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_output_gb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_gb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_gb_stencil_write.0","self.conv_stencil_op_hcompute_output_gb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "glb_channel_reduction":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_gb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_gb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "PE_init_U372":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil$ub_conv_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "conv_stencil$ub_conv_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,128,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[8197],"cycle_stride":[4,128,8200],"delay":[6],"dimensionality":3,"extent":[32,8,16],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[9214],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[25],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[26],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8189],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[27],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U64"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[28],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U80"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[29],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U96"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[30],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8189],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U112"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[31],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U128"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[32],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$const_term_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d2__U234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d3__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d4__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$const_term_U185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d0__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d2__U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d3__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,128,1024]}}
          },
          "io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,1024,8200],"dimensionality":4,"extent":[8,128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,1024,8192]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_lake_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U366"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[133240],"cycle_stride":[1,128],"dimensionality":2,"extent":[128,128]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$const_term_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d0__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d1__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d2__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$const_term_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d0__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d1__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d2__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d3__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["_U370.out","PE_init_U372.data.in.0"],
          ["_U371.out","PE_init_U372.data.in.1"],
          ["conv_stencil$ub_conv_stencil_BANK_0_garnet.data_in_0","PE_init_U372.data.out"],
          ["conv_stencil$ub_conv_stencil_BANK_0_garnet.clk_en","conv_stencil$ub_conv_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop.data.out","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_in_1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop.data.in.0","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_out_0"],
          ["io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_out_1"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_0_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_1_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_2_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_3_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_4_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_5_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.1","hw_input_stencil$ub_hw_input_stencil_BANK_6_garnet.data_out_0"],
          ["hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.clk_en","hw_input_stencil$ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_input_host_stencil_op_hcompute_input_gb_stencil_read_0.out","hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.0","hw_input_stencil$ub_hw_input_stencil_BANK_7_garnet.data_out_0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U230.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U233.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U236.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U239.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U242.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d0__U228.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d1__U231.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d2__U234.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d3__U237.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d4__U240.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U248.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$const_term_U243.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U248.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d0__U228.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d1__U231.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d2__U234.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d3__U237.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d4__U240.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U175.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U178.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U181.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0.in","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U184.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d0__U173.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186.in0"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d1__U176.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d2__U179.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d3__U182.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U189.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$const_term_U185.out","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U189.in1"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d0__U173.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d1__U176.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d2__U179.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0.out"],
          ["input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d3__U182.in0","input_glb_stencil$addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.stencil_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_1_362_363$binop.data.in.1","op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_361_362$binop.data.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_2_360_361$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_3_359_360$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_4_358_359$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_5_357_358$binop.data.in.1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.out","op_hcompute_conv_stencil_1$inner_compute$add_hw_input_stencil_6_356_357$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller_lake_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U322.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U325.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U328.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d0__U320.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d1__U323.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d2__U326.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U332.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$const_term_U329.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U332.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d0__U320.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d1__U323.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d2__U326.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U282.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U285.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U288.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0.in","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U291.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d0__U280.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293.in0"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d1__U283.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d2__U286.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d3__U289.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U296.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$const_term_U292.out","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U296.in1"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d0__U280.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d1__U283.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d2__U286.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0.out"],
          ["output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d3__U289.in0","output_glb_stencil$addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0.out"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "PE_init_U375":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["_U373.out","PE_init_U375.data.in.0"],
          ["_U374.out","PE_init_U375.data.in.1"],
          ["self.out_conv_stencil","PE_init_U375.data.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_1_362_363$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_2_360_361$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_3_359_360$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_4_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_5_357_358$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_6_356_357$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_stencil_7_hw_input_stencil_8_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_361_362$binop.data.in.0"],
          ["add_hw_input_stencil_2_360_361$binop.data.out","add_conv_stencil_1_361_362$binop.data.in.1"],
          ["add_hw_input_stencil_1_362_363$binop.data.in.1","add_conv_stencil_1_361_362$binop.data.out"],
          ["self.in1_hw_input_stencil.0","add_hw_input_stencil_1_362_363$binop.data.in.0"],
          ["self.out_conv_stencil","add_hw_input_stencil_1_362_363$binop.data.out"],
          ["self.in1_hw_input_stencil.1","add_hw_input_stencil_2_360_361$binop.data.in.0"],
          ["add_hw_input_stencil_3_359_360$binop.data.out","add_hw_input_stencil_2_360_361$binop.data.in.1"],
          ["self.in1_hw_input_stencil.2","add_hw_input_stencil_3_359_360$binop.data.in.0"],
          ["add_hw_input_stencil_4_358_359$binop.data.out","add_hw_input_stencil_3_359_360$binop.data.in.1"],
          ["self.in1_hw_input_stencil.3","add_hw_input_stencil_4_358_359$binop.data.in.0"],
          ["add_hw_input_stencil_5_357_358$binop.data.out","add_hw_input_stencil_4_358_359$binop.data.in.1"],
          ["self.in1_hw_input_stencil.4","add_hw_input_stencil_5_357_358$binop.data.in.0"],
          ["add_hw_input_stencil_6_356_357$binop.data.out","add_hw_input_stencil_5_357_358$binop.data.in.1"],
          ["self.in1_hw_input_stencil.5","add_hw_input_stencil_6_356_357$binop.data.in.0"],
          ["add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.out","add_hw_input_stencil_6_356_357$binop.data.in.1"],
          ["self.in1_hw_input_stencil.6","add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.0"],
          ["self.in1_hw_input_stencil.7","add_hw_input_stencil_7_hw_input_stencil_8_356$binop.data.in.1"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_gb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_output_gb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[25],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[26],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8189],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[27],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U64"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[28],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_4_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U80"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[29],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_5_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U96"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[30],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8189],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_6_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U112"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[31],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_stencil_BANK_7_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U128"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[32],"cycle_stride":[32,1024,8200],"delay":[0],"dimensionality":3,"extent":[32,8,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,32,256]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,1024,8200],"dimensionality":3,"extent":[128,8,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[8190],"cycle_stride":[4,128,8200],"dimensionality":3,"extent":[32,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,32,256],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[8192],"cycle_stride":[1,128,8200],"dimensionality":3,"extent":[128,8,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"tb_share":[0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_input_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_hw_input_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.0"],
          ["ub_hw_input_stencil_BANK_1_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.1"],
          ["ub_hw_input_stencil_BANK_2_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.2"],
          ["ub_hw_input_stencil_BANK_3_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.3"],
          ["ub_hw_input_stencil_BANK_4_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.4"],
          ["ub_hw_input_stencil_BANK_5_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.5"],
          ["ub_hw_input_stencil_BANK_7_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.6"],
          ["ub_hw_input_stencil_BANK_6_garnet.data_out_0","self.op_hcompute_conv_stencil_1_read.7"],
          ["ub_hw_input_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_hw_input_stencil_write.0"],
          ["ub_hw_input_stencil_BANK_0_garnet.clk_en","ub_hw_input_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_1_garnet.clk_en","ub_hw_input_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_2_garnet.clk_en","ub_hw_input_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_3_garnet.clk_en","ub_hw_input_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_4_garnet.clk_en","ub_hw_input_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_5_garnet.clk_en","ub_hw_input_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_6_garnet.clk_en","ub_hw_input_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_stencil_BANK_7_garnet.clk_en","ub_hw_input_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_gb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_gb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$const_term_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d1__U231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d2__U234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d3__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d4__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$const_term_U185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d0__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d2__U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d3__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0.in","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U230.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0.in","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U233.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0.in","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U236.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0.in","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U239.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0.in","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$_U242.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d0__U228.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d1__U231.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U244.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d2__U234.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U245.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d3__U237.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U246.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d4__U240.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U248.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U247.out"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$const_term_U243.out","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$add_all__U248.in1"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d0__U228.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U229$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d1__U231.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U232$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d2__U234.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U235$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d3__U237.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U238$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$mul_d4__U240.in0","addrgen_input_glb_stencil_op_hcompute_hw_input_stencil_7_U249$coeff_U241$reg0.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U175.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U178.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U181.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0.in","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$_U184.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d0__U173.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186.in0"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d1__U176.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U186.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d2__U179.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U187.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d3__U182.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188.in1"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U189.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U188.out"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$const_term_U185.out","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$add_all__U189.in1"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d0__U173.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U174$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d1__U176.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U177$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d2__U179.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U180$reg0.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0.clk"],
          ["addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$mul_d3__U182.in0","addrgen_input_glb_stencil_op_hcompute_input_gb_stencil_2_U190$coeff_U183$reg0.out"],
          ["self.op_hcompute_input_gb_stencil_write.0","self.op_hcompute_hw_input_stencil_read.0"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U358":{
        "type":["Record",[
          ["in",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",3,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U357":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U356":{
        "type":["Record",[
          ["in",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",3,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U355":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U360":{
        "type":["Record",[
          ["in",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",3,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U359":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_gb_stencil_exe_start_pt__U363":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_gb_stencil_read_start_pt__U362":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_gb_stencil_write_start_pt__U364":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_gb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_gb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$const_term_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d0__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d1__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d2__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$const_term_U292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d0__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d1__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d2__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d3__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U322.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U325.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0.in","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$_U328.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d0__U320.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d1__U323.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U330.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d2__U326.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U332.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U331.out"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$const_term_U329.out","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$add_all__U332.in1"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d0__U320.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U321$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d1__U323.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U324$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$mul_d2__U326.in0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_U333$coeff_U327$reg0.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U282.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U285.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U288.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0.in","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$_U291.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d0__U280.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293.in0"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d1__U283.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U293.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d2__U286.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U294.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d3__U289.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295.in1"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U296.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U295.out"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$const_term_U292.out","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$add_all__U296.in1"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d0__U280.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U281$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d1__U283.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U284$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d2__U286.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U287$reg0.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0.clk"],
          ["addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$mul_d3__U289.in0","addrgen_output_glb_stencil_op_hcompute_output_gb_stencil_0_U297$coeff_U290$reg0.out"],
          ["self.op_hcompute_output_gb_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
              "type":["Record",[
                ["in",["Array",16,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",16]},
              "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",16]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["self.clk","reg0.clk"],
                ["self.in","reg0.in"],
                ["self.out","reg0.out"]
              ]
            }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},{
              "type":["Record",[
                ["in",["Array",32,"BitIn"]],
                ["clk",["Named","coreir.clkIn"]],
                ["out",["Array",32,"Bit"]],
                ["en","BitIn"],
                ["clr","BitIn"]
              ]],
              "modparams":{"init":["BitVector",32]},
              "defaultmodargs":{"init":[["BitVector",32],"32'h00000000"]},
              "instances":{
                "c0":{
                  "genref":"coreir.const",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"value":[["BitVector",32],"32'h00000000"]}
                },
                "clrMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "enMux":{
                  "genref":"coreir.mux",
                  "genargs":{"width":["Int",32]}
                },
                "reg0":{
                  "genref":"coreir.reg",
                  "genargs":{"width":["Int",32]},
                  "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"Arg","init"]}
                }
              },
              "connections":[
                ["clrMux.in1","c0.out"],
                ["enMux.out","clrMux.in0"],
                ["reg0.in","clrMux.out"],
                ["self.clr","clrMux.sel"],
                ["reg0.out","enMux.in0"],
                ["self.in","enMux.in1"],
                ["self.en","enMux.sel"],
                ["self.clk","reg0.clk"],
                ["self.out","reg0.out"]
              ]
            }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},["Record",[["in",["Array",32,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",32,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
