{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.153774,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.650115,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.946226,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.674494,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.28717,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.674494,
	"finish__design__instance__count__class:fill_cell": 16189,
	"finish__design__instance__area__class:fill_cell": 22711.6,
	"finish__design__instance__count__class:tap_cell": 428,
	"finish__design__instance__area__class:tap_cell": 113.848,
	"finish__design__instance__count__class:buffer": 1416,
	"finish__design__instance__area__class:buffer": 2592.97,
	"finish__design__instance__count__class:clock_buffer": 447,
	"finish__design__instance__area__class:clock_buffer": 529.34,
	"finish__design__instance__count__class:timing_repair_buffer": 383,
	"finish__design__instance__area__class:timing_repair_buffer": 497.42,
	"finish__design__instance__count__class:inverter": 1050,
	"finish__design__instance__area__class:inverter": 612.066,
	"finish__design__instance__count__class:clock_inverter": 124,
	"finish__design__instance__area__class:clock_inverter": 97.622,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 10158.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11704,
	"finish__design__instance__area__class:multi_input_combinational_cell": 20044.7,
	"finish__design__instance__count": 33673,
	"finish__design__instance__area": 57357.8,
	"finish__timing__setup__tns": -10.7523,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.137113,
	"finish__timing__hold__ws": 0.00965489,
	"finish__clock__skew__setup": 0.356783,
	"finish__clock__skew__hold": 0.356782,
	"finish__timing__drv__max_slew_limit": 0.251264,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.216194,
	"finish__timing__drv__max_cap": 6,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 231,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0571646,
	"finish__power__switching__total": 0.0552728,
	"finish__power__leakage__total": 0.000802359,
	"finish__power__total": 0.11324,
	"finish__design__io": 264,
	"finish__design__die__area": 58476.9,
	"finish__design__core__area": 57357.8,
	"finish__design__instance__count": 17484,
	"finish__design__instance__area": 34646.2,
	"finish__design__instance__count__stdcell": 17484,
	"finish__design__instance__area__stdcell": 34646.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.604037,
	"finish__design__instance__utilization__stdcell": 0.604037,
	"finish__design__rows": 171,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 171,
	"finish__design__sites": 215631,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 215631,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}