# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../csse4010_assesment_2.srcs/sources_1/new/switch_to_register.vhd" \
"../../../../csse4010_assesment_2.srcs/sim_1/new/test_switch_to_register.vhd" \

# Do not sort compile order
nosort
