

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10'
================================================================
* Date:           Mon Oct 28 11:12:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.701 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_10  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      92|    126|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U12  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_168_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln178_fu_211_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln171_fu_162_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          47|          43|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_1    |   9|          2|    7|         14|
    |ch_fu_58                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln178_reg_262                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buf_1_addr_reg_239                |   6|   0|    6|          0|
    |buf_1_addr_reg_239_pp0_iter1_reg  |   6|   0|    6|          0|
    |buf_2_addr_reg_245                |   6|   0|    6|          0|
    |buf_2_addr_reg_245_pp0_iter1_reg  |   6|   0|    6|          0|
    |buf_3_addr_reg_251                |   6|   0|    6|          0|
    |buf_3_addr_reg_251_pp0_iter1_reg  |   6|   0|    6|          0|
    |buf_addr_reg_233                  |   6|   0|    6|          0|
    |buf_addr_reg_233_pp0_iter1_reg    |   6|   0|    6|          0|
    |ch_fu_58                          |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  92|   0|   92|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10|  return value|
|buf_3_address0  |  out|    6|   ap_memory|                                       buf_3|         array|
|buf_3_ce0       |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_q0        |   in|   32|   ap_memory|                                       buf_3|         array|
|buf_3_address1  |  out|    6|   ap_memory|                                       buf_3|         array|
|buf_3_ce1       |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_we1       |  out|    1|   ap_memory|                                       buf_3|         array|
|buf_3_d1        |  out|   32|   ap_memory|                                       buf_3|         array|
|buf_2_address0  |  out|    6|   ap_memory|                                       buf_2|         array|
|buf_2_ce0       |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_q0        |   in|   32|   ap_memory|                                       buf_2|         array|
|buf_2_address1  |  out|    6|   ap_memory|                                       buf_2|         array|
|buf_2_ce1       |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_we1       |  out|    1|   ap_memory|                                       buf_2|         array|
|buf_2_d1        |  out|   32|   ap_memory|                                       buf_2|         array|
|buf_1_address0  |  out|    6|   ap_memory|                                       buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_q0        |   in|   32|   ap_memory|                                       buf_1|         array|
|buf_1_address1  |  out|    6|   ap_memory|                                       buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|                                       buf_1|         array|
|buf_1_d1        |  out|   32|   ap_memory|                                       buf_1|         array|
|buf_r_address0  |  out|    6|   ap_memory|                                       buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_q0        |   in|   32|   ap_memory|                                       buf_r|         array|
|buf_r_address1  |  out|    6|   ap_memory|                                       buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                                       buf_r|         array|
|buf_r_d1        |  out|   32|   ap_memory|                                       buf_r|         array|
|empty           |   in|    2|     ap_none|                                       empty|        scalar|
|acc_address1    |  out|    6|   ap_memory|                                         acc|         array|
|acc_ce1         |  out|    1|   ap_memory|                                         acc|         array|
|acc_we1         |  out|    1|   ap_memory|                                         acc|         array|
|acc_d1          |  out|   32|   ap_memory|                                         acc|         array|
|acc_q1          |   in|   32|   ap_memory|                                         acc|         array|
+----------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [maxPool_3.cpp:171]   --->   Operation 6 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln171 = store i7 0, i7 %ch" [maxPool_3.cpp:171]   --->   Operation 13 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc106"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ch_1 = load i7 %ch" [maxPool_3.cpp:171]   --->   Operation 15 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln171 = icmp_eq  i7 %ch_1, i7 64" [maxPool_3.cpp:171]   --->   Operation 16 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln171 = add i7 %ch_1, i7 1" [maxPool_3.cpp:171]   --->   Operation 17 'add' 'add_ln171' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc106.split, void %for.inc109.exitStub" [maxPool_3.cpp:171]   --->   Operation 18 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i7 %ch_1" [maxPool_3.cpp:171]   --->   Operation 19 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln171" [maxPool_3.cpp:178]   --->   Operation 20 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln171" [maxPool_3.cpp:178]   --->   Operation 21 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln171" [maxPool_3.cpp:178]   --->   Operation 22 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln171" [maxPool_3.cpp:178]   --->   Operation 23 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [maxPool_3.cpp:178]   --->   Operation 24 'load' 'buf_load' <Predicate = (!icmp_ln171 & tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [maxPool_3.cpp:178]   --->   Operation 25 'load' 'buf_1_load' <Predicate = (!icmp_ln171 & tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [maxPool_3.cpp:178]   --->   Operation 26 'load' 'buf_2_load' <Predicate = (!icmp_ln171 & tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [maxPool_3.cpp:178]   --->   Operation 27 'load' 'buf_3_load' <Predicate = (!icmp_ln171 & tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln171" [maxPool_3.cpp:178]   --->   Operation 28 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%acc_load = load i6 %acc_addr" [maxPool_3.cpp:178]   --->   Operation 29 'load' 'acc_load' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (1.86ns)   --->   "%switch_ln178 = switch i2 %tmp, void %arrayidx973.case.3, i2 0, void %arrayidx973.case.0, i2 1, void %arrayidx973.case.1, i2 2, void %arrayidx973.case.2" [maxPool_3.cpp:178]   --->   Operation 30 'switch' 'switch_ln178' <Predicate = (!icmp_ln171)> <Delay = 1.86>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln179 = store i32 0, i6 %acc_addr" [maxPool_3.cpp:179]   --->   Operation 31 'store' 'store_ln179' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln171 = store i7 %add_ln171, i7 %ch" [maxPool_3.cpp:171]   --->   Operation 32 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc106" [maxPool_3.cpp:171]   --->   Operation 33 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_3.cpp:172]   --->   Operation 34 'specpipeline' 'specpipeline_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [maxPool_3.cpp:171]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [maxPool_3.cpp:171]   --->   Operation 36 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%buf_load = load i6 %buf_addr" [maxPool_3.cpp:178]   --->   Operation 37 'load' 'buf_load' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%buf_1_load = load i6 %buf_1_addr" [maxPool_3.cpp:178]   --->   Operation 38 'load' 'buf_1_load' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%buf_2_load = load i6 %buf_2_addr" [maxPool_3.cpp:178]   --->   Operation 39 'load' 'buf_2_load' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%buf_3_load = load i6 %buf_3_addr" [maxPool_3.cpp:178]   --->   Operation 40 'load' 'buf_3_load' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %tmp" [maxPool_3.cpp:178]   --->   Operation 41 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%acc_load = load i6 %acc_addr" [maxPool_3.cpp:178]   --->   Operation 42 'load' 'acc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln178 = add i32 %acc_load, i32 %tmp_1" [maxPool_3.cpp:178]   --->   Operation 43 'add' 'add_ln178' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i6 %buf_2_addr" [maxPool_3.cpp:178]   --->   Operation 44 'store' 'store_ln178' <Predicate = (tmp == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_3.cpp:178]   --->   Operation 45 'br' 'br_ln178' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i6 %buf_1_addr" [maxPool_3.cpp:178]   --->   Operation 46 'store' 'store_ln178' <Predicate = (tmp == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_3.cpp:178]   --->   Operation 47 'br' 'br_ln178' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i6 %buf_addr" [maxPool_3.cpp:178]   --->   Operation 48 'store' 'store_ln178' <Predicate = (tmp == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_3.cpp:178]   --->   Operation 49 'br' 'br_ln178' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln178 = store i32 %add_ln178, i6 %buf_3_addr" [maxPool_3.cpp:178]   --->   Operation 50 'store' 'store_ln178' <Predicate = (tmp == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx973.exit" [maxPool_3.cpp:178]   --->   Operation 51 'br' 'br_ln178' <Predicate = (tmp == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[32]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch                      (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
tmp                     (read             ) [ 0111]
store_ln171             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ch_1                    (load             ) [ 0000]
icmp_ln171              (icmp             ) [ 0110]
add_ln171               (add              ) [ 0000]
br_ln171                (br               ) [ 0000]
zext_ln171              (zext             ) [ 0000]
buf_addr                (getelementptr    ) [ 0111]
buf_1_addr              (getelementptr    ) [ 0111]
buf_2_addr              (getelementptr    ) [ 0111]
buf_3_addr              (getelementptr    ) [ 0111]
acc_addr                (getelementptr    ) [ 0110]
switch_ln178            (switch           ) [ 0000]
store_ln179             (store            ) [ 0000]
store_ln171             (store            ) [ 0000]
br_ln171                (br               ) [ 0000]
specpipeline_ln172      (specpipeline     ) [ 0000]
speclooptripcount_ln171 (speclooptripcount) [ 0000]
specloopname_ln171      (specloopname     ) [ 0000]
buf_load                (load             ) [ 0000]
buf_1_load              (load             ) [ 0000]
buf_2_load              (load             ) [ 0000]
buf_3_load              (load             ) [ 0000]
tmp_1                   (sparsemux        ) [ 0000]
acc_load                (load             ) [ 0000]
add_ln178               (add              ) [ 0101]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
store_ln178             (store            ) [ 0000]
br_ln178                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="ch_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="buf_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buf_3_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2"/>
<pin id="146" dir="0" index="4" bw="6" slack="1"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
<pin id="149" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2"/>
<pin id="142" dir="0" index="4" bw="6" slack="1"/>
<pin id="143" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
<pin id="145" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2"/>
<pin id="138" dir="0" index="4" bw="6" slack="1"/>
<pin id="139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
<pin id="141" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2"/>
<pin id="150" dir="0" index="4" bw="6" slack="1"/>
<pin id="151" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="153" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/1 store_ln178/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="acc_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="6" slack="0"/>
<pin id="133" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_load/1 store_ln179/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln171_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="ch_1_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln171_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln171_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln171_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln171_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="194" dir="0" index="5" bw="2" slack="0"/>
<pin id="195" dir="0" index="6" bw="32" slack="0"/>
<pin id="196" dir="0" index="7" bw="1" slack="0"/>
<pin id="197" dir="0" index="8" bw="32" slack="0"/>
<pin id="198" dir="0" index="9" bw="1" slack="0"/>
<pin id="199" dir="0" index="10" bw="2" slack="1"/>
<pin id="200" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln178_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="ch_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln171_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="233" class="1005" name="buf_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="buf_1_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="buf_2_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="buf_3_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="acc_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_ln178_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="75" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="82" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="89" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="127" pin=4"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="203"><net_src comp="96" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="205"><net_src comp="102" pin="3"/><net_sink comp="188" pin=4"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="207"><net_src comp="108" pin="3"/><net_sink comp="188" pin=6"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="209"><net_src comp="114" pin="3"/><net_sink comp="188" pin=8"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="188" pin=9"/></net>

<net id="215"><net_src comp="127" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="188" pin="11"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="58" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="227"><net_src comp="62" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="188" pin=10"/></net>

<net id="232"><net_src comp="162" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="68" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="242"><net_src comp="75" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="248"><net_src comp="82" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="254"><net_src comp="89" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="260"><net_src comp="120" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="265"><net_src comp="211" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="114" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: acc | {1 }
 - Input state : 
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 : buf_3 | {1 2 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 : buf_2 | {1 2 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 : buf_1 | {1 2 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 : buf_r | {1 2 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 : empty | {1 }
	Port: maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 : acc | {1 2 }
  - Chain level:
	State 1
		store_ln171 : 1
		ch_1 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		zext_ln171 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_load : 4
		buf_1_load : 4
		buf_2_load : 4
		buf_3_load : 4
		acc_addr : 3
		acc_load : 4
		store_ln179 : 4
		store_ln171 : 3
	State 2
		tmp_1 : 1
		add_ln178 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln171_fu_168 |    0    |    14   |
|          |  add_ln178_fu_211 |    0    |    39   |
|----------|-------------------|---------|---------|
| sparsemux|    tmp_1_fu_188   |    0    |    20   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln171_fu_162 |    0    |    14   |
|----------|-------------------|---------|---------|
|   read   |   tmp_read_fu_62  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln171_fu_174 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    87   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| acc_addr_reg_257 |    6   |
| add_ln178_reg_262|   32   |
|buf_1_addr_reg_239|    6   |
|buf_2_addr_reg_245|    6   |
|buf_3_addr_reg_251|    6   |
| buf_addr_reg_233 |    6   |
|    ch_reg_217    |    7   |
|icmp_ln171_reg_229|    1   |
|    tmp_reg_224   |    2   |
+------------------+--------+
|       Total      |   72   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_127 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   72   |   132  |
+-----------+--------+--------+--------+
