
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 65f197e2, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: ./uart_transmitter.v
Parsing formal SystemVerilog input from `./uart_transmitter.v' to AST representation.
Storing AST representation for module `$abstract\uart_transmitter'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_transmitter'.
Generating RTLIL representation for module `\uart_transmitter'.

2.2.1. Analyzing design hierarchy..
Top module:  \uart_transmitter

2.2.2. Analyzing design hierarchy..
Top module:  \uart_transmitter
Removing unused module `$abstract\uart_transmitter'.
Removed 1 unused modules.
Module uart_transmitter directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$./uart_transmitter.v:163$152 in module uart_transmitter.
Marked 3 switch rules as full_case in process $proc$./uart_transmitter.v:135$84 in module uart_transmitter.
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:101$82 in module uart_transmitter.
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:93$78 in module uart_transmitter.
Marked 1 switch rules as full_case in process $proc$./uart_transmitter.v:83$76 in module uart_transmitter.
Removed 1 dead cases from process $proc$./uart_transmitter.v:58$73 in module uart_transmitter.
Marked 3 switch rules as full_case in process $proc$./uart_transmitter.v:58$73 in module uart_transmitter.
Marked 2 switch rules as full_case in process $proc$./uart_transmitter.v:36$70 in module uart_transmitter.
Removed a total of 1 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 84 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:225$385'.
  Set init value: $formal$./uart_transmitter.v:225$69_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:224$383'.
  Set init value: $formal$./uart_transmitter.v:224$68_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:223$381'.
  Set init value: $formal$./uart_transmitter.v:223$67_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:218$379'.
  Set init value: $formal$./uart_transmitter.v:218$66_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:216$377'.
  Set init value: $formal$./uart_transmitter.v:216$65_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:214$375'.
  Set init value: $formal$./uart_transmitter.v:214$64_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:212$373'.
  Set init value: $formal$./uart_transmitter.v:212$63_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:206$371'.
  Set init value: $formal$./uart_transmitter.v:206$62_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:205$369'.
  Set init value: $formal$./uart_transmitter.v:205$61_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:201$367'.
  Set init value: $formal$./uart_transmitter.v:201$60_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:200$365'.
  Set init value: $formal$./uart_transmitter.v:200$59_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:197$363'.
  Set init value: $formal$./uart_transmitter.v:197$58_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:194$361'.
  Set init value: $formal$./uart_transmitter.v:194$57_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:192$359'.
  Set init value: $formal$./uart_transmitter.v:192$56_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:190$357'.
  Set init value: $formal$./uart_transmitter.v:190$55_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:188$355'.
  Set init value: $formal$./uart_transmitter.v:188$54_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:186$353'.
  Set init value: $formal$./uart_transmitter.v:186$53_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:184$351'.
  Set init value: $formal$./uart_transmitter.v:184$52_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:181$349'.
  Set init value: $formal$./uart_transmitter.v:181$51_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:177$347'.
  Set init value: $formal$./uart_transmitter.v:177$50_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:176$345'.
  Set init value: $formal$./uart_transmitter.v:176$49_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:175$343'.
  Set init value: $formal$./uart_transmitter.v:175$48_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:174$341'.
  Set init value: $formal$./uart_transmitter.v:174$47_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:173$339'.
  Set init value: $formal$./uart_transmitter.v:173$46_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:172$337'.
  Set init value: $formal$./uart_transmitter.v:172$45_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:171$335'.
  Set init value: $formal$./uart_transmitter.v:171$44_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:166$333'.
  Set init value: $formal$./uart_transmitter.v:166$43_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:160$331'.
  Set init value: $formal$./uart_transmitter.v:160$42_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:157$329'.
  Set init value: $formal$./uart_transmitter.v:157$41_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:156$327'.
  Set init value: $formal$./uart_transmitter.v:156$40_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:155$325'.
  Set init value: $formal$./uart_transmitter.v:155$39_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:148$323'.
  Set init value: $formal$./uart_transmitter.v:148$38_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:141$321'.
  Set init value: $formal$./uart_transmitter.v:141$37_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:137$319'.
  Set init value: $formal$./uart_transmitter.v:137$36_EN = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:134$318'.
  Set init value: \f_TX_COUNTER = 4'0000
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:133$317'.
  Set init value: \f_TX_DATA = 8'00000000
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:132$316'.
  Set init value: \f_PAST_VALID = 1'0
Found init rule in `\uart_transmitter.$proc$./uart_transmitter.v:25$315'.
  Set init value: \r_CURRENT_STATE = 2'00
  Set init value: \r_NEXT_STATE = 2'00
  Set init value: \r_BIT_COUNT = 3'000
  Set init value: \r_BAUD_COUNTER = 0
  Set init value: \r_DATA_REG = 8'00000000
  Set init value: \r_STATE_CHANGE_EN = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:225$385'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:224$383'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:223$381'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:218$379'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:216$377'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:214$375'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:212$373'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:206$371'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:205$369'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:201$367'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:200$365'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:197$363'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:194$361'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:192$359'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:190$357'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:188$355'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:186$353'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:184$351'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:181$349'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:177$347'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:176$345'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:175$343'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:174$341'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:173$339'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:172$337'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:171$335'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:166$333'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:160$331'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:157$329'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:156$327'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:155$325'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:148$323'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:141$321'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:137$319'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:134$318'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:133$317'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:132$316'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:25$315'.
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
     1/52: $0$formal$./uart_transmitter.v:171$44_EN[0:0]$177
     2/52: $0$formal$./uart_transmitter.v:171$44_CHECK[0:0]$176
     3/52: $0$formal$./uart_transmitter.v:172$45_EN[0:0]$179
     4/52: $0$formal$./uart_transmitter.v:172$45_CHECK[0:0]$178
     5/52: $0$formal$./uart_transmitter.v:173$46_EN[0:0]$181
     6/52: $0$formal$./uart_transmitter.v:173$46_CHECK[0:0]$180
     7/52: $0$formal$./uart_transmitter.v:174$47_EN[0:0]$183
     8/52: $0$formal$./uart_transmitter.v:174$47_CHECK[0:0]$182
     9/52: $0$formal$./uart_transmitter.v:175$48_EN[0:0]$185
    10/52: $0$formal$./uart_transmitter.v:175$48_CHECK[0:0]$184
    11/52: $0$formal$./uart_transmitter.v:176$49_EN[0:0]$187
    12/52: $0$formal$./uart_transmitter.v:176$49_CHECK[0:0]$186
    13/52: $0$formal$./uart_transmitter.v:177$50_EN[0:0]$189
    14/52: $0$formal$./uart_transmitter.v:177$50_CHECK[0:0]$188
    15/52: $0$formal$./uart_transmitter.v:181$51_EN[0:0]$191
    16/52: $0$formal$./uart_transmitter.v:181$51_CHECK[0:0]$190
    17/52: $0$formal$./uart_transmitter.v:184$52_EN[0:0]$193
    18/52: $0$formal$./uart_transmitter.v:184$52_CHECK[0:0]$192
    19/52: $0$formal$./uart_transmitter.v:186$53_EN[0:0]$195
    20/52: $0$formal$./uart_transmitter.v:186$53_CHECK[0:0]$194
    21/52: $0$formal$./uart_transmitter.v:188$54_EN[0:0]$197
    22/52: $0$formal$./uart_transmitter.v:188$54_CHECK[0:0]$196
    23/52: $0$formal$./uart_transmitter.v:190$55_EN[0:0]$199
    24/52: $0$formal$./uart_transmitter.v:190$55_CHECK[0:0]$198
    25/52: $0$formal$./uart_transmitter.v:192$56_EN[0:0]$201
    26/52: $0$formal$./uart_transmitter.v:192$56_CHECK[0:0]$200
    27/52: $0$formal$./uart_transmitter.v:194$57_EN[0:0]$203
    28/52: $0$formal$./uart_transmitter.v:194$57_CHECK[0:0]$202
    29/52: $0$formal$./uart_transmitter.v:197$58_EN[0:0]$205
    30/52: $0$formal$./uart_transmitter.v:197$58_CHECK[0:0]$204
    31/52: $0$formal$./uart_transmitter.v:200$59_EN[0:0]$207
    32/52: $0$formal$./uart_transmitter.v:200$59_CHECK[0:0]$206
    33/52: $0$formal$./uart_transmitter.v:201$60_EN[0:0]$209
    34/52: $0$formal$./uart_transmitter.v:201$60_CHECK[0:0]$208
    35/52: $0$formal$./uart_transmitter.v:205$61_EN[0:0]$211
    36/52: $0$formal$./uart_transmitter.v:205$61_CHECK[0:0]$210
    37/52: $0$formal$./uart_transmitter.v:206$62_EN[0:0]$213
    38/52: $0$formal$./uart_transmitter.v:206$62_CHECK[0:0]$212
    39/52: $0$formal$./uart_transmitter.v:212$63_EN[0:0]$215
    40/52: $0$formal$./uart_transmitter.v:212$63_CHECK[0:0]$214
    41/52: $0$formal$./uart_transmitter.v:214$64_EN[0:0]$217
    42/52: $0$formal$./uart_transmitter.v:214$64_CHECK[0:0]$216
    43/52: $0$formal$./uart_transmitter.v:216$65_EN[0:0]$219
    44/52: $0$formal$./uart_transmitter.v:216$65_CHECK[0:0]$218
    45/52: $0$formal$./uart_transmitter.v:218$66_EN[0:0]$221
    46/52: $0$formal$./uart_transmitter.v:218$66_CHECK[0:0]$220
    47/52: $0$formal$./uart_transmitter.v:223$67_EN[0:0]$223
    48/52: $0$formal$./uart_transmitter.v:223$67_CHECK[0:0]$222
    49/52: $0$formal$./uart_transmitter.v:224$68_EN[0:0]$225
    50/52: $0$formal$./uart_transmitter.v:224$68_CHECK[0:0]$224
    51/52: $0$formal$./uart_transmitter.v:225$69_EN[0:0]$227
    52/52: $0$formal$./uart_transmitter.v:225$69_CHECK[0:0]$226
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
     1/8: $0$formal$./uart_transmitter.v:155$39_EN[0:0]$130
     2/8: $0$formal$./uart_transmitter.v:155$39_CHECK[0:0]$129
     3/8: $0$formal$./uart_transmitter.v:156$40_EN[0:0]$132
     4/8: $0$formal$./uart_transmitter.v:156$40_CHECK[0:0]$131
     5/8: $0$formal$./uart_transmitter.v:157$41_EN[0:0]$134
     6/8: $0$formal$./uart_transmitter.v:157$41_CHECK[0:0]$133
     7/8: $0$formal$./uart_transmitter.v:160$42_EN[0:0]$136
     8/8: $0$formal$./uart_transmitter.v:160$42_CHECK[0:0]$135
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
     1/6: $0$formal$./uart_transmitter.v:141$37_EN[0:0]$97
     2/6: $0$formal$./uart_transmitter.v:141$37_CHECK[0:0]$96
     3/6: $0$formal$./uart_transmitter.v:148$38_EN[0:0]$99
     4/6: $0$formal$./uart_transmitter.v:148$38_CHECK[0:0]$98
     5/6: $0\f_TX_COUNTER[3:0]
     6/6: $0\f_TX_DATA[7:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:101$82'.
     1/3: $0\o_TX_BUSY[0:0]
     2/3: $0\o_TX[0:0]
     3/3: $0\r_DATA_REG[7:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:93$78'.
     1/1: $0\r_BIT_COUNT[2:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:83$76'.
     1/1: $0\r_CURRENT_STATE[1:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:58$73'.
     1/3: $3\r_NEXT_STATE[1:0]
     2/3: $2\r_NEXT_STATE[1:0]
     3/3: $1\r_NEXT_STATE[1:0]
Creating decoders for process `\uart_transmitter.$proc$./uart_transmitter.v:36$70'.
     1/2: $0\r_BAUD_COUNTER[31:0]
     2/2: $0\r_STATE_CHANGE_EN[0:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\uart_transmitter.\r_NEXT_STATE' from process `\uart_transmitter.$proc$./uart_transmitter.v:58$73'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\uart_transmitter.\f_PAST_VALID' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:166$15$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:167$16$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:169$17$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:175$18$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:181$19$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:183$20$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:185$21$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:187$22$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:191$23$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:195$24$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:195$25$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:195$26$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:197$27$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:198$28$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:206$29$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:211$30$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:213$31$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:221$32$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:223$33$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:224$34$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:225$35$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:166$43_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:166$43_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:171$44_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:171$44_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:172$45_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:172$45_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:173$46_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:173$46_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:174$47_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:174$47_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:175$48_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:175$48_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:176$49_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:176$49_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:177$50_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:177$50_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:181$51_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:181$51_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:184$52_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:184$52_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:186$53_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:186$53_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:188$54_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:188$54_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:190$55_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:190$55_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:192$56_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:192$56_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:194$57_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:194$57_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:197$58_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:197$58_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:200$59_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:200$59_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:201$60_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:201$60_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:205$61_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:205$61_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:206$62_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:206$62_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:212$63_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:212$63_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:214$64_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:214$64_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:216$65_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:216$65_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:218$66_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:218$66_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:223$67_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:223$67_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:224$68_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:224$68_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$923' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:225$69_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$924' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:225$69_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
  created $dff cell `$procdff$925' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:153$10$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$926' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:153$11$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$927' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:156$12$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$928' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:157$13$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$929' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:160$14$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$930' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:155$39_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$931' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:155$39_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:156$40_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$933' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:156$40_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$934' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:157$41_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$935' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:157$41_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$936' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:160$42_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$937' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:160$42_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
  created $dff cell `$procdff$938' with positive edge clock.
Creating register for signal `\uart_transmitter.\f_TX_DATA' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$939' with positive edge clock.
Creating register for signal `\uart_transmitter.\f_TX_COUNTER' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$940' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:138$1$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$941' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:138$2$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$942' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:141$3$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$943' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:143$4$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$944' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:143$5$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$945' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:143$6$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$946' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:143$7$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$947' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:145$8$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$948' with positive edge clock.
Creating register for signal `\uart_transmitter.$past$./uart_transmitter.v:148$9$0' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$949' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:137$36_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$950' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:137$36_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$951' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:141$37_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$952' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:141$37_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$953' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:148$38_CHECK' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$954' with positive edge clock.
Creating register for signal `\uart_transmitter.$formal$./uart_transmitter.v:148$38_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
  created $dff cell `$procdff$955' with positive edge clock.
Creating register for signal `\uart_transmitter.\o_TX_BUSY' using process `\uart_transmitter.$proc$./uart_transmitter.v:101$82'.
  created $dff cell `$procdff$956' with positive edge clock.
Creating register for signal `\uart_transmitter.\o_TX' using process `\uart_transmitter.$proc$./uart_transmitter.v:101$82'.
  created $dff cell `$procdff$957' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_DATA_REG' using process `\uart_transmitter.$proc$./uart_transmitter.v:101$82'.
  created $dff cell `$procdff$958' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_BIT_COUNT' using process `\uart_transmitter.$proc$./uart_transmitter.v:93$78'.
  created $dff cell `$procdff$959' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_CURRENT_STATE' using process `\uart_transmitter.$proc$./uart_transmitter.v:83$76'.
  created $dff cell `$procdff$960' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_BAUD_COUNTER' using process `\uart_transmitter.$proc$./uart_transmitter.v:36$70'.
  created $dff cell `$procdff$961' with positive edge clock.
Creating register for signal `\uart_transmitter.\r_STATE_CHANGE_EN' using process `\uart_transmitter.$proc$./uart_transmitter.v:36$70'.
  created $dff cell `$procdff$962' with positive edge clock.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:225$385'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:224$383'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:223$381'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:218$379'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:216$377'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:214$375'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:212$373'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:206$371'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:205$369'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:201$367'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:200$365'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:197$363'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:194$361'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:192$359'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:190$357'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:188$355'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:186$353'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:184$351'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:181$349'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:177$347'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:176$345'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:175$343'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:174$341'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:173$339'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:172$337'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:171$335'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:166$333'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:160$331'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:157$329'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:156$327'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:155$325'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:148$323'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:141$321'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:137$319'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:134$318'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:133$317'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:132$316'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:25$315'.
Found and cleaned up 13 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:163$152'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:163$152'.
Found and cleaned up 2 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:151$123'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:151$123'.
Found and cleaned up 3 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:135$84'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:135$84'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:101$82'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:101$82'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:93$78'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:93$78'.
Found and cleaned up 1 empty switch in `\uart_transmitter.$proc$./uart_transmitter.v:83$76'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:83$76'.
Found and cleaned up 3 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:58$73'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:58$73'.
Found and cleaned up 2 empty switches in `\uart_transmitter.$proc$./uart_transmitter.v:36$70'.
Removing empty process `uart_transmitter.$proc$./uart_transmitter.v:36$70'.
Cleaned up 26 empty switches.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.
<suppressed ~22 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 336 unused wires.
<suppressed ~1 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
<suppressed ~249 debug messages>
Removed a total of 83 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_transmitter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$823.
    dead port 2/2 on $mux $procmux$831.
Removed 2 multiplexer ports.
<suppressed ~74 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_transmitter.
    New ctrl vector for $pmux cell $procmux$798: { $auto$opt_reduce.cc:132:opt_mux$966 $auto$opt_reduce.cc:132:opt_mux$964 }
    New ctrl vector for $pmux cell $procmux$803: { $eq$./uart_transmitter.v:159$150_Y $eq$./uart_transmitter.v:212$265_Y $auto$opt_reduce.cc:132:opt_mux$968 }
    New ctrl vector for $pmux cell $procmux$808: { $eq$./uart_transmitter.v:145$116_Y $auto$opt_reduce.cc:132:opt_mux$970 }
  Optimizing cells in module \uart_transmitter.
Performed a total of 3 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

2.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 124 unused wires.
<suppressed ~16 debug messages>

2.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_transmitter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

2.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_transmitter.
Performed a total of 0 changes.

2.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

2.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..

2.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

2.7.16. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:45$71 ($eq).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:53$72 ($add).
Removed top 28 bits (of 32) from port B of cell uart_transmitter.$le$./uart_transmitter.v:137$100 ($le).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$and$./uart_transmitter.v:143$109 ($and).
Removed top 31 bits (of 32) from port Y of cell uart_transmitter.$and$./uart_transmitter.v:143$109 ($and).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$and$./uart_transmitter.v:143$111 ($and).
Removed top 31 bits (of 32) from port Y of cell uart_transmitter.$and$./uart_transmitter.v:143$111 ($and).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:144$115 ($add).
Removed top 28 bits (of 32) from port Y of cell uart_transmitter.$add$./uart_transmitter.v:144$115 ($add).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:157$148 ($add).
Removed top 28 bits (of 32) from port Y of cell uart_transmitter.$add$./uart_transmitter.v:157$148 ($add).
Removed top 28 bits (of 32) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:157$149 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:159$150 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:185$246 ($eq).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$add$./uart_transmitter.v:197$258 ($add).
Removed top 31 bits (of 32) from port B of cell uart_transmitter.$eq$./uart_transmitter.v:198$260 ($eq).
Removed top 1 bits (of 2) from mux cell uart_transmitter.$procmux$821 ($mux).
Removed top 1 bits (of 2) from mux cell uart_transmitter.$procmux$829 ($mux).
Removed top 1 bits (of 2) from wire uart_transmitter.$2\r_NEXT_STATE[1:0].
Removed top 1 bits (of 2) from wire uart_transmitter.$3\r_NEXT_STATE[1:0].
Removed top 28 bits (of 32) from wire uart_transmitter.$add$./uart_transmitter.v:144$115_Y.
Removed top 28 bits (of 32) from wire uart_transmitter.$add$./uart_transmitter.v:157$148_Y.

2.9. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.
<suppressed ~2 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

2.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.12.5. Finished fast OPT passes.

2.13. Printing statistics.

=== uart_transmitter ===

   Number of wires:                286
   Number of wire bits:            582
   Number of public wires:          15
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                316
     $add                            5
     $assert                        27
     $assume                         6
     $cover                          1
     $dff                           73
     $eq                            20
     $le                             1
     $logic_and                     11
     $logic_not                     10
     $logic_or                       2
     $mux                          145
     $ne                             3
     $not                            2
     $pmux                           4
     $reduce_bool                    1
     $reduce_or                      3
     $shiftx                         2

2.14. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from $mem).

4. Executing ASYNC2SYNC pass.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 16 unused cells and 12 unused wires.
<suppressed ~17 debug messages>

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

7.3. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec $formal$./uart_transmitter.v:141$37_EN = 1'0 to constant driver in module uart_transmitter.
Promoting init spec $formal$./uart_transmitter.v:148$38_EN = 1'0 to constant driver in module uart_transmitter.
Promoting init spec $formal$./uart_transmitter.v:181$51_EN = 1'0 to constant driver in module uart_transmitter.
Promoting init spec $formal$./uart_transmitter.v:223$67_EN = 1'0 to constant driver in module uart_transmitter.
Promoted 4 init specs to constant drivers.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.5. Rerunning OPT passes. (Removed registers in this run.)

7.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_transmitter.

7.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_transmitter'.
Removed a total of 0 cells.

7.8. Executing OPT_RMDFF pass (remove dff with constant values).

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_transmitter..

7.10. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
checking module uart_transmitter..
found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \uart_transmitter

9.2. Analyzing design hierarchy..
Top module:  \uart_transmitter
Removed 0 unused modules.
Module uart_transmitter directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing ILANG backend.
Output filename: ../model/design.il

End of script. Logfile hash: df07c9d555
CPU: user 0.21s system 0.00s, MEM: 46.67 MB total, 12.29 MB resident
Yosys 0.9+932 (git sha1 65f197e2, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 26% 8x opt_clean (0 sec), 17% 7x opt_expr (0 sec), ...
