
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/Vivado/2017.1/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/Vivado/2017.1/scripts/init.tcl'
361 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mb0/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2026.617 ; gain = 510.508 ; free physical = 200 ; free virtual = 11027
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mb0/mdm_1/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/mb0/microblaze_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/mb0/microblaze_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/mb0/axi_timer_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/mb0/axi_timer_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc]
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2026.641 ; gain = 857.520 ; free physical = 264 ; free virtual = 11065
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2058.633 ; gain = 31.992 ; free physical = 255 ; free virtual = 11056
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 239068aef

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 258 ; free virtual = 11060
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 1a72d0602

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 256 ; free virtual = 11058
INFO: [Opt 31-389] Phase Constant propagation created 218 cells and removed 445 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2384bbac7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 258 ; free virtual = 11060
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 897 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2384bbac7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 258 ; free virtual = 11060
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2384bbac7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 258 ; free virtual = 11060
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 258 ; free virtual = 11060
Ending Logic Optimization Task | Checksum: 2384bbac7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.633 ; gain = 0.000 ; free physical = 258 ; free virtual = 11060

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 2508d5071

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 308 ; free virtual = 11036
Ending Power Optimization Task | Checksum: 2508d5071

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2279.719 ; gain = 214.086 ; free physical = 315 ; free virtual = 11043
31 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 253.078 ; free physical = 315 ; free virtual = 11043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 314 ; free virtual = 11045
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 305 ; free virtual = 11038
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 171dc7f03

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 305 ; free virtual = 11038
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 311 ; free virtual = 11044

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6e6b5046

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 298 ; free virtual = 11035

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 107a88fdc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 285 ; free virtual = 11025

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 107a88fdc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 285 ; free virtual = 11025
Phase 1 Placer Initialization | Checksum: 107a88fdc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 285 ; free virtual = 11025

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2305938bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 274 ; free virtual = 11015

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2305938bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 274 ; free virtual = 11015

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18c69da43

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 271 ; free virtual = 11012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a66d0a13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 271 ; free virtual = 11012

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10c5e9479

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 271 ; free virtual = 11012

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b2096609

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 271 ; free virtual = 11012

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c35a2037

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18bee78ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18bee78ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011
Phase 3 Detail Placement | Checksum: 18bee78ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bc24cc73

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bc24cc73

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 268 ; free virtual = 11010
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.671. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16325a14d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 268 ; free virtual = 11010
Phase 4.1 Post Commit Optimization | Checksum: 16325a14d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 268 ; free virtual = 11010

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16325a14d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11010

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16325a14d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1aa10dca0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aa10dca0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 269 ; free virtual = 11011
Ending Placer Task | Checksum: 16d88d307

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 11023
50 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 282 ; free virtual = 11023
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 267 ; free virtual = 11019
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 266 ; free virtual = 11011
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 275 ; free virtual = 11020
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 274 ; free virtual = 11019
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a7f11fa1 ConstDB: 0 ShapeSum: c597b366 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 123ad2e21

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 192 ; free virtual = 10888

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 123ad2e21

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 191 ; free virtual = 10888

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 123ad2e21

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 175 ; free virtual = 10874

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 123ad2e21

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 175 ; free virtual = 10874
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 118ac86f2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 199 ; free virtual = 10861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.700  | TNS=0.000  | WHS=-0.354 | THS=-66.702|

Phase 2 Router Initialization | Checksum: 199f7bd27

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 197 ; free virtual = 10858

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 233c3b6a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 627
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.352  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bb52ca4e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.352  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c366955d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860
Phase 4 Rip-up And Reroute | Checksum: 1c366955d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c366955d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c366955d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860
Phase 5 Delay and Skew Optimization | Checksum: 1c366955d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f126a0f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.467  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17a5d4633

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860
Phase 6 Post Hold Fix | Checksum: 17a5d4633

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.57875 %
  Global Horizontal Routing Utilization  = 1.93509 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20223c888

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 198 ; free virtual = 10860

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20223c888

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 197 ; free virtual = 10859

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ee42183d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 196 ; free virtual = 10858

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.467  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ee42183d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 196 ; free virtual = 10858
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.719 ; gain = 0.000 ; free physical = 217 ; free virtual = 10879

Routing Is Done.
63 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2294.613 ; gain = 14.895 ; free physical = 217 ; free virtual = 10879
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2302.512 ; gain = 0.000 ; free physical = 200 ; free virtual = 10874
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
70 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
80 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2672.812 ; gain = 306.270 ; free physical = 476 ; free virtual = 10821
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 14:21:59 2018...
