// Seed: 1332629214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd31,
    parameter id_1  = 32'd21,
    parameter id_11 = 32'd37,
    parameter id_2  = 32'd40
) (
    input uwire _id_0,
    input uwire _id_1,
    output uwire _id_2,
    output wire id_3,
    output supply0 id_4,
    input wand id_5,
    output tri id_6
    , id_13,
    output wand id_7,
    output tri1 id_8,
    output wire id_9,
    input uwire id_10,
    input supply0 _id_11
);
  wire [id_11 : -1] id_14[id_1 : id_2];
  reg id_15;
  wire [id_0 : -1  &&  1] id_16;
  logic id_17, id_18;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_18,
      id_14,
      id_16,
      id_16,
      id_17,
      id_18,
      id_17,
      id_17
  );
  always id_15 = 1'b0;
endmodule
