../../../../design/synth_Default_RTL_Group/RTLDB/RhinoDb/Gate/rl_parity_chk_0002.db