#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c3ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18c4080 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18b52d0 .functor NOT 1, L_0x191f9b0, C4<0>, C4<0>, C4<0>;
L_0x191f790 .functor XOR 2, L_0x191f630, L_0x191f6f0, C4<00>, C4<00>;
L_0x191f8a0 .functor XOR 2, L_0x191f790, L_0x191f800, C4<00>, C4<00>;
v0x1917980_0 .net *"_ivl_10", 1 0, L_0x191f800;  1 drivers
v0x1917a80_0 .net *"_ivl_12", 1 0, L_0x191f8a0;  1 drivers
v0x1917b60_0 .net *"_ivl_2", 1 0, L_0x191acf0;  1 drivers
v0x1917c20_0 .net *"_ivl_4", 1 0, L_0x191f630;  1 drivers
v0x1917d00_0 .net *"_ivl_6", 1 0, L_0x191f6f0;  1 drivers
v0x1917e30_0 .net *"_ivl_8", 1 0, L_0x191f790;  1 drivers
v0x1917f10_0 .net "a", 0 0, v0x19128e0_0;  1 drivers
v0x1917fb0_0 .net "b", 0 0, v0x1912980_0;  1 drivers
v0x1918050_0 .net "c", 0 0, v0x1912a20_0;  1 drivers
v0x19180f0_0 .var "clk", 0 0;
v0x1918190_0 .net "d", 0 0, v0x1912b60_0;  1 drivers
v0x1918230_0 .net "out_pos_dut", 0 0, L_0x191f4d0;  1 drivers
v0x19182d0_0 .net "out_pos_ref", 0 0, L_0x1919800;  1 drivers
v0x1918370_0 .net "out_sop_dut", 0 0, L_0x191a890;  1 drivers
v0x1918410_0 .net "out_sop_ref", 0 0, L_0x18ed090;  1 drivers
v0x19184b0_0 .var/2u "stats1", 223 0;
v0x1918550_0 .var/2u "strobe", 0 0;
v0x19185f0_0 .net "tb_match", 0 0, L_0x191f9b0;  1 drivers
v0x19186c0_0 .net "tb_mismatch", 0 0, L_0x18b52d0;  1 drivers
v0x1918760_0 .net "wavedrom_enable", 0 0, v0x1912e30_0;  1 drivers
v0x1918830_0 .net "wavedrom_title", 511 0, v0x1912ed0_0;  1 drivers
L_0x191acf0 .concat [ 1 1 0 0], L_0x1919800, L_0x18ed090;
L_0x191f630 .concat [ 1 1 0 0], L_0x1919800, L_0x18ed090;
L_0x191f6f0 .concat [ 1 1 0 0], L_0x191f4d0, L_0x191a890;
L_0x191f800 .concat [ 1 1 0 0], L_0x1919800, L_0x18ed090;
L_0x191f9b0 .cmp/eeq 2, L_0x191acf0, L_0x191f8a0;
S_0x18c4210 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18c4080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18b56b0 .functor AND 1, v0x1912a20_0, v0x1912b60_0, C4<1>, C4<1>;
L_0x18b5a90 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x18b5e70 .functor NOT 1, v0x1912980_0, C4<0>, C4<0>, C4<0>;
L_0x18b60f0 .functor AND 1, L_0x18b5a90, L_0x18b5e70, C4<1>, C4<1>;
L_0x18ceb10 .functor AND 1, L_0x18b60f0, v0x1912a20_0, C4<1>, C4<1>;
L_0x18ed090 .functor OR 1, L_0x18b56b0, L_0x18ceb10, C4<0>, C4<0>;
L_0x1918c80 .functor NOT 1, v0x1912980_0, C4<0>, C4<0>, C4<0>;
L_0x1918cf0 .functor OR 1, L_0x1918c80, v0x1912b60_0, C4<0>, C4<0>;
L_0x1918e00 .functor AND 1, v0x1912a20_0, L_0x1918cf0, C4<1>, C4<1>;
L_0x1918ec0 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x1918f90 .functor OR 1, L_0x1918ec0, v0x1912980_0, C4<0>, C4<0>;
L_0x1919000 .functor AND 1, L_0x1918e00, L_0x1918f90, C4<1>, C4<1>;
L_0x1919180 .functor NOT 1, v0x1912980_0, C4<0>, C4<0>, C4<0>;
L_0x19191f0 .functor OR 1, L_0x1919180, v0x1912b60_0, C4<0>, C4<0>;
L_0x1919110 .functor AND 1, v0x1912a20_0, L_0x19191f0, C4<1>, C4<1>;
L_0x1919380 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x1919480 .functor OR 1, L_0x1919380, v0x1912b60_0, C4<0>, C4<0>;
L_0x1919540 .functor AND 1, L_0x1919110, L_0x1919480, C4<1>, C4<1>;
L_0x19196f0 .functor XNOR 1, L_0x1919000, L_0x1919540, C4<0>, C4<0>;
v0x18b4c00_0 .net *"_ivl_0", 0 0, L_0x18b56b0;  1 drivers
v0x18b5000_0 .net *"_ivl_12", 0 0, L_0x1918c80;  1 drivers
v0x18b53e0_0 .net *"_ivl_14", 0 0, L_0x1918cf0;  1 drivers
v0x18b57c0_0 .net *"_ivl_16", 0 0, L_0x1918e00;  1 drivers
v0x18b5ba0_0 .net *"_ivl_18", 0 0, L_0x1918ec0;  1 drivers
v0x18b5f80_0 .net *"_ivl_2", 0 0, L_0x18b5a90;  1 drivers
v0x18b6200_0 .net *"_ivl_20", 0 0, L_0x1918f90;  1 drivers
v0x1910e50_0 .net *"_ivl_24", 0 0, L_0x1919180;  1 drivers
v0x1910f30_0 .net *"_ivl_26", 0 0, L_0x19191f0;  1 drivers
v0x1911010_0 .net *"_ivl_28", 0 0, L_0x1919110;  1 drivers
v0x19110f0_0 .net *"_ivl_30", 0 0, L_0x1919380;  1 drivers
v0x19111d0_0 .net *"_ivl_32", 0 0, L_0x1919480;  1 drivers
v0x19112b0_0 .net *"_ivl_36", 0 0, L_0x19196f0;  1 drivers
L_0x7f6d0320a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1911370_0 .net *"_ivl_38", 0 0, L_0x7f6d0320a018;  1 drivers
v0x1911450_0 .net *"_ivl_4", 0 0, L_0x18b5e70;  1 drivers
v0x1911530_0 .net *"_ivl_6", 0 0, L_0x18b60f0;  1 drivers
v0x1911610_0 .net *"_ivl_8", 0 0, L_0x18ceb10;  1 drivers
v0x19116f0_0 .net "a", 0 0, v0x19128e0_0;  alias, 1 drivers
v0x19117b0_0 .net "b", 0 0, v0x1912980_0;  alias, 1 drivers
v0x1911870_0 .net "c", 0 0, v0x1912a20_0;  alias, 1 drivers
v0x1911930_0 .net "d", 0 0, v0x1912b60_0;  alias, 1 drivers
v0x19119f0_0 .net "out_pos", 0 0, L_0x1919800;  alias, 1 drivers
v0x1911ab0_0 .net "out_sop", 0 0, L_0x18ed090;  alias, 1 drivers
v0x1911b70_0 .net "pos0", 0 0, L_0x1919000;  1 drivers
v0x1911c30_0 .net "pos1", 0 0, L_0x1919540;  1 drivers
L_0x1919800 .functor MUXZ 1, L_0x7f6d0320a018, L_0x1919000, L_0x19196f0, C4<>;
S_0x1911db0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18c4080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19128e0_0 .var "a", 0 0;
v0x1912980_0 .var "b", 0 0;
v0x1912a20_0 .var "c", 0 0;
v0x1912ac0_0 .net "clk", 0 0, v0x19180f0_0;  1 drivers
v0x1912b60_0 .var "d", 0 0;
v0x1912c50_0 .var/2u "fail", 0 0;
v0x1912cf0_0 .var/2u "fail1", 0 0;
v0x1912d90_0 .net "tb_match", 0 0, L_0x191f9b0;  alias, 1 drivers
v0x1912e30_0 .var "wavedrom_enable", 0 0;
v0x1912ed0_0 .var "wavedrom_title", 511 0;
E_0x18c2860/0 .event negedge, v0x1912ac0_0;
E_0x18c2860/1 .event posedge, v0x1912ac0_0;
E_0x18c2860 .event/or E_0x18c2860/0, E_0x18c2860/1;
S_0x19120e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1911db0;
 .timescale -12 -12;
v0x1912320_0 .var/2s "i", 31 0;
E_0x18c2700 .event posedge, v0x1912ac0_0;
S_0x1912420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1911db0;
 .timescale -12 -12;
v0x1912620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1912700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1911db0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19130b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18c4080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19199b0 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x1919a40 .functor AND 1, L_0x19199b0, v0x1912980_0, C4<1>, C4<1>;
L_0x1919c30 .functor NOT 1, v0x1912a20_0, C4<0>, C4<0>, C4<0>;
L_0x1919db0 .functor AND 1, L_0x1919a40, L_0x1919c30, C4<1>, C4<1>;
L_0x1919ef0 .functor AND 1, L_0x1919db0, v0x1912b60_0, C4<1>, C4<1>;
L_0x191a0c0 .functor AND 1, v0x19128e0_0, v0x1912980_0, C4<1>, C4<1>;
L_0x191a280 .functor AND 1, L_0x191a0c0, v0x1912a20_0, C4<1>, C4<1>;
L_0x191a340 .functor NOT 1, v0x1912b60_0, C4<0>, C4<0>, C4<0>;
L_0x191a400 .functor AND 1, L_0x191a280, L_0x191a340, C4<1>, C4<1>;
L_0x191a510 .functor OR 1, L_0x1919ef0, L_0x191a400, C4<0>, C4<0>;
L_0x191a680 .functor AND 1, v0x19128e0_0, v0x1912980_0, C4<1>, C4<1>;
L_0x191a6f0 .functor AND 1, L_0x191a680, v0x1912a20_0, C4<1>, C4<1>;
L_0x191a7d0 .functor AND 1, L_0x191a6f0, v0x1912b60_0, C4<1>, C4<1>;
L_0x191a890 .functor OR 1, L_0x191a510, L_0x191a7d0, C4<0>, C4<0>;
L_0x191a760 .functor OR 1, v0x19128e0_0, v0x1912980_0, C4<0>, C4<0>;
L_0x191aa70 .functor OR 1, L_0x191a760, v0x1912a20_0, C4<0>, C4<0>;
L_0x191abc0 .functor OR 1, L_0x191aa70, v0x1912b60_0, C4<0>, C4<0>;
L_0x191ac80 .functor OR 1, v0x19128e0_0, v0x1912980_0, C4<0>, C4<0>;
L_0x191ad90 .functor OR 1, L_0x191ac80, v0x1912a20_0, C4<0>, C4<0>;
L_0x191ae50 .functor NOT 1, v0x1912b60_0, C4<0>, C4<0>, C4<0>;
L_0x191af70 .functor OR 1, L_0x191ad90, L_0x191ae50, C4<0>, C4<0>;
L_0x191b080 .functor AND 1, L_0x191abc0, L_0x191af70, C4<1>, C4<1>;
L_0x191b250 .functor OR 1, v0x19128e0_0, v0x1912980_0, C4<0>, C4<0>;
L_0x191b2c0 .functor NOT 1, v0x1912a20_0, C4<0>, C4<0>, C4<0>;
L_0x191b400 .functor OR 1, L_0x191b250, L_0x191b2c0, C4<0>, C4<0>;
L_0x191b510 .functor OR 1, L_0x191b400, v0x1912b60_0, C4<0>, C4<0>;
L_0x191b6b0 .functor AND 1, L_0x191b080, L_0x191b510, C4<1>, C4<1>;
L_0x191b7c0 .functor OR 1, v0x19128e0_0, v0x1912980_0, C4<0>, C4<0>;
L_0x191b920 .functor NOT 1, v0x1912a20_0, C4<0>, C4<0>, C4<0>;
L_0x191b990 .functor OR 1, L_0x191b7c0, L_0x191b920, C4<0>, C4<0>;
L_0x191bba0 .functor NOT 1, v0x1912b60_0, C4<0>, C4<0>, C4<0>;
L_0x191bc10 .functor OR 1, L_0x191b990, L_0x191bba0, C4<0>, C4<0>;
L_0x191be30 .functor AND 1, L_0x191b6b0, L_0x191bc10, C4<1>, C4<1>;
L_0x191bf40 .functor NOT 1, v0x1912980_0, C4<0>, C4<0>, C4<0>;
L_0x191c0d0 .functor OR 1, v0x19128e0_0, L_0x191bf40, C4<0>, C4<0>;
L_0x191c190 .functor NOT 1, v0x1912a20_0, C4<0>, C4<0>, C4<0>;
L_0x191c330 .functor OR 1, L_0x191c0d0, L_0x191c190, C4<0>, C4<0>;
L_0x191c440 .functor OR 1, L_0x191c330, v0x1912b60_0, C4<0>, C4<0>;
L_0x191c200 .functor AND 1, L_0x191be30, L_0x191c440, C4<1>, C4<1>;
L_0x191c640 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x191c800 .functor OR 1, L_0x191c640, v0x1912980_0, C4<0>, C4<0>;
L_0x191c8c0 .functor OR 1, L_0x191c800, v0x1912a20_0, C4<0>, C4<0>;
L_0x191ccf0 .functor NOT 1, v0x1912b60_0, C4<0>, C4<0>, C4<0>;
L_0x191cf70 .functor OR 1, L_0x191c8c0, L_0x191ccf0, C4<0>, C4<0>;
L_0x191d1f0 .functor AND 1, L_0x191c200, L_0x191cf70, C4<1>, C4<1>;
L_0x191d300 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x191d700 .functor OR 1, L_0x191d300, v0x1912980_0, C4<0>, C4<0>;
L_0x191d7c0 .functor NOT 1, v0x1912a20_0, C4<0>, C4<0>, C4<0>;
L_0x191d9c0 .functor OR 1, L_0x191d700, L_0x191d7c0, C4<0>, C4<0>;
L_0x191dad0 .functor OR 1, L_0x191d9c0, v0x1912b60_0, C4<0>, C4<0>;
L_0x191dd30 .functor AND 1, L_0x191d1f0, L_0x191dad0, C4<1>, C4<1>;
L_0x191de40 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x191e060 .functor NOT 1, v0x1912980_0, C4<0>, C4<0>, C4<0>;
L_0x191e0d0 .functor OR 1, L_0x191de40, L_0x191e060, C4<0>, C4<0>;
L_0x191e3a0 .functor OR 1, L_0x191e0d0, v0x1912a20_0, C4<0>, C4<0>;
L_0x191e460 .functor NOT 1, v0x1912b60_0, C4<0>, C4<0>, C4<0>;
L_0x191e6a0 .functor OR 1, L_0x191e3a0, L_0x191e460, C4<0>, C4<0>;
L_0x191e7b0 .functor AND 1, L_0x191dd30, L_0x191e6a0, C4<1>, C4<1>;
L_0x191eaa0 .functor NOT 1, v0x19128e0_0, C4<0>, C4<0>, C4<0>;
L_0x191eb10 .functor NOT 1, v0x1912980_0, C4<0>, C4<0>, C4<0>;
L_0x191ed70 .functor OR 1, L_0x191eaa0, L_0x191eb10, C4<0>, C4<0>;
L_0x191ee80 .functor NOT 1, v0x1912a20_0, C4<0>, C4<0>, C4<0>;
L_0x191f0f0 .functor OR 1, L_0x191ed70, L_0x191ee80, C4<0>, C4<0>;
L_0x191f200 .functor OR 1, L_0x191f0f0, v0x1912b60_0, C4<0>, C4<0>;
L_0x191f4d0 .functor AND 1, L_0x191e7b0, L_0x191f200, C4<1>, C4<1>;
v0x1913270_0 .net *"_ivl_0", 0 0, L_0x19199b0;  1 drivers
v0x1913350_0 .net *"_ivl_10", 0 0, L_0x191a0c0;  1 drivers
v0x1913430_0 .net *"_ivl_100", 0 0, L_0x191dd30;  1 drivers
v0x1913520_0 .net *"_ivl_102", 0 0, L_0x191de40;  1 drivers
v0x1913600_0 .net *"_ivl_104", 0 0, L_0x191e060;  1 drivers
v0x1913730_0 .net *"_ivl_106", 0 0, L_0x191e0d0;  1 drivers
v0x1913810_0 .net *"_ivl_108", 0 0, L_0x191e3a0;  1 drivers
v0x19138f0_0 .net *"_ivl_110", 0 0, L_0x191e460;  1 drivers
v0x19139d0_0 .net *"_ivl_112", 0 0, L_0x191e6a0;  1 drivers
v0x1913b40_0 .net *"_ivl_114", 0 0, L_0x191e7b0;  1 drivers
v0x1913c20_0 .net *"_ivl_116", 0 0, L_0x191eaa0;  1 drivers
v0x1913d00_0 .net *"_ivl_118", 0 0, L_0x191eb10;  1 drivers
v0x1913de0_0 .net *"_ivl_12", 0 0, L_0x191a280;  1 drivers
v0x1913ec0_0 .net *"_ivl_120", 0 0, L_0x191ed70;  1 drivers
v0x1913fa0_0 .net *"_ivl_122", 0 0, L_0x191ee80;  1 drivers
v0x1914080_0 .net *"_ivl_124", 0 0, L_0x191f0f0;  1 drivers
v0x1914160_0 .net *"_ivl_126", 0 0, L_0x191f200;  1 drivers
v0x1914350_0 .net *"_ivl_14", 0 0, L_0x191a340;  1 drivers
v0x1914430_0 .net *"_ivl_16", 0 0, L_0x191a400;  1 drivers
v0x1914510_0 .net *"_ivl_18", 0 0, L_0x191a510;  1 drivers
v0x19145f0_0 .net *"_ivl_2", 0 0, L_0x1919a40;  1 drivers
v0x19146d0_0 .net *"_ivl_20", 0 0, L_0x191a680;  1 drivers
v0x19147b0_0 .net *"_ivl_22", 0 0, L_0x191a6f0;  1 drivers
v0x1914890_0 .net *"_ivl_24", 0 0, L_0x191a7d0;  1 drivers
v0x1914970_0 .net *"_ivl_28", 0 0, L_0x191a760;  1 drivers
v0x1914a50_0 .net *"_ivl_30", 0 0, L_0x191aa70;  1 drivers
v0x1914b30_0 .net *"_ivl_32", 0 0, L_0x191abc0;  1 drivers
v0x1914c10_0 .net *"_ivl_34", 0 0, L_0x191ac80;  1 drivers
v0x1914cf0_0 .net *"_ivl_36", 0 0, L_0x191ad90;  1 drivers
v0x1914dd0_0 .net *"_ivl_38", 0 0, L_0x191ae50;  1 drivers
v0x1914eb0_0 .net *"_ivl_4", 0 0, L_0x1919c30;  1 drivers
v0x1914f90_0 .net *"_ivl_40", 0 0, L_0x191af70;  1 drivers
v0x1915070_0 .net *"_ivl_42", 0 0, L_0x191b080;  1 drivers
v0x1915360_0 .net *"_ivl_44", 0 0, L_0x191b250;  1 drivers
v0x1915440_0 .net *"_ivl_46", 0 0, L_0x191b2c0;  1 drivers
v0x1915520_0 .net *"_ivl_48", 0 0, L_0x191b400;  1 drivers
v0x1915600_0 .net *"_ivl_50", 0 0, L_0x191b510;  1 drivers
v0x19156e0_0 .net *"_ivl_52", 0 0, L_0x191b6b0;  1 drivers
v0x19157c0_0 .net *"_ivl_54", 0 0, L_0x191b7c0;  1 drivers
v0x19158a0_0 .net *"_ivl_56", 0 0, L_0x191b920;  1 drivers
v0x1915980_0 .net *"_ivl_58", 0 0, L_0x191b990;  1 drivers
v0x1915a60_0 .net *"_ivl_6", 0 0, L_0x1919db0;  1 drivers
v0x1915b40_0 .net *"_ivl_60", 0 0, L_0x191bba0;  1 drivers
v0x1915c20_0 .net *"_ivl_62", 0 0, L_0x191bc10;  1 drivers
v0x1915d00_0 .net *"_ivl_64", 0 0, L_0x191be30;  1 drivers
v0x1915de0_0 .net *"_ivl_66", 0 0, L_0x191bf40;  1 drivers
v0x1915ec0_0 .net *"_ivl_68", 0 0, L_0x191c0d0;  1 drivers
v0x1915fa0_0 .net *"_ivl_70", 0 0, L_0x191c190;  1 drivers
v0x1916080_0 .net *"_ivl_72", 0 0, L_0x191c330;  1 drivers
v0x1916160_0 .net *"_ivl_74", 0 0, L_0x191c440;  1 drivers
v0x1916240_0 .net *"_ivl_76", 0 0, L_0x191c200;  1 drivers
v0x1916320_0 .net *"_ivl_78", 0 0, L_0x191c640;  1 drivers
v0x1916400_0 .net *"_ivl_8", 0 0, L_0x1919ef0;  1 drivers
v0x19164e0_0 .net *"_ivl_80", 0 0, L_0x191c800;  1 drivers
v0x19165c0_0 .net *"_ivl_82", 0 0, L_0x191c8c0;  1 drivers
v0x19166a0_0 .net *"_ivl_84", 0 0, L_0x191ccf0;  1 drivers
v0x1916780_0 .net *"_ivl_86", 0 0, L_0x191cf70;  1 drivers
v0x1916860_0 .net *"_ivl_88", 0 0, L_0x191d1f0;  1 drivers
v0x1916940_0 .net *"_ivl_90", 0 0, L_0x191d300;  1 drivers
v0x1916a20_0 .net *"_ivl_92", 0 0, L_0x191d700;  1 drivers
v0x1916b00_0 .net *"_ivl_94", 0 0, L_0x191d7c0;  1 drivers
v0x1916be0_0 .net *"_ivl_96", 0 0, L_0x191d9c0;  1 drivers
v0x1916cc0_0 .net *"_ivl_98", 0 0, L_0x191dad0;  1 drivers
v0x1916da0_0 .net "a", 0 0, v0x19128e0_0;  alias, 1 drivers
v0x1916e40_0 .net "b", 0 0, v0x1912980_0;  alias, 1 drivers
v0x1917340_0 .net "c", 0 0, v0x1912a20_0;  alias, 1 drivers
v0x1917430_0 .net "d", 0 0, v0x1912b60_0;  alias, 1 drivers
v0x1917520_0 .net "out_pos", 0 0, L_0x191f4d0;  alias, 1 drivers
v0x19175e0_0 .net "out_sop", 0 0, L_0x191a890;  alias, 1 drivers
S_0x1917760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18c4080;
 .timescale -12 -12;
E_0x18aa9f0 .event anyedge, v0x1918550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1918550_0;
    %nor/r;
    %assign/vec4 v0x1918550_0, 0;
    %wait E_0x18aa9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1911db0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1912c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1912cf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1911db0;
T_4 ;
    %wait E_0x18c2860;
    %load/vec4 v0x1912d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1912c50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1911db0;
T_5 ;
    %wait E_0x18c2700;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %wait E_0x18c2700;
    %load/vec4 v0x1912c50_0;
    %store/vec4 v0x1912cf0_0, 0, 1;
    %fork t_1, S_0x19120e0;
    %jmp t_0;
    .scope S_0x19120e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1912320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1912320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18c2700;
    %load/vec4 v0x1912320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1912320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1912320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1911db0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18c2860;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1912b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1912980_0, 0;
    %assign/vec4 v0x19128e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1912c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1912cf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18c4080;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19180f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1918550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18c4080;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19180f0_0;
    %inv;
    %store/vec4 v0x19180f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18c4080;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1912ac0_0, v0x19186c0_0, v0x1917f10_0, v0x1917fb0_0, v0x1918050_0, v0x1918190_0, v0x1918410_0, v0x1918370_0, v0x19182d0_0, v0x1918230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18c4080;
T_9 ;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18c4080;
T_10 ;
    %wait E_0x18c2860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19184b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
    %load/vec4 v0x19185f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19184b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1918410_0;
    %load/vec4 v0x1918410_0;
    %load/vec4 v0x1918370_0;
    %xor;
    %load/vec4 v0x1918410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19182d0_0;
    %load/vec4 v0x19182d0_0;
    %load/vec4 v0x1918230_0;
    %xor;
    %load/vec4 v0x19182d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19184b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19184b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response11/top_module.sv";
