From 82882945d5825bb97df2f009f984f6343092e24a Mon Sep 17 00:00:00 2001
From: Zhao Qiang <B45475@freescale.com>
Date: Fri, 21 Mar 2014 14:20:13 +0800
Subject: [PATCH 196/466] T1040RDB/dts: Add UCC hdlc node for QUICC Engine

T1040RDB don't have the UCC uart port, change UCC uart node to
UCC hdlc node.

Signed-off-by: Xie Xiaobo <X.Xie@freescale.com>
Signed-off-by: Zhao Qiang <B45475@freescale.com>
Change-Id: I5608746d9e31f1dd74b5574e6dd4f95963f0f8cb
Reviewed-on: http://git.am.freescale.net:8181/10008
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Jose Rivera <German.Rivera@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/10279
[Original patch taken from QorIQ-SDK-V1.6-SOURCE-20140619-yocto.iso]
Signed-off-by: Bin Jiang <bin.jiang@windriver.com>
---
 arch/powerpc/boot/dts/t1040rdb.dts |   15 +++++++++++----
 1 file changed, 11 insertions(+), 4 deletions(-)

diff --git a/arch/powerpc/boot/dts/t1040rdb.dts b/arch/powerpc/boot/dts/t1040rdb.dts
index 3ad408d..0b0c67a 100644
--- a/arch/powerpc/boot/dts/t1040rdb.dts
+++ b/arch/powerpc/boot/dts/t1040rdb.dts
@@ -362,12 +362,19 @@
 			fsl,siram-entry-id = <0>;
 		};
 
-		serial: ucc@2200 {
-			device_type = "serial";
-			compatible = "ucc_uart";
-			port-number = <1>;
+		ucc@2200 {
+			compatible = "fsl,ucc_hdlc";
 			rx-clock-name = "brg2";
 			tx-clock-name = "brg2";
+			fsl,rx-sync-clock = "none";
+			fsl,tx-sync-clock = "none";
+			fsl,tx-timeslot = <0xfffffffe>;
+			fsl,rx-timeslot = <0xfffffffe>;
+			fsl,tdm-framer-type = "e1";
+			fsl,tdm-mode = "normal";
+			fsl,tdm-id = <1>;
+			fsl,siram-entry-id = <2>;
+			fsl,inter-loopback;
 		};
 	};
 };
-- 
1.7.10.4

