/*
 * stm32f4xx.h
 *
 *  Created on: Aug 20, 2024
 *      Author: ASUS
 */

#ifndef INC_STM32F4XX_H_
#define INC_STM32F4XX_H_


/*
 * base addresses of Flash and SRAM memories
 */

#define FLASH_BASEADDR			0x08000000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			(SRAM1_BASEADDR+112*1024)
#define ROM_BASEADDR			0x1FFF0000U
#define SRAM					SRAM1_BASEADDR

/*
 * AHBx and APBx bus Peripheral base address
 */

#define AHB1PERIPH_BASE			0x40020000U
#define APB1PERIPH_BASE			0x40000000U
#define AHB2PERIPH_BASE			0x50000000U
#define APB2PERIPH_BASE			0x40010000U

#define GPIOA_BASEADDR			(AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR			(AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR			(AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR			(AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR			(AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASEADDR			(AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASEADDR			(AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASEADDR			(AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASEADDR			(AHB1PERIPH_BASE + 0x2000)

#endif /* INC_STM32F4XX_H_ */
