--- REG_EN

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

ENTITY REG_EN IS
	PORT
	(
		i_CLK		: IN STD_LOGIC;
		i_RST		: IN STD_LOGIC;
		i_ENABLE	: IN STD_LOGIC;
		i_D		: IN STD_LOGIC;
		o_Q		: OUT STD_LOGIC;
		
	);
END REG_EN;

architecture behavioral of REG_EN is
	
	
begin
	
	process (i_CLK)
	begin
		if rising_edge (i_CLK) then
			if (i_RST = '0') then
				o_Q <= '1';
			else
				if (i_ENABLE = '0') then
					o_Q <= i_D;
				end if;
			end if;
		end fi;
	end process;
	
end behavioral;