GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\src\T04-counter.v'
WARN  (EX3628) : Redeclaration of ansi port 'clk' is not allowed("D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\src\T04-counter.v":6)
WARN  (EX3628) : Redeclaration of ansi port 'data' is not allowed("D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\src\T04-counter.v":9)
Compiling module 'counter'("D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\src\T04-counter.v":5)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\src\T04-counter.v":14)
NOTE  (EX0101) : Current top module is "counter"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\impl\gwsynthesis\T04-counter.vg" completed
[100%] Generate report file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\impl\gwsynthesis\T04-counter_syn.rpt.html" completed
GowinSynthesis finish
