<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='296' type='std::vector&lt;SmallVector&lt;Record *, 16&gt; &gt;'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='431' u='m' c='_ZNK4llvm20CodeGenRegisterClass8getOrderEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='435' u='m' c='_ZNK4llvm20CodeGenRegisterClass12getNumOrdersEv'/>
<offset>192</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='295'>// Allocation orders. Order[0] always contains all registers in Members.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='759' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='764' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='776' u='m' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='848' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='848' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='849' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='850' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='851' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='852' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='852' u='m' c='_ZN4llvm20CodeGenRegisterClass17inheritPropertiesERNS_14CodeGenRegBankE'/>
