-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_fft_stage10_Pipeline_SKIP_X is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    trunc_ln15 : IN STD_LOGIC_VECTOR (6 downto 0);
    IN_M_real_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    IN_M_real_ce0 : OUT STD_LOGIC;
    IN_M_real_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    IN_M_real_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    IN_M_real_ce1 : OUT STD_LOGIC;
    IN_M_real_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    IN_M_imag_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    IN_M_imag_ce0 : OUT STD_LOGIC;
    IN_M_imag_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    IN_M_imag_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    IN_M_imag_ce1 : OUT STD_LOGIC;
    IN_M_imag_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    OUT_M_real_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    OUT_M_real_ce0 : OUT STD_LOGIC;
    OUT_M_real_we0 : OUT STD_LOGIC;
    OUT_M_real_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    OUT_M_real_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    OUT_M_real_ce1 : OUT STD_LOGIC;
    OUT_M_real_we1 : OUT STD_LOGIC;
    OUT_M_real_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    OUT_M_imag_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    OUT_M_imag_ce0 : OUT STD_LOGIC;
    OUT_M_imag_we0 : OUT STD_LOGIC;
    OUT_M_imag_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    OUT_M_imag_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    OUT_M_imag_ce1 : OUT STD_LOGIC;
    OUT_M_imag_we1 : OUT STD_LOGIC;
    OUT_M_imag_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of fwd_fft_fft_stage10_Pipeline_SKIP_X is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1057_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln19_fu_237_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln19_reg_356_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln20_fu_315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_reg_362_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_r_M_real_reg_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_reg_383 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i_reg_388 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_189_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul3_i_i_reg_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln19_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln19_reg_400_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_M_real_reg_416 : STD_LOGIC_VECTOR (15 downto 0);
    signal t1_M_imag_reg_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_reg_428 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_34_reg_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_3_reg_440 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_3_reg_445 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_real_4_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_r_M_imag_4_reg_455 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal k1_fu_42 : STD_LOGIC_VECTOR (6 downto 0);
    signal k1_22_fu_217_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal j1_fu_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal j1_25_fu_279_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_fu_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_20_fu_287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1057_9_fu_233_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1057_fu_229_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln27_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln30_fu_255_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln23_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln23_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln23_fu_269_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal m1_19_fu_261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln20_fu_310_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    hadd_16ns_16ns_16_5_full_dsp_1_U306 : component fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i_i_reg_388,
        din1 => mul3_i_i_reg_394,
        ce => ap_const_logic_1,
        dout => grp_fu_160_p2);

    hadd_16ns_16ns_16_5_full_dsp_1_U307 : component fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => t1_M_real_reg_416,
        din1 => p_r_reg_428,
        ce => ap_const_logic_1,
        dout => grp_fu_164_p2);

    hadd_16ns_16ns_16_5_full_dsp_1_U308 : component fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => t1_M_imag_reg_422,
        din1 => p_r_M_imag_34_reg_434,
        ce => ap_const_logic_1,
        dout => grp_fu_168_p2);

    hsub_16ns_16ns_16_5_full_dsp_1_U309 : component fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i_i_reg_388,
        din1 => mul3_i_i_reg_394,
        ce => ap_const_logic_1,
        dout => grp_fu_172_p2);

    hsub_16ns_16ns_16_5_full_dsp_1_U310 : component fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => t1_M_real_reg_416,
        din1 => p_r_reg_428,
        ce => ap_const_logic_1,
        dout => grp_fu_176_p2);

    hsub_16ns_16ns_16_5_full_dsp_1_U311 : component fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => t1_M_imag_reg_422,
        din1 => p_r_M_imag_34_reg_434,
        ce => ap_const_logic_1,
        dout => grp_fu_180_p2);

    hmul_16ns_16ns_16_4_max_dsp_1_U312 : component fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_M_real_reg_378,
        din1 => ap_const_lv16_0,
        ce => ap_const_logic_1,
        dout => grp_fu_184_p2);

    hmul_16ns_16ns_16_4_max_dsp_1_U313 : component fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_r_M_imag_reg_383,
        din1 => ap_const_lv16_0,
        ce => ap_const_logic_1,
        dout => grp_fu_189_p2);

    flow_control_loop_pipe_sequential_init_U : component fwd_fft_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j1_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j1_fu_46 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1057_fu_212_p2 = ap_const_lv1_0))) then 
                    j1_fu_46 <= j1_25_fu_279_p3;
                end if;
            end if; 
        end if;
    end process;

    k1_fu_42_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k1_fu_42 <= ap_const_lv7_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1057_fu_212_p2 = ap_const_lv1_0))) then 
                    k1_fu_42 <= k1_22_fu_217_p2;
                end if;
            end if; 
        end if;
    end process;

    m1_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    m1_fu_50 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1057_fu_212_p2 = ap_const_lv1_0))) then 
                    m1_fu_50 <= m1_20_fu_287_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1057_fu_212_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln19_reg_356 <= add_ln19_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln19_reg_356_pp0_iter10_reg <= add_ln19_reg_356_pp0_iter9_reg;
                add_ln19_reg_356_pp0_iter2_reg <= add_ln19_reg_356;
                add_ln19_reg_356_pp0_iter3_reg <= add_ln19_reg_356_pp0_iter2_reg;
                add_ln19_reg_356_pp0_iter4_reg <= add_ln19_reg_356_pp0_iter3_reg;
                add_ln19_reg_356_pp0_iter5_reg <= add_ln19_reg_356_pp0_iter4_reg;
                add_ln19_reg_356_pp0_iter6_reg <= add_ln19_reg_356_pp0_iter5_reg;
                add_ln19_reg_356_pp0_iter7_reg <= add_ln19_reg_356_pp0_iter6_reg;
                add_ln19_reg_356_pp0_iter8_reg <= add_ln19_reg_356_pp0_iter7_reg;
                add_ln19_reg_356_pp0_iter9_reg <= add_ln19_reg_356_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                mul3_i_i_reg_394 <= grp_fu_189_p2;
                mul_i_i_reg_388 <= grp_fu_184_p2;
                p_r_M_imag_34_reg_434 <= grp_fu_160_p2;
                p_r_M_imag_3_reg_445 <= grp_fu_168_p2;
                p_r_M_imag_4_reg_455 <= grp_fu_180_p2;
                p_r_M_real_3_reg_440 <= grp_fu_164_p2;
                p_r_M_real_4_reg_450 <= grp_fu_176_p2;
                p_r_reg_428 <= grp_fu_172_p2;
                    zext_ln19_reg_400(5 downto 0) <= zext_ln19_fu_321_p1(5 downto 0);
                    zext_ln19_reg_400_pp0_iter12_reg(5 downto 0) <= zext_ln19_reg_400(5 downto 0);
                    zext_ln19_reg_400_pp0_iter13_reg(5 downto 0) <= zext_ln19_reg_400_pp0_iter12_reg(5 downto 0);
                    zext_ln19_reg_400_pp0_iter14_reg(5 downto 0) <= zext_ln19_reg_400_pp0_iter13_reg(5 downto 0);
                    zext_ln19_reg_400_pp0_iter15_reg(5 downto 0) <= zext_ln19_reg_400_pp0_iter14_reg(5 downto 0);
                    zext_ln19_reg_400_pp0_iter16_reg(5 downto 0) <= zext_ln19_reg_400_pp0_iter15_reg(5 downto 0);
                    zext_ln19_reg_400_pp0_iter17_reg(5 downto 0) <= zext_ln19_reg_400_pp0_iter16_reg(5 downto 0);
                    zext_ln20_reg_362(5 downto 0) <= zext_ln20_fu_315_p1(5 downto 0);
                    zext_ln20_reg_362_pp0_iter10_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter9_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter11_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter10_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter12_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter11_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter13_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter12_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter14_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter13_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter15_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter14_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter16_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter15_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter17_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter16_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter3_reg(5 downto 0) <= zext_ln20_reg_362(5 downto 0);
                    zext_ln20_reg_362_pp0_iter4_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter3_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter5_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter4_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter6_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter5_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter7_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter6_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter8_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter7_reg(5 downto 0);
                    zext_ln20_reg_362_pp0_iter9_reg(5 downto 0) <= zext_ln20_reg_362_pp0_iter8_reg(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_r_M_imag_reg_383 <= IN_M_imag_q1;
                p_r_M_real_reg_378 <= IN_M_real_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t1_M_imag_reg_422 <= IN_M_imag_q0;
                t1_M_real_reg_416 <= IN_M_real_q0;
            end if;
        end if;
    end process;
    zext_ln20_reg_362(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter9_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter10_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter11_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter12_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter13_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter14_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter15_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter16_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln20_reg_362_pp0_iter17_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400_pp0_iter12_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400_pp0_iter13_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400_pp0_iter14_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400_pp0_iter15_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400_pp0_iter16_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln19_reg_400_pp0_iter17_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    IN_M_imag_address0 <= zext_ln19_fu_321_p1(6 - 1 downto 0);
    IN_M_imag_address1 <= zext_ln20_fu_315_p1(6 - 1 downto 0);

    IN_M_imag_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            IN_M_imag_ce0 <= ap_const_logic_1;
        else 
            IN_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IN_M_imag_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            IN_M_imag_ce1 <= ap_const_logic_1;
        else 
            IN_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    IN_M_real_address0 <= zext_ln19_fu_321_p1(6 - 1 downto 0);
    IN_M_real_address1 <= zext_ln20_fu_315_p1(6 - 1 downto 0);

    IN_M_real_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            IN_M_real_ce0 <= ap_const_logic_1;
        else 
            IN_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IN_M_real_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            IN_M_real_ce1 <= ap_const_logic_1;
        else 
            IN_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    OUT_M_imag_address0 <= zext_ln20_reg_362_pp0_iter17_reg(6 - 1 downto 0);
    OUT_M_imag_address1 <= zext_ln19_reg_400_pp0_iter17_reg(6 - 1 downto 0);

    OUT_M_imag_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_imag_ce0 <= ap_const_logic_1;
        else 
            OUT_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OUT_M_imag_ce1_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_imag_ce1 <= ap_const_logic_1;
        else 
            OUT_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    OUT_M_imag_d0 <= p_r_M_imag_4_reg_455;
    OUT_M_imag_d1 <= p_r_M_imag_3_reg_445;

    OUT_M_imag_we0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_imag_we0 <= ap_const_logic_1;
        else 
            OUT_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OUT_M_imag_we1_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_imag_we1 <= ap_const_logic_1;
        else 
            OUT_M_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;

    OUT_M_real_address0 <= zext_ln20_reg_362_pp0_iter17_reg(6 - 1 downto 0);
    OUT_M_real_address1 <= zext_ln19_reg_400_pp0_iter17_reg(6 - 1 downto 0);

    OUT_M_real_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_real_ce0 <= ap_const_logic_1;
        else 
            OUT_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    OUT_M_real_ce1_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_real_ce1 <= ap_const_logic_1;
        else 
            OUT_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    OUT_M_real_d0 <= p_r_M_real_4_reg_450;
    OUT_M_real_d1 <= p_r_M_real_3_reg_440;

    OUT_M_real_we0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_real_we0 <= ap_const_logic_1;
        else 
            OUT_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OUT_M_real_we1_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            OUT_M_real_we1 <= ap_const_logic_1;
        else 
            OUT_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln19_fu_237_p2 <= std_logic_vector(unsigned(trunc_ln1057_9_fu_233_p1) + unsigned(trunc_ln1057_fu_229_p1));
    add_ln20_fu_310_p2 <= std_logic_vector(unsigned(add_ln19_reg_356) + unsigned(ap_const_lv6_2));
    add_ln30_fu_255_p2 <= std_logic_vector(unsigned(m1_fu_50) + unsigned(ap_const_lv32_4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln1057_fu_212_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1057_fu_212_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter17_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1057_fu_212_p2 <= "1" when (k1_fu_42 = trunc_ln15) else "0";
    icmp_ln23_fu_243_p2 <= "1" when (j1_fu_46 = ap_const_lv32_0) else "0";
    icmp_ln27_fu_249_p2 <= "1" when (j1_fu_46 = ap_const_lv32_1) else "0";
    j1_25_fu_279_p3 <= 
        zext_ln23_fu_269_p1 when (or_ln23_fu_273_p2(0) = '1') else 
        j1_fu_46;
    k1_22_fu_217_p2 <= std_logic_vector(unsigned(k1_fu_42) + unsigned(ap_const_lv7_1));
    m1_19_fu_261_p3 <= 
        add_ln30_fu_255_p2 when (icmp_ln27_fu_249_p2(0) = '1') else 
        m1_fu_50;
    m1_20_fu_287_p3 <= 
        m1_fu_50 when (icmp_ln23_fu_243_p2(0) = '1') else 
        m1_19_fu_261_p3;
    or_ln23_fu_273_p2 <= (icmp_ln27_fu_249_p2 or icmp_ln23_fu_243_p2);
    trunc_ln1057_9_fu_233_p1 <= j1_fu_46(6 - 1 downto 0);
    trunc_ln1057_fu_229_p1 <= m1_fu_50(6 - 1 downto 0);
    zext_ln19_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln19_reg_356_pp0_iter10_reg),64));
    zext_ln20_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_fu_310_p2),64));
    zext_ln23_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln23_fu_243_p2),32));
end behav;
