///Register `IER` reader
pub type R = crate::R<IERrs>;
///Register `IER` writer
pub type W = crate::W<IERrs>;
///Field `FRAME_IE` reader - FRAME_IE
pub type FRAME_IE_R = crate::BitReader;
///Field `FRAME_IE` writer - FRAME_IE
pub type FRAME_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OVR_IE` reader - OVR_IE
pub type OVR_IE_R = crate::BitReader;
///Field `OVR_IE` writer - OVR_IE
pub type OVR_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ERR_IE` reader - ERR_IE
pub type ERR_IE_R = crate::BitReader;
///Field `ERR_IE` writer - ERR_IE
pub type ERR_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VSYNC_IE` reader - VSYNC_IE
pub type VSYNC_IE_R = crate::BitReader;
///Field `VSYNC_IE` writer - VSYNC_IE
pub type VSYNC_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LINE_IE` reader - LINE_IE
pub type LINE_IE_R = crate::BitReader;
///Field `LINE_IE` writer - LINE_IE
pub type LINE_IE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - FRAME_IE
    #[inline(always)]
    pub fn frame_ie(&self) -> FRAME_IE_R {
        FRAME_IE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - OVR_IE
    #[inline(always)]
    pub fn ovr_ie(&self) -> OVR_IE_R {
        OVR_IE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - ERR_IE
    #[inline(always)]
    pub fn err_ie(&self) -> ERR_IE_R {
        ERR_IE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - VSYNC_IE
    #[inline(always)]
    pub fn vsync_ie(&self) -> VSYNC_IE_R {
        VSYNC_IE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - LINE_IE
    #[inline(always)]
    pub fn line_ie(&self) -> LINE_IE_R {
        LINE_IE_R::new(((self.bits >> 4) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER")
            .field("frame_ie", &self.frame_ie())
            .field("ovr_ie", &self.ovr_ie())
            .field("err_ie", &self.err_ie())
            .field("vsync_ie", &self.vsync_ie())
            .field("line_ie", &self.line_ie())
            .finish()
    }
}
impl W {
    ///Bit 0 - FRAME_IE
    #[inline(always)]
    pub fn frame_ie(&mut self) -> FRAME_IE_W<IERrs> {
        FRAME_IE_W::new(self, 0)
    }
    ///Bit 1 - OVR_IE
    #[inline(always)]
    pub fn ovr_ie(&mut self) -> OVR_IE_W<IERrs> {
        OVR_IE_W::new(self, 1)
    }
    ///Bit 2 - ERR_IE
    #[inline(always)]
    pub fn err_ie(&mut self) -> ERR_IE_W<IERrs> {
        ERR_IE_W::new(self, 2)
    }
    ///Bit 3 - VSYNC_IE
    #[inline(always)]
    pub fn vsync_ie(&mut self) -> VSYNC_IE_W<IERrs> {
        VSYNC_IE_W::new(self, 3)
    }
    ///Bit 4 - LINE_IE
    #[inline(always)]
    pub fn line_ie(&mut self) -> LINE_IE_W<IERrs> {
        LINE_IE_W::new(self, 4)
    }
}
/**The DCMI_IER register is used to enable interrupts. When one of the DCMI_IER bits is set, the corresponding interrupt is enabled. This register is accessible in both read and write.

You can [`read`](crate::Reg::read) this register and get [`ier::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP153.html#DCMI:IER)*/
pub struct IERrs;
impl crate::RegisterSpec for IERrs {
    type Ux = u32;
}
///`read()` method returns [`ier::R`](R) reader structure
impl crate::Readable for IERrs {}
///`write(|w| ..)` method takes [`ier::W`](W) writer structure
impl crate::Writable for IERrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER to value 0
impl crate::Resettable for IERrs {}
