{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@211:264@HdlStmProcess", "        s_axis_tdata_masked[j*8 +: 8] = s_axis_tkeep[j] ? s_axis_tdata[j*8 +: 8] : 8'd0;\n    end\nend\n\n// FCS cycle calculation\nalways @* begin\n    casez (s_tkeep_reg)\n        4'bzz01: begin\n            fcs_output_txd_0 = {~crc_next0[23:0], s_tdata_reg[7:0]};\n            fcs_output_txd_1 = {{2{XGMII_IDLE}}, XGMII_TERM, ~crc_next0[31:24]};\n            fcs_output_txc_0 = 4'b0000;\n            fcs_output_txc_1 = 4'b1110;\n            ifg_offset = 8'd3;\n            extra_cycle = 1'b0;\n        end\n        4'bz011: begin\n            fcs_output_txd_0 = {~crc_next1[15:0], s_tdata_reg[15:0]};\n            fcs_output_txd_1 = {XGMII_IDLE, XGMII_TERM, ~crc_next1[31:16]};\n            fcs_output_txc_0 = 4'b0000;\n            fcs_output_txc_1 = 4'b1100;\n            ifg_offset = 8'd2;\n            extra_cycle = 1'b0;\n        end\n        4'b0111: begin\n            fcs_output_txd_0 = {~crc_next2[7:0], s_tdata_reg[23:0]};\n            fcs_output_txd_1 = {XGMII_TERM, ~crc_next2[31:8]};\n            fcs_output_txc_0 = 4'b0000;\n            fcs_output_txc_1 = 4'b1000;\n            ifg_offset = 8'd1;\n            extra_cycle = 1'b0;\n        end\n        4'b1111: begin\n            fcs_output_txd_0 = s_tdata_reg;\n            fcs_output_txd_1 = ~crc_next3;\n            fcs_output_txc_0 = 4'b0000;\n            fcs_output_txc_1 = 4'b0000;\n            ifg_offset = 8'd4;\n            extra_cycle = 1'b1;\n        end\n        default: begin\n            fcs_output_txd_0 = 32'd0;\n            fcs_output_txd_1 = 32'd0;\n            fcs_output_txc_0 = 4'd0;\n            fcs_output_txc_1 = 4'd0;\n            ifg_offset = 8'd0;\n            extra_cycle = 1'b0;\n        end\n    endcase\nend\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    reset_crc = 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[251, "            fcs_output_txd_0 = 32'd0;\n"], [252, "            fcs_output_txd_1 = 32'd0;\n"], [253, "            fcs_output_txc_0 = 4'd0;\n"], [254, "            fcs_output_txc_1 = 4'd0;\n"]], "Add": [[254, "            fcs_output_txd_0 = {4{XGMII_ERROR}};\n"], [254, "            fcs_output_txd_1 = {4{XGMII_ERROR}};\n"], [254, "            fcs_output_txc_0 = 4'b1111;\n"], [254, "            fcs_output_txc_1 = 4'b1111;\n"]]}}