Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Nov  6 20:56:14 2023
| Host              : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.201        0.000                      0               144192        0.009        0.000                      0               144192        3.500        0.000                       0                 26260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.201        0.000                      0               144096        0.009        0.000                      0               144096        3.500        0.000                       0                 26260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.520        0.000                      0                   96        0.224        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[19])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[20])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<20>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[21])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<21>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[22])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<22>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[22])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[23])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[23])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[24])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<24>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[24])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[25])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[25])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 5.540ns (66.989%)  route 2.730ns (33.011%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 RAMB36E2=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 12.853 - 10.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.584ns, distribution 1.649ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.233     3.500    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      1.603     5.103 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.137    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_0_n_30
    RAMB36_X2Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.384 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.418    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_1_n_30
    RAMB36_X2Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.247     5.665 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     5.699    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_2_n_30
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.136     5.835 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3/DOUTADOUT[5]
                         net (fo=1, routed)           0.820     6.655    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3_n_94
    SLICE_X47Y34         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.225     6.880 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/tmp_76_reg_5443_reg_i_76/O
                         net (fo=6, routed)           0.763     7.643    design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1[5]
    SLICE_X35Y26         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.792 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/mux_2_1_16_1_1_U645/tmp_product_i_11/O
                         net (fo=5, routed)           0.578     8.370    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/A[5]
    DSP48E2_X10Y16       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.258     8.628 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     8.628    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X10Y16       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.114     8.742 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     8.742    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X10Y16       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[17])
                                                      0.700     9.442 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     9.442    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_MULTIPLIER.U<17>
    DSP48E2_X10Y16       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.067     9.509 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     9.509    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_M_DATA.U_DATA<17>
    DSP48E2_X10Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.727    10.236 f  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.236    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146    10.382 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.467    10.849    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/C[17]
    DSP48E2_X8Y17        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135    10.984 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    10.984    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_C_DATA.C_DATA<17>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[26])
                                                      0.786    11.770 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000    11.770    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_ALU.ALU_OUT<26>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.637    12.853    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.233    13.086    
                         clock uncertainty           -0.130    12.957    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[26])
                                                      0.014    12.971    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_fu_202_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_2_reg_5045_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.556%)  route 0.124ns (52.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.645ns (routing 1.450ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.907ns (routing 1.584ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.645     2.861    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_clk
    SLICE_X29Y60         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_fu_202_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.973 r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_fu_202_reg[0]/Q
                         net (fo=10, routed)          0.124     3.096    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_fu_202[0]
    SLICE_X29Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_2_reg_5045_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.907     3.174    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_clk
    SLICE_X29Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_2_reg_5045_reg[0]/C
                         clock pessimism             -0.188     2.986    
    SLICE_X29Y59         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.087    design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/r_2_reg_5045_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/tmp_len_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.111ns (47.527%)  route 0.123ns (52.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.827ns (routing 1.450ns, distribution 1.377ns)
  Clock Net Delay (Destination): 3.143ns (routing 1.584ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.827     3.043    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/ap_clk
    SLICE_X20Y140        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/tmp_len_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y140        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.154 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/tmp_len_reg[29]/Q
                         net (fo=2, routed)           0.123     3.277    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[91]
    SLICE_X21Y140        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.143     3.410    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X21Y140        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]/C
                         clock pessimism             -0.244     3.165    
    SLICE_X21Y140        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.267    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[93]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/conv1_weights_read_reg_504_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.927%)  route 0.127ns (53.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.775ns (routing 1.450ns, distribution 1.325ns)
  Clock Net Delay (Destination): 3.092ns (routing 1.584ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.775     2.991    design_1_i/srcnn_0/inst/control_s_axi_U/ap_clk
    SLICE_X20Y102        FDRE                                         r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.103 r  design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights_reg[10]/Q
                         net (fo=3, routed)           0.127     3.230    design_1_i/srcnn_0/inst/conv1_weights[10]
    SLICE_X19Y101        FDRE                                         r  design_1_i/srcnn_0/inst/conv1_weights_read_reg_504_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.092     3.359    design_1_i/srcnn_0/inst/ap_clk
    SLICE_X19Y101        FDRE                                         r  design_1_i/srcnn_0/inst/conv1_weights_read_reg_504_reg[10]/C
                         clock pessimism             -0.240     3.118    
    SLICE_X19Y101        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.220    design_1_i/srcnn_0/inst/conv1_weights_read_reg_504_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.111ns (31.624%)  route 0.240ns (68.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.825ns (routing 1.450ns, distribution 1.375ns)
  Clock Net Delay (Destination): 3.198ns (routing 1.584ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825     3.041    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X7Y114         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.152 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[30]/Q
                         net (fo=4, routed)           0.240     3.392    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_118
    SLICE_X6Y122         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.198     3.465    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X6Y122         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[30]/C
                         clock pessimism             -0.185     3.280    
    SLICE_X6Y122         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.382    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.111ns (46.250%)  route 0.129ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.815ns (routing 1.450ns, distribution 1.365ns)
  Clock Net Delay (Destination): 3.133ns (routing 1.584ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.815     3.031    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y97          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.142 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.129     3.271    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X3Y98          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.133     3.400    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y98          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.240     3.160    
    SLICE_X3Y98          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     3.261    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.667%)  route 0.128ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      2.823ns (routing 1.450ns, distribution 1.373ns)
  Clock Net Delay (Destination): 3.201ns (routing 1.584ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.823     3.039    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X5Y88          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.151 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1083]/Q
                         net (fo=1, routed)           0.128     3.279    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIE0
    SLICE_X5Y85          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.201     3.468    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X5Y85          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/CLK
                         clock pessimism             -0.302     3.166    
    SLICE_X5Y85          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.103     3.269    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.114ns (32.113%)  route 0.241ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.822ns (routing 1.450ns, distribution 1.372ns)
  Clock Net Delay (Destination): 3.198ns (routing 1.584ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.822     3.038    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X10Y119        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     3.152 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[60]/Q
                         net (fo=1, routed)           0.241     3.393    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq_n_35
    SLICE_X6Y120         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.198     3.465    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/ap_clk
    SLICE_X6Y120         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[61]/C
                         clock pessimism             -0.185     3.280    
    SLICE_X6Y120         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.382    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_addr_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/tmp_addr_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.114ns (53.521%)  route 0.099ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.794ns (routing 1.450ns, distribution 1.344ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.584ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.794     3.010    design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/ap_clk
    SLICE_X12Y98         FDRE                                         r  design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/tmp_addr_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     3.124 r  design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/tmp_addr_reg[52]/Q
                         net (fo=2, routed)           0.099     3.223    design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[52]
    SLICE_X11Y98         FDRE                                         r  design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.082     3.349    design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X11Y98         FDRE                                         r  design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[52]/C
                         clock pessimism             -0.240     3.109    
    SLICE_X11Y98         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.212    design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/tmp_len_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.101%)  route 0.126ns (52.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.828ns (routing 1.450ns, distribution 1.378ns)
  Clock Net Delay (Destination): 3.146ns (routing 1.584ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.828     3.044    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/ap_clk
    SLICE_X20Y139        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/tmp_len_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y139        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.156 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/tmp_len_reg[22]/Q
                         net (fo=2, routed)           0.126     3.282    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[84]
    SLICE_X19Y139        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.146     3.413    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X19Y139        FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]/C
                         clock pessimism             -0.244     3.168    
    SLICE_X19Y139        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.270    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[86]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_len_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.112ns (31.498%)  route 0.244ns (68.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.819ns (routing 1.450ns, distribution 1.369ns)
  Clock Net Delay (Destination): 3.195ns (routing 1.584ns, distribution 1.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.819     3.035    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/ap_clk
    SLICE_X9Y119         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_len_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.147 r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/tmp_len_reg[27]/Q
                         net (fo=3, routed)           0.244     3.391    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[95]_0[89]
    SLICE_X9Y121         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.195     3.462    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X9Y121         FDRE                                         r  design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[91]/C
                         clock pessimism             -0.185     3.277    
    SLICE_X9Y121         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.379    design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[91]
  -------------------------------------------------------------------
                         required time                         -3.379    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y36  design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.344ns (30.157%)  route 0.797ns (69.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.519     4.539    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.826    13.042    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.240    13.282    
                         clock uncertainty           -0.130    13.152    
    SLICE_X2Y95          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    13.059    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  8.520    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y95          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.822    13.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.130    13.148    
    SLICE_X3Y95          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y95          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.822    13.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.130    13.148    
    SLICE_X3Y95          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.822    13.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.130    13.148    
    SLICE_X3Y95          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y95          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.822    13.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.130    13.148    
    SLICE_X3Y95          FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.822    13.038    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.130    13.148    
    SLICE_X3Y95          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.055    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825    13.041    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.130    13.151    
    SLICE_X3Y95          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    13.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825    13.041    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.130    13.151    
    SLICE_X3Y95          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    13.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825    13.041    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.130    13.151    
    SLICE_X3Y95          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    13.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.344ns (30.640%)  route 0.779ns (69.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.584ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       3.132     3.399    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.517 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.277     3.794    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y94          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.501     4.521    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y95          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825    13.041    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y95          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.130    13.151    
    SLICE_X3Y95          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    13.058    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  8.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.263%)  route 0.122ns (53.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y79          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y79          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.180     1.886    
    SLICE_X7Y79          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.263%)  route 0.122ns (53.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y79          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y79          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.180     1.886    
    SLICE_X7Y79          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.263%)  route 0.122ns (53.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y79          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y79          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.180     1.886    
    SLICE_X7Y79          FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.018     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.263%)  route 0.122ns (53.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y79          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y79          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.180     1.886    
    SLICE_X7Y79          FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.018     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.263%)  route 0.122ns (53.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X7Y79          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y79          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.180     1.886    
    SLICE_X7Y79          FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.018     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.105ns (46.263%)  route 0.122ns (53.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X7Y79          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y79          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.180     1.886    
    SLICE_X7Y79          FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.018     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.105ns (37.867%)  route 0.172ns (62.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.122     2.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y79          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.149     1.927    
    SLICE_X8Y79          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.909    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.105ns (37.867%)  route 0.172ns (62.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.122     2.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y79          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.149     1.927    
    SLICE_X8Y79          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.909    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.105ns (37.867%)  route 0.172ns (62.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.122     2.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y79          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.149     1.927    
    SLICE_X8Y79          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.909    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.105ns (37.867%)  route 0.172ns (62.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.714     1.865    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.949 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.999    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y79          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.021     2.020 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.122     2.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y79          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.149     1.927    
    SLICE_X8Y79          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.909    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.233    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 0.187ns (7.290%)  route 2.378ns (92.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.770ns (routing 1.450ns, distribution 1.320ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.015     2.015    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y96         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     2.202 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.363     2.565    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y96         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.770     2.986    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y96         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.090ns (8.780%)  route 0.935ns (91.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.840ns (routing 0.971ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.837     0.837    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y96         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.090     0.927 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.098     1.025    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y96         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.840     2.027    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y96         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 0.272ns (6.820%)  route 3.717ns (93.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.916ns (routing 1.584ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.450ns, distribution 1.446ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.916     3.183    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y90         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.301 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=163, routed)         3.305     6.605    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y181         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     6.759 r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.412     7.171    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y181         FDRE                                         r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.112    design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y181         FDRE                                         r  design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 0.267ns (6.783%)  route 3.670ns (93.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.916ns (routing 1.584ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.450ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.916     3.183    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y90         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.301 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=163, routed)         3.305     6.605    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y181         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     6.754 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.365     7.119    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X8Y180         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.882     3.098    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X8Y180         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.969ns  (logic 0.157ns (5.288%)  route 2.812ns (94.712%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.584ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.450ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.163    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y95         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.276 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.044     4.320    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.364 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5741, routed)        1.768     6.132    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y75          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.849     3.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y75          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.969ns  (logic 0.157ns (5.288%)  route 2.812ns (94.712%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.584ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.450ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.163    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y95         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.276 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.044     4.320    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.364 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5741, routed)        1.768     6.132    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y75          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.849     3.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y75          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.157ns (5.304%)  route 2.803ns (94.696%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.584ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.163    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y95         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.276 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.044     4.320    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.364 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5741, routed)        1.759     6.123    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y80          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825     3.041    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 0.157ns (5.304%)  route 2.803ns (94.696%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.584ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.163    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y95         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.276 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.044     4.320    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.364 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5741, routed)        1.759     6.123    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y80          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.825     3.041    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y80          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.953ns  (logic 0.157ns (5.317%)  route 2.796ns (94.683%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.584ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.163    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y95         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.276 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.044     4.320    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.364 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5741, routed)        1.752     6.116    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y94          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.823     3.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.953ns  (logic 0.157ns (5.317%)  route 2.796ns (94.683%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.896ns (routing 1.584ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.896     3.163    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X24Y95         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.276 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.044     4.320    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.364 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=5741, routed)        1.752     6.116    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y94          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.823     3.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.693ns  (logic 0.306ns (11.361%)  route 2.387ns (88.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.916ns (routing 1.584ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.450ns, distribution 1.403ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.916     3.183    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y90         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.301 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=163, routed)         1.910     5.211    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X12Y143        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     5.399 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.477     5.876    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y135        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.853     3.069    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y135        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.853ns  (logic 0.255ns (13.765%)  route 1.598ns (86.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.916ns (routing 1.584ns, distribution 1.332ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.916     3.183    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X25Y90         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.301 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=163, routed)         1.300     4.600    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y79          LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     4.737 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     5.035    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X4Y76          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.831     3.047    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X4Y76          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.448%)  route 0.079ns (48.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.079     2.036    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.448%)  route 0.079ns (48.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.079     2.036    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.084ns (51.448%)  route 0.079ns (48.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.079     2.036    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y73          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.889     2.076    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y73          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.084ns (42.097%)  route 0.116ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.116     2.073    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y75          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.893     2.080    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y75          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.084ns (42.097%)  route 0.116ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.116     2.073    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y75          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.893     2.080    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y75          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.084ns (42.097%)  route 0.116ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.116     2.073    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y75          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.893     2.080    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y75          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.238%)  route 0.097ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.886ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.971ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.743     1.894    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y179        FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.977 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.097     2.074    design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y179         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.909     2.096    design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y179         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.238%)  route 0.097ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.886ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.971ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.743     1.894    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y179        FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.977 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.097     2.074    design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y179         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.909     2.096    design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y179         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.238%)  route 0.097ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.886ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.971ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.743     1.894    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X10Y179        FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.977 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.097     2.074    design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y179         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.909     2.096    design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y179         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.084ns (41.524%)  route 0.118ns (58.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.722     1.873    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.118     2.075    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.878     2.065    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.682ns  (logic 3.450ns (51.633%)  route 3.232ns (48.367%))
  Logic Levels:           14  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.701ns (routing 1.450ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.290     3.122    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/C[6]
    DSP48E2_X10Y34       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.257 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.257    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[9])
                                                      0.786     4.043 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     4.043    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU.ALU_OUT<9>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     4.189 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           0.534     4.722    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2_n_96
    SLICE_X35Y96         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.057     4.779 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_205__0__0/O
                         net (fo=1, routed)           0.059     4.838    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_205__0__0_n_0
    SLICE_X35Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     4.922 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_145__0__0/O
                         net (fo=1, routed)           0.497     5.419    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_145__0__0_n_0
    SLICE_X30Y89         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     5.475 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_78__1/O
                         net (fo=1, routed)           0.015     5.490    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_78__1_n_0
    SLICE_X30Y89         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     5.586 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_15__0/O
                         net (fo=1, routed)           1.096     6.682    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRBWRADDR[9]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.701     2.917    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.648ns  (logic 3.668ns (55.176%)  route 2.980ns (44.824%))
  Logic Levels:           16  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.698ns (routing 1.450ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.386     3.218    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[6]
    DSP48E2_X8Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.353 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.353    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[6])
                                                      0.786     4.139 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     4.285 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[6]
                         net (fo=2, routed)           0.352     4.636    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_99
    SLICE_X30Y87         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.057     4.693 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_240__0/O
                         net (fo=1, routed)           0.097     4.790    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_240__0_n_0
    SLICE_X30Y87         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     4.927 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_222__0/O
                         net (fo=1, routed)           0.198     5.125    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_222__0_n_0
    SLICE_X30Y91         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     5.206 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_185__0/O
                         net (fo=1, routed)           0.015     5.221    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_185__0_n_0
    SLICE_X30Y91         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     5.317 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_132/O
                         net (fo=1, routed)           0.554     5.871    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0[4]
    SLICE_X27Y116        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.058     5.929 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_56__0/O
                         net (fo=1, routed)           0.202     6.131    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_56__0_n_0
    SLICE_X26Y118        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.082     6.213 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_7__2/O
                         net (fo=1, routed)           0.434     6.648    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[6]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.698     2.914    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 3.649ns (54.896%)  route 2.998ns (45.104%))
  Logic Levels:           16  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.698ns (routing 1.450ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.386     3.218    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[6]
    DSP48E2_X8Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.353 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.353    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[10])
                                                      0.786     4.139 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     4.285 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.271     4.556    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_95
    SLICE_X32Y89         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     4.612 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_238__0/O
                         net (fo=1, routed)           0.049     4.661    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_238__0_n_0
    SLICE_X32Y89         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.057     4.718 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_214__0__0/O
                         net (fo=1, routed)           0.207     4.925    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_214__0__0_n_0
    SLICE_X32Y95         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     5.005 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_170/O
                         net (fo=1, routed)           0.029     5.034    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_170_n_0
    SLICE_X32Y95         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     5.140 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_126/O
                         net (fo=1, routed)           0.674     5.814    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0[6]
    SLICE_X26Y117        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.136     5.950 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_46__1/O
                         net (fo=1, routed)           0.151     6.101    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_46__1_n_0
    SLICE_X26Y120        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     6.158 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_3__2/O
                         net (fo=1, routed)           0.489     6.647    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[10]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.698     2.914    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 3.600ns (54.452%)  route 3.011ns (45.548%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.680ns (routing 1.450ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=15, routed)          0.578     2.388    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/C[3]
    DSP48E2_X8Y41        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.135     2.523 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.523    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA.C_DATA<3>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[10])
                                                      0.786     3.309 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.309    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     3.455 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.391     3.845    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2_n_95
    SLICE_X36Y97         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     4.069 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_245/O
                         net (fo=1, routed)           0.104     4.173    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_245_n_0
    SLICE_X36Y97         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     4.254 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_224__0__0/O
                         net (fo=1, routed)           0.053     4.307    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_224__0__0_n_0
    SLICE_X36Y97         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.137     4.444 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_199__0/O
                         net (fo=1, routed)           0.325     4.769    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_199__0_n_0
    SLICE_X32Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     4.826 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_154__0/O
                         net (fo=2, routed)           0.063     4.889    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_154__0_n_0
    SLICE_X32Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     4.973 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_103__1/O
                         net (fo=1, routed)           0.661     5.634    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0[7]
    SLICE_X26Y117        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.692 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_43__0/O
                         net (fo=1, routed)           0.214     5.906    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_43__0_n_0
    SLICE_X26Y120        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.988 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_2__2/O
                         net (fo=1, routed)           0.623     6.611    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ADDRARDADDR[10]
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.680     2.896    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ap_clk
    RAMB36_X0Y29         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.602ns  (logic 3.546ns (53.709%)  route 3.056ns (46.291%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.698ns (routing 1.450ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.386     3.218    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[6]
    DSP48E2_X8Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.353 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.353    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[7])
                                                      0.786     4.139 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     4.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     4.285 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.357     4.641    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_98
    SLICE_X33Y85         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     4.722 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_220__0/O
                         net (fo=1, routed)           0.220     4.942    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_220__0_n_0
    SLICE_X34Y88         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.077 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_179__0__0/O
                         net (fo=1, routed)           0.051     5.128    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_179__0__0_n_0
    SLICE_X34Y88         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.060     5.188 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_130__1/O
                         net (fo=1, routed)           0.586     5.774    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_130__1_n_0
    SLICE_X25Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     5.831 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_54__1/O
                         net (fo=1, routed)           0.162     5.993    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_54__1_n_0
    SLICE_X25Y117        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     6.049 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_6__2/O
                         net (fo=1, routed)           0.553     6.602    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[7]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.698     2.914    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 3.798ns (57.743%)  route 2.779ns (42.257%))
  Logic Levels:           16  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.698ns (routing 1.450ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.386     3.218    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[6]
    DSP48E2_X8Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.353 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.353    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[9])
                                                      0.786     4.139 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     4.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     4.285 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           0.243     4.528    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_96
    SLICE_X31Y92         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.186     4.714 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_239__1/O
                         net (fo=1, routed)           0.051     4.765    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_239__1_n_0
    SLICE_X31Y92         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     4.825 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_217__0/O
                         net (fo=1, routed)           0.178     5.003    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_217__0_n_0
    SLICE_X29Y95         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.149     5.152 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_172/O
                         net (fo=1, routed)           0.029     5.181    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_172_n_0
    SLICE_X29Y95         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     5.287 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_127/O
                         net (fo=1, routed)           0.555     5.842    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0[5]
    SLICE_X26Y118        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.058     5.900 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_49/O
                         net (fo=1, routed)           0.050     5.950    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_49_n_0
    SLICE_X26Y118        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     6.032 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_4__2/O
                         net (fo=1, routed)           0.545     6.577    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[9]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.698     2.914    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.571ns  (logic 3.736ns (56.859%)  route 2.835ns (43.141%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.635ns (routing 1.450ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=15, routed)          0.578     2.388    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/C[3]
    DSP48E2_X8Y41        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.135     2.523 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.523    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA.C_DATA<3>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[10])
                                                      0.786     3.309 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.309    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     3.455 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.391     3.845    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2_n_95
    SLICE_X36Y97         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     4.069 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_245/O
                         net (fo=1, routed)           0.104     4.173    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_245_n_0
    SLICE_X36Y97         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     4.254 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_224__0__0/O
                         net (fo=1, routed)           0.053     4.307    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_224__0__0_n_0
    SLICE_X36Y97         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.137     4.444 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_199__0/O
                         net (fo=1, routed)           0.325     4.769    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_199__0_n_0
    SLICE_X32Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     4.826 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_154__0/O
                         net (fo=2, routed)           0.271     5.098    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_154__0_n_0
    SLICE_X29Y95         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     5.155 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_117/O
                         net (fo=1, routed)           0.542     5.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_3
    SLICE_X26Y117        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.151     5.848 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_46/O
                         net (fo=1, routed)           0.057     5.905    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_46_n_0
    SLICE_X26Y117        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.152     6.057 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_3__0/O
                         net (fo=1, routed)           0.514     6.571    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ADDRARDADDR[10]
    RAMB36_X0Y17         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.635     2.851    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ap_clk
    RAMB36_X0Y17         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.535ns  (logic 3.564ns (54.540%)  route 2.971ns (45.460%))
  Logic Levels:           14  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.701ns (routing 1.450ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.290     3.122    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/C[6]
    DSP48E2_X10Y34       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.257 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.257    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[6])
                                                      0.786     4.043 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     4.043    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     4.189 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_OUTPUT_INST/P[6]
                         net (fo=2, routed)           0.509     4.697    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2_n_99
    SLICE_X32Y93         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.082     4.779 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_208__0__0/O
                         net (fo=1, routed)           0.059     4.838    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_208__0__0_n_0
    SLICE_X32Y93         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     4.922 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_154__0__0/O
                         net (fo=1, routed)           0.407     5.329    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_154__0__0_n_0
    SLICE_X28Y89         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.135     5.464 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_84__0__0/O
                         net (fo=1, routed)           0.029     5.493    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_84__0__0_n_0
    SLICE_X28Y89         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     5.599 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_18__1/O
                         net (fo=1, routed)           0.935     6.535    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRBWRADDR[6]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.701     2.917    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 3.554ns (54.434%)  route 2.975ns (45.566%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.698ns (routing 1.450ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.534     2.344    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X37Y93         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     2.564 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8/O
                         net (fo=1, routed)           0.208     2.772    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_8_n_0
    SLICE_X37Y93         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     2.832 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_1/O
                         net (fo=9, routed)           0.386     3.218    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[6]
    DSP48E2_X8Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[6]_C_DATA[6])
                                                      0.135     3.353 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[6]
                         net (fo=2, routed)           0.000     3.353    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<6>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[6]_ALU_OUT[8])
                                                      0.786     4.139 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.139    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     4.285 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.330     4.615    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_97
    SLICE_X33Y87         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.057     4.672 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_219__0/O
                         net (fo=1, routed)           0.107     4.779    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_219__0_n_0
    SLICE_X33Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     4.916 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_173/O
                         net (fo=1, routed)           0.054     4.970    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_173_n_0
    SLICE_X33Y89         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     5.053 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_128/O
                         net (fo=1, routed)           0.680     5.733    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_128_n_0
    SLICE_X25Y114        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     5.793 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_52__1/O
                         net (fo=1, routed)           0.235     6.028    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_52__1_n_0
    SLICE_X25Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     6.088 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_5__2/O
                         net (fo=1, routed)           0.441     6.529    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[8]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.698     2.914    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 3.623ns (55.536%)  route 2.901ns (44.464%))
  Logic Levels:           15  (DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.698ns (routing 1.450ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y41        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X9Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X9Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X9Y41        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X9Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=18, routed)          0.582     2.392    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16_n_6
    SLICE_X35Y90         LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     2.485 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2_i_7/O
                         net (fo=9, routed)           0.364     2.849    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[0]
    DSP48E2_X8Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     2.984 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     2.984    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<0>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[3])
                                                      0.786     3.770 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     3.770    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     3.916 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.339     4.254    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_102
    SLICE_X30Y86         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.187     4.441 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_242/O
                         net (fo=1, routed)           0.101     4.542    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_242_n_0
    SLICE_X30Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.152     4.694 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_229__0/O
                         net (fo=1, routed)           0.204     4.898    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_229__0_n_0
    SLICE_X30Y93         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     4.979 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_194__1/O
                         net (fo=1, routed)           0.015     4.994    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_194__1_n_0
    SLICE_X30Y93         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.096     5.090 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ram_reg_bram_0_i_136/O
                         net (fo=1, routed)           0.680     5.770    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0[2]
    SLICE_X26Y116        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     5.851 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_62__0/O
                         net (fo=1, routed)           0.154     6.005    design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_62__0_n_0
    SLICE_X26Y119        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.061 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/ram_reg_bram_0_i_10__2/O
                         net (fo=1, routed)           0.462     6.524    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ADDRARDADDR[3]
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       2.698     2.914    design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ap_clk
    RAMB36_X0Y27         RAMB36E2                                     r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_5_reg_13951_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.147ns (56.432%)  route 0.113ns (43.568%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.747ns (routing 0.971ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y37        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.113     0.260    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2_n_98
    SLICE_X34Y93         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_5_reg_13951_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.747     1.934    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X34Y93         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_5_reg_13951_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.147ns (55.060%)  route 0.120ns (44.940%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.971ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y36        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<8>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.120     0.267    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_97
    SLICE_X33Y89         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.742     1.929    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.147ns (52.645%)  route 0.132ns (47.355%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.746ns (routing 0.971ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y36        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.132     0.279    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_98
    SLICE_X30Y87         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.746     1.933    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X30Y87         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[9]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.147ns (51.581%)  route 0.138ns (48.419%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.739ns (routing 0.971ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y36        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[9]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<9>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[9]_ALU_OUT[9])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[9]
                         net (fo=2, routed)           0.138     0.285    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_96
    SLICE_X31Y92         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.739     1.926    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X31Y92         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA_INST/C_DATA[8]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_15_reg_13992_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.147ns (49.960%)  route 0.147ns (50.040%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.971ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y34       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA.C_DATA<8>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[8])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.147     0.294    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2_n_97
    SLICE_X33Y89         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_15_reg_13992_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.742     1.929    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X33Y89         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_15_reg_13992_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_15_reg_13992_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.147ns (48.639%)  route 0.155ns (51.361%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.753ns (routing 0.971ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y34       DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.155     0.302    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2_n_98
    SLICE_X34Y88         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_15_reg_13992_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.753     1.940    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X34Y88         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_15_reg_13992_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.147ns (48.382%)  route 0.157ns (51.618%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.744ns (routing 0.971ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y36        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_C_DATA.C_DATA<10>
    DSP48E2_X8Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[10])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.157     0.304    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2_n_95
    SLICE_X30Y89         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.744     1.931    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X30Y89         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_16_reg_14003_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA_INST/C_DATA[7]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_6_reg_13956_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.147ns (47.773%)  route 0.161ns (52.227%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.740ns (routing 0.971ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA.C_DATA<7>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[7])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU.ALU_OUT<7>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.161     0.308    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2_n_98
    SLICE_X31Y93         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_6_reg_13956_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.740     1.927    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X31Y93         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_6_reg_13956_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_C_DATA_INST/C_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_5_reg_13951_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.147ns (47.345%)  route 0.163ns (52.655%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.753ns (routing 0.971ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y37        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_C_DATA.C_DATA<10>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[10])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.163     0.310    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2_n_95
    SLICE_X36Y96         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_5_reg_13951_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.753     1.940    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_5_reg_13951_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA_INST/C_DATA[10]
                            (internal pin)
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_6_reg_13956_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.147ns (46.576%)  route 0.169ns (53.424%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.753ns (routing 0.971ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y41        DSP_C_DATA                   0.000     0.000 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000     0.000    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_C_DATA.C_DATA<10>
    DSP48E2_X8Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[10])
                                                      0.114     0.114 f  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.114    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.147 r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.169     0.316    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2_n_95
    SLICE_X36Y96         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_6_reg_13956_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=27893, routed)       1.753     1.940    design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_6_reg_13956_reg[10]/C





