

================================================================
== Vitis HLS Report for 'conv1_Pipeline_L2_L3_L4'
================================================================
* Date:           Sun Jan 26 19:55:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.373 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4772|     4772|  47.720 us|  47.720 us|  4768|  4768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3_L4  |     4770|     4770|         5|          1|          1|  4767|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_img, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 0, i2 %c" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 15 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln82 = store i4 4, i4 %i" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 17 'store' 'store_ln82' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln84 = store i8 0, i8 %j" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 18 'store' 'store_ln84' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i13 %indvar_flatten12" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 21 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.82ns)   --->   "%icmp_ln80 = icmp_eq  i13 %indvar_flatten12_load, i13 4767" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 22 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%add_ln80_1 = add i13 %indvar_flatten12_load, i13 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 23 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc21, void %L6.preheader.exitStub" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 24 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln82 = icmp_eq  i11 %indvar_flatten_load, i11 1589" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 27 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln80 = select i1 %icmp_ln82, i4 4, i4 %i_load" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 28 'select' 'select_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%xor_ln80 = xor i1 %icmp_ln82, i1 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 29 'xor' 'xor_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln84 = icmp_eq  i8 %j_load, i8 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 30 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %icmp_ln84, i1 %xor_ln80" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 31 'and' 'and_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln82 = add i4 %select_ln80, i4 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 32 'add' 'add_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty = or i1 %and_ln80, i1 %icmp_ln82" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 33 'or' 'empty' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty, i8 0, i8 %j_load" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 34 'select' 'j_mid2' <Predicate = (!icmp_ln80)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln82 = select i1 %and_ln80, i4 %add_ln82, i4 %select_ln80" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 35 'select' 'select_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i4 %select_ln82" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 36 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (0.99ns) (grouped into DSP with root node add_ln87_1)   --->   "%empty_461 = mul i12 %zext_ln82_1, i12 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 37 'mul' 'empty_461' <Predicate = (!icmp_ln80)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%switch_ln87 = switch i4 %select_ln82, void %arrayidx1772.case.10, i4 4, void %arrayidx1772.case.4, i4 5, void %arrayidx1772.case.5, i4 6, void %arrayidx1772.case.6, i4 7, void %arrayidx1772.case.7, i4 8, void %arrayidx1772.case.8, i4 9, void %arrayidx1772.case.9" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 38 'switch' 'switch_ln87' <Predicate = (!icmp_ln80)> <Delay = 0.79>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%add_ln84 = add i8 %j_mid2, i8 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 39 'add' 'add_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln82_1 = add i11 %indvar_flatten_load, i11 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 40 'add' 'add_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%select_ln82_1 = select i1 %icmp_ln82, i11 1, i11 %add_ln82_1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 41 'select' 'select_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln80 = store i13 %add_ln80_1, i13 %indvar_flatten12" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 42 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln82 = store i11 %select_ln82_1, i11 %indvar_flatten" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 43 'store' 'store_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln82 = store i4 %select_ln82, i4 %i" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 44 'store' 'store_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln84 = store i8 %add_ln84, i8 %j" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 45 'store' 'store_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 46 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.54ns)   --->   "%add_ln80 = add i2 %c_load, i2 1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 47 'add' 'add_ln80' <Predicate = (icmp_ln82)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.17ns)   --->   "%select_ln80_1 = select i1 %icmp_ln82, i2 %add_ln80, i2 %c_load" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 48 'select' 'select_ln80_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i2 %select_ln80_1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 49 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln87_3)   --->   "%mul_ln87 = mul i10 %zext_ln87_1, i10 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 50 'mul' 'mul_ln87' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [2/3] (0.99ns) (grouped into DSP with root node add_ln87_1)   --->   "%empty_461 = mul i12 %zext_ln82_1, i12 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 51 'mul' 'empty_461' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 %select_ln80_1, i2 %c" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:80]   --->   Operation 52 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 53 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 54 [2/3] (0.99ns) (grouped into DSP with root node add_ln87_3)   --->   "%mul_ln87 = mul i10 %zext_ln87_1, i10 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 54 'mul' 'mul_ln87' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i2 %select_ln80_1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 55 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.41ns)   --->   "%mul_ln82 = mul i17 %zext_ln82, i17 51529" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 56 'mul' 'mul_ln82' <Predicate = true> <Delay = 2.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node add_ln87_1)   --->   "%empty_461 = mul i12 %zext_ln82_1, i12 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 57 'mul' 'empty_461' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into DSP with root node add_ln87_1)   --->   "%p_cast8 = zext i12 %empty_461" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:82]   --->   Operation 58 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln87_1 = add i17 %mul_ln82, i17 %p_cast8" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 59 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln87_3)   --->   "%mul_ln87 = mul i10 %zext_ln87_1, i10 227" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 60 'mul' 'mul_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i8 %j_mid2" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 61 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln87_3 = add i10 %mul_ln87, i10 %zext_ln87_2" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 62 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %j_mid2" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:84]   --->   Operation 63 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln87_1 = add i17 %mul_ln82, i17 %p_cast8" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 64 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln87_2 = add i11 %zext_ln84, i11 1140" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 65 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i11 %add_ln87_2" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 66 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.86ns)   --->   "%add_ln87 = add i17 %sext_ln87, i17 %add_ln87_1" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 67 'add' 'add_ln87' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i17 %add_ln87" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 68 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%inp_img_addr = getelementptr i32 %inp_img, i64 0, i64 %zext_ln87" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 69 'getelementptr' 'inp_img_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.23ns)   --->   "%inp_img_load = load i18 %inp_img_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 70 'load' 'inp_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 154587> <RAM>
ST_5 : Operation 99 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_L4_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4767, i64 4767, i64 4767"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln87_3 = add i10 %mul_ln87, i10 %zext_ln87_2" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 73 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i10 %add_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 74 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%line_buffer_3D_addr = getelementptr i32 %line_buffer_3D, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 75 'getelementptr' 'line_buffer_3D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%line_buffer_3D_1_addr = getelementptr i32 %line_buffer_3D_1, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 76 'getelementptr' 'line_buffer_3D_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%line_buffer_3D_2_addr = getelementptr i32 %line_buffer_3D_2, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 77 'getelementptr' 'line_buffer_3D_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%line_buffer_3D_3_addr = getelementptr i32 %line_buffer_3D_3, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 78 'getelementptr' 'line_buffer_3D_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%line_buffer_3D_4_addr = getelementptr i32 %line_buffer_3D_4, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 79 'getelementptr' 'line_buffer_3D_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%line_buffer_3D_5_addr = getelementptr i32 %line_buffer_3D_5, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 80 'getelementptr' 'line_buffer_3D_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%line_buffer_3D_6_addr = getelementptr i32 %line_buffer_3D_6, i64 0, i64 %zext_ln87_3" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 81 'getelementptr' 'line_buffer_3D_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:86]   --->   Operation 82 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_load = load i18 %inp_img_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 83 'load' 'inp_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 154587> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %inp_img_load" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 84 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_5_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 85 'store' 'store_ln87' <Predicate = (select_ln82 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 86 'br' 'br_ln87' <Predicate = (select_ln82 == 9)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_4_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 87 'store' 'store_ln87' <Predicate = (select_ln82 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 88 'br' 'br_ln87' <Predicate = (select_ln82 == 8)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_3_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 89 'store' 'store_ln87' <Predicate = (select_ln82 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 90 'br' 'br_ln87' <Predicate = (select_ln82 == 7)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_2_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 91 'store' 'store_ln87' <Predicate = (select_ln82 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 92 'br' 'br_ln87' <Predicate = (select_ln82 == 6)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_1_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 93 'store' 'store_ln87' <Predicate = (select_ln82 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 94 'br' 'br_ln87' <Predicate = (select_ln82 == 5)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 95 'store' 'store_ln87' <Predicate = (select_ln82 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 96 'br' 'br_ln87' <Predicate = (select_ln82 == 4)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i10 %line_buffer_3D_6_addr" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 97 'store' 'store_ln87' <Predicate = (select_ln82 != 4 & select_ln82 != 5 & select_ln82 != 6 & select_ln82 != 7 & select_ln82 != 8 & select_ln82 != 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1772.exit" [../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:87]   --->   Operation 98 'br' 'br_ln87' <Predicate = (select_ln82 != 4 & select_ln82 != 5 & select_ln82 != 6 & select_ln82 != 7 & select_ln82 != 8 & select_ln82 != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buffer_3D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_3D_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inp_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000]
i                     (alloca           ) [ 0110000]
indvar_flatten        (alloca           ) [ 0110000]
c                     (alloca           ) [ 0111000]
indvar_flatten12      (alloca           ) [ 0110000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln80            (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln82            (store            ) [ 0000000]
store_ln84            (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten_load   (load             ) [ 0000000]
indvar_flatten12_load (load             ) [ 0000000]
icmp_ln80             (icmp             ) [ 0111110]
add_ln80_1            (add              ) [ 0000000]
br_ln80               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
i_load                (load             ) [ 0000000]
icmp_ln82             (icmp             ) [ 0101000]
select_ln80           (select           ) [ 0000000]
xor_ln80              (xor              ) [ 0000000]
icmp_ln84             (icmp             ) [ 0000000]
and_ln80              (and              ) [ 0000000]
add_ln82              (add              ) [ 0000000]
empty                 (or               ) [ 0000000]
j_mid2                (select           ) [ 0101110]
select_ln82           (select           ) [ 0101111]
zext_ln82_1           (zext             ) [ 0101100]
switch_ln87           (switch           ) [ 0000000]
add_ln84              (add              ) [ 0000000]
add_ln82_1            (add              ) [ 0000000]
select_ln82_1         (select           ) [ 0000000]
store_ln80            (store            ) [ 0000000]
store_ln82            (store            ) [ 0000000]
store_ln82            (store            ) [ 0000000]
store_ln84            (store            ) [ 0000000]
c_load                (load             ) [ 0000000]
add_ln80              (add              ) [ 0000000]
select_ln80_1         (select           ) [ 0100100]
zext_ln87_1           (zext             ) [ 0100110]
store_ln80            (store            ) [ 0000000]
br_ln84               (br               ) [ 0000000]
zext_ln82             (zext             ) [ 0000000]
mul_ln82              (mul              ) [ 0100010]
empty_461             (mul              ) [ 0000000]
p_cast8               (zext             ) [ 0100010]
mul_ln87              (mul              ) [ 0100001]
zext_ln87_2           (zext             ) [ 0100001]
zext_ln84             (zext             ) [ 0000000]
add_ln87_1            (add              ) [ 0000000]
add_ln87_2            (add              ) [ 0000000]
sext_ln87             (sext             ) [ 0000000]
add_ln87              (add              ) [ 0000000]
zext_ln87             (zext             ) [ 0000000]
inp_img_addr          (getelementptr    ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
add_ln87_3            (add              ) [ 0000000]
zext_ln87_3           (zext             ) [ 0000000]
line_buffer_3D_addr   (getelementptr    ) [ 0000000]
line_buffer_3D_1_addr (getelementptr    ) [ 0000000]
line_buffer_3D_2_addr (getelementptr    ) [ 0000000]
line_buffer_3D_3_addr (getelementptr    ) [ 0000000]
line_buffer_3D_4_addr (getelementptr    ) [ 0000000]
line_buffer_3D_5_addr (getelementptr    ) [ 0000000]
line_buffer_3D_6_addr (getelementptr    ) [ 0000000]
specpipeline_ln86     (specpipeline     ) [ 0000000]
inp_img_load          (load             ) [ 0000000]
bitcast_ln87          (bitcast          ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
store_ln87            (store            ) [ 0000000]
br_ln87               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_3D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_3D_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_3D_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer_3D_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer_3D_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_3D_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_3D_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3D_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inp_img">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_L3_L4_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten12_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="inp_img_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="17" slack="0"/>
<pin id="110" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_img_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="18" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_img_load/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="line_buffer_3D_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="line_buffer_3D_1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_1_addr/6 "/>
</bind>
</comp>

<comp id="133" class="1004" name="line_buffer_3D_2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_2_addr/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="line_buffer_3D_3_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_3_addr/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="line_buffer_3D_4_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_4_addr/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="line_buffer_3D_5_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_5_addr/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="line_buffer_3D_6_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3D_6_addr/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln87_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln87_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln87_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln87_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln87_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln87_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln87_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln80_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln82_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln84_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvar_flatten12_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="1"/>
<pin id="240" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln80_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="0"/>
<pin id="243" dir="0" index="1" bw="13" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln80_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln82_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln80_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln80_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln84_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="and_ln80_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln82_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_mid2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln82_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln82_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln84_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln82_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln82_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="11" slack="0"/>
<pin id="339" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln80_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="0" index="1" bw="13" slack="1"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln82_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln82_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln84_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="c_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="2"/>
<pin id="365" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln80_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln80_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="0" index="2" bw="2" slack="0"/>
<pin id="376" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln87_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln80_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="2"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln82_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="1"/>
<pin id="390" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="mul_ln82_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="17" slack="0"/>
<pin id="394" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln87_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="3"/>
<pin id="399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln84_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="3"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln87_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_2/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln87_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln87_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="17" slack="0"/>
<pin id="416" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln87_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="17" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln87_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_3/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="bitcast_ln87_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/6 "/>
</bind>
</comp>

<comp id="444" class="1007" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="0"/>
<pin id="447" dir="0" index="2" bw="17" slack="0"/>
<pin id="448" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_461/2 p_cast8/4 add_ln87_1/4 "/>
</bind>
</comp>

<comp id="453" class="1007" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln87/3 add_ln87_3/5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="j_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="469" class="1005" name="i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="476" class="1005" name="indvar_flatten_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="483" class="1005" name="c_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="490" class="1005" name="indvar_flatten12_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="13" slack="0"/>
<pin id="492" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln80_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="3"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="501" class="1005" name="icmp_ln82_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="506" class="1005" name="j_mid2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="3"/>
<pin id="508" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="select_ln82_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="4"/>
<pin id="514" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="516" class="1005" name="zext_ln82_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="1"/>
<pin id="518" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="select_ln80_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="1"/>
<pin id="523" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln87_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="1"/>
<pin id="528" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="mul_ln82_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="17" slack="1"/>
<pin id="533" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

<comp id="536" class="1005" name="zext_ln87_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="1"/>
<pin id="538" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="inp_img_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="1"/>
<pin id="543" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inp_img_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="154" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="147" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="140" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="133" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="126" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="119" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="161" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="238" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="235" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="259" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="253" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="273" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="265" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="259" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="253" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="285" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="291" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="265" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="303" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="235" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="259" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="247" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="335" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="311" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="323" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="363" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="382"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="372" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="436"><net_src comp="113" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="449"><net_src comp="319" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="391" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="458"><net_src comp="379" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="397" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="453" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="465"><net_src comp="86" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="472"><net_src comp="90" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="479"><net_src comp="94" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="486"><net_src comp="98" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="493"><net_src comp="102" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="500"><net_src comp="241" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="259" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="509"><net_src comp="303" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="515"><net_src comp="311" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="319" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="524"><net_src comp="372" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="529"><net_src comp="379" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="534"><net_src comp="391" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="539"><net_src comp="397" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="544"><net_src comp="106" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_3D | {6 }
	Port: line_buffer_3D_1 | {6 }
	Port: line_buffer_3D_2 | {6 }
	Port: line_buffer_3D_3 | {6 }
	Port: line_buffer_3D_4 | {6 }
	Port: line_buffer_3D_5 | {6 }
	Port: line_buffer_3D_6 | {6 }
 - Input state : 
	Port: conv1_Pipeline_L2_L3_L4 : inp_img | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln80 : 1
		store_ln0 : 1
		store_ln82 : 1
		store_ln84 : 1
	State 2
		icmp_ln80 : 1
		add_ln80_1 : 1
		br_ln80 : 2
		icmp_ln82 : 1
		select_ln80 : 2
		xor_ln80 : 2
		icmp_ln84 : 1
		and_ln80 : 2
		add_ln82 : 3
		empty : 2
		j_mid2 : 2
		select_ln82 : 2
		zext_ln82_1 : 3
		empty_461 : 4
		switch_ln87 : 3
		add_ln84 : 3
		add_ln82_1 : 1
		select_ln82_1 : 2
		store_ln80 : 2
		store_ln82 : 3
		store_ln82 : 3
		store_ln84 : 4
	State 3
		add_ln80 : 1
		select_ln80_1 : 2
		zext_ln87_1 : 3
		mul_ln87 : 4
		store_ln80 : 3
	State 4
		mul_ln82 : 1
		p_cast8 : 1
		add_ln87_1 : 2
	State 5
		add_ln87_3 : 1
		add_ln87_2 : 1
		sext_ln87 : 2
		add_ln87 : 3
		zext_ln87 : 4
		inp_img_addr : 5
		inp_img_load : 6
	State 6
		zext_ln87_3 : 1
		line_buffer_3D_addr : 2
		line_buffer_3D_1_addr : 2
		line_buffer_3D_2_addr : 2
		line_buffer_3D_3_addr : 2
		line_buffer_3D_4_addr : 2
		line_buffer_3D_5_addr : 2
		line_buffer_3D_6_addr : 2
		bitcast_ln87 : 1
		store_ln87 : 3
		store_ln87 : 3
		store_ln87 : 3
		store_ln87 : 3
		store_ln87 : 3
		store_ln87 : 3
		store_ln87 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln80_1_fu_247  |    0    |    0    |    20   |
|          |    add_ln82_fu_291   |    0    |    0    |    12   |
|          |    add_ln84_fu_323   |    0    |    0    |    15   |
|    add   |   add_ln82_1_fu_329  |    0    |    0    |    18   |
|          |    add_ln80_fu_366   |    0    |    0    |    9    |
|          |   add_ln87_2_fu_403  |    0    |    0    |    18   |
|          |    add_ln87_fu_413   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln80_fu_241   |    0    |    0    |    20   |
|   icmp   |   icmp_ln82_fu_259   |    0    |    0    |    18   |
|          |   icmp_ln84_fu_279   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln80_fu_265  |    0    |    0    |    4    |
|          |     j_mid2_fu_303    |    0    |    0    |    8    |
|  select  |  select_ln82_fu_311  |    0    |    0    |    4    |
|          | select_ln82_1_fu_335 |    0    |    0    |    10   |
|          | select_ln80_1_fu_372 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln82_fu_391   |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln80_fu_273   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln80_fu_285   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |     empty_fu_297     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_444      |    1    |    0    |    0    |
|          |      grp_fu_453      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln82_1_fu_319  |    0    |    0    |    0    |
|          |  zext_ln87_1_fu_379  |    0    |    0    |    0    |
|          |   zext_ln82_fu_388   |    0    |    0    |    0    |
|   zext   |  zext_ln87_2_fu_397  |    0    |    0    |    0    |
|          |   zext_ln84_fu_400   |    0    |    0    |    0    |
|          |   zext_ln87_fu_418   |    0    |    0    |    0    |
|          |  zext_ln87_3_fu_423  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln87_fu_409   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   208   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        c_reg_483       |    2   |
|        i_reg_469       |    4   |
|    icmp_ln80_reg_497   |    1   |
|    icmp_ln82_reg_501   |    1   |
|indvar_flatten12_reg_490|   13   |
| indvar_flatten_reg_476 |   11   |
|  inp_img_addr_reg_541  |   18   |
|     j_mid2_reg_506     |    8   |
|        j_reg_462       |    8   |
|    mul_ln82_reg_531    |   17   |
|  select_ln80_1_reg_521 |    2   |
|   select_ln82_reg_512  |    4   |
|   zext_ln82_1_reg_516  |   12   |
|   zext_ln87_1_reg_526  |   10   |
|   zext_ln87_2_reg_536  |   10   |
+------------------------+--------+
|          Total         |   121  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|     grp_fu_444    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_453    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_453    |  p1  |   2  |   2  |    4   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   80   ||  1.757  ||    0    ||    41   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   208  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   41   |
|  Register |    -   |    -   |   121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   121  |   249  |
+-----------+--------+--------+--------+--------+
