<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.430</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.430</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.430</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.570</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.570</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.570</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.570</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>56</DSP>
    <FF>3398</FF>
    <LATCH>0</LATCH>
    <LUT>1644</LUT>
    <SRL>354</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>0</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="FIR_Halfband_v1" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="11">Halfband_delay10_V_U Halfband_delay11_V_U Halfband_delay20_V_U Halfband_delay21_V_U grp_FIR_filter_1_fu_411 grp_FIR_filter_1_fu_421 grp_FIR_filter_2_fu_431 grp_FIR_filter_2_fu_440 grp_FIR_filter_fu_448 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
    <Resources DSP="56" FF="3398" LUT="1644" LogicLUT="1290" SRL="354"/>
    <LocalResources FF="364" LUT="2" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/Halfband_delay10_V_U" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W">
    <Resources FF="32" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/Halfband_delay11_V_U" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W">
    <Resources FF="16" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/Halfband_delay20_V_U" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W">
    <Resources FF="16" LUT="38" LogicLUT="22" SRL="16"/>
  </RtlModule>
  <RtlModule CELL="inst/Halfband_delay21_V_U" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W">
    <Resources FF="32" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_411" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_FIR_filter_1">
    <SubModules count="3">am_addmul_16s_16s_15ns_32_4_1_U90 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92</SubModules>
    <Resources DSP="3" FF="80" LUT="80" SRL="80"/>
    <LocalResources FF="80" LUT="80" SRL="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_411/am_addmul_16s_16s_15ns_32_4_1_U90" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_1.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_411/ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_1.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_411/ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_1.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_421" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_FIR_filter_1">
    <SubModules count="3">am_addmul_16s_16s_15ns_32_4_1_U90 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92</SubModules>
    <Resources DSP="3" FF="80" LUT="88" LogicLUT="8" SRL="80"/>
    <LocalResources FF="80" LUT="80" SRL="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_421/am_addmul_16s_16s_15ns_32_4_1_U90" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_1.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_421/ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_1.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_421/ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_1.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1">
    <Resources DSP="1" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_431" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_FIR_filter_2">
    <SubModules count="2">am_addmul_16s_16s_15ns_32_4_1_U100 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101</SubModules>
    <Resources DSP="2" FF="32" LUT="48" SRL="48"/>
    <LocalResources FF="32" LUT="48" SRL="48"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_431/am_addmul_16s_16s_15ns_32_4_1_U100" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_2.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_431/ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_2.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_440" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_FIR_filter_2">
    <SubModules count="2">am_addmul_16s_16s_15ns_32_4_1_U100 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101</SubModules>
    <Resources DSP="2" FF="32" LUT="56" LogicLUT="8" SRL="48"/>
    <LocalResources FF="32" LUT="48" SRL="48"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_440/am_addmul_16s_16s_15ns_32_4_1_U100" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_2.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_440/ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter_2.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1">
    <Resources DSP="1" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_FIR_filter">
    <SubModules count="45">am_addmul_16s_16s_10ns_27_4_1_U15 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10s_27_4_1_U14 am_addmul_16s_16s_10s_27_4_1_U16 am_addmul_16s_16s_11ns_28_4_1_U11 am_addmul_16s_16s_11s_28_4_1_U12 am_addmul_16s_16s_12s_29_4_1_U9 am_addmul_16s_16s_13s_30_4_1_U7 am_addmul_16s_16s_15ns_32_4_1_U5 am_addmul_16s_16s_8ns_25_4_1_U22 am_addmul_16s_16s_9ns_26_4_1_U19 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9s_26_4_1_U23 am_addmul_17s_17s_9ns_27_4_1_U2 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4</SubModules>
    <Resources DSP="46" FF="2640" LUT="1244" LogicLUT="1164" SRL="80"/>
    <LocalResources FF="2640" LUT="847" LogicLUT="767" SRL="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_10ns_27_4_1_U15" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_10ns_28_4_1_U13" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_10s_27_4_1_U14" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_10s_27_4_1_U16" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_11ns_28_4_1_U11" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_11s_28_4_1_U12" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_12s_29_4_1_U9" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_13s_30_4_1_U7" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_15ns_32_4_1_U5" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_8ns_25_4_1_U22" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_9ns_26_4_1_U19" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_9ns_27_4_1_U17" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_16s_16s_9s_26_4_1_U23" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/am_addmul_17s_17s_9ns_27_4_1_U2" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_10s_26s_26_4_1_U18" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1">
    <Resources DSP="1" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_10s_26s_27_4_1_U40" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_10s_27s_27_4_1_U35" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1">
    <Resources DSP="1" LUT="51" LogicLUT="51"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_10s_27s_27_4_1_U37" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1">
    <Resources DSP="1" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1">
    <Resources DSP="1" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_11s_27s_27_4_1_U34" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_11s_29s_29_4_1_U29" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1">
    <Resources DSP="1" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1">
    <Resources DSP="1" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_13s_30s_30_4_1_U6" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1">
    <Resources DSP="1" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1">
    <Resources DSP="1" LUT="73" LogicLUT="73"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14s_32s_32_4_1_U27" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1">
    <Resources DSP="1" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1">
    <Resources DSP="1" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U20" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1">
    <Resources DSP="1" LUT="57" LogicLUT="57"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_9s_19s_25_4_1_U21" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_9s_28s_28_4_1_U32" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_9s_29s_29_4_1_U30" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1">
    <Resources DSP="1" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1">
    <Resources DSP="2" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_448/ama_addmuladd_17s_17s_8s_24s_25_4_1_U4" DEPTH="2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" ORIG_REF_NAME="FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_regslice_both">
    <Resources FF="37" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" FILE_NAME="FIR_Halfband_v1.v" ORIG_REF_NAME="FIR_Halfband_v1_regslice_both">
    <Resources FF="37" LUT="33" LogicLUT="33"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.392" DATAPATH_LOGIC_DELAY="2.409" DATAPATH_NET_DELAY="1.983" ENDPOINT_PIN="bd_0_i/hls_inst/inst/y3_reg[15]/D" LOGIC_LEVELS="16" MAX_FANOUT="3" SLACK="5.570" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_21" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/y3_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.390" DATAPATH_LOGIC_DELAY="2.408" DATAPATH_NET_DELAY="1.982" ENDPOINT_PIN="bd_0_i/hls_inst/inst/y3_reg[13]/D" LOGIC_LEVELS="16" MAX_FANOUT="3" SLACK="5.571" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_21" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/y3_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.371" DATAPATH_LOGIC_DELAY="2.388" DATAPATH_NET_DELAY="1.983" ENDPOINT_PIN="bd_0_i/hls_inst/inst/y3_reg[14]/D" LOGIC_LEVELS="16" MAX_FANOUT="3" SLACK="5.590" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_21" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/y3_reg[14]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.342" DATAPATH_LOGIC_DELAY="2.361" DATAPATH_NET_DELAY="1.981" ENDPOINT_PIN="bd_0_i/hls_inst/inst/y3_reg[12]/D" LOGIC_LEVELS="16" MAX_FANOUT="3" SLACK="5.620" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_21" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_12s_28s_29_4_1_U44/FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__2_i_14" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/y3_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.317" DATAPATH_LOGIC_DELAY="2.338" DATAPATH_NET_DELAY="1.979" ENDPOINT_PIN="bd_0_i/hls_inst/inst/y3_reg[11]/D" LOGIC_LEVELS="16" MAX_FANOUT="3" SLACK="5.644" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_7s_26s_26_4_1_U46/FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2_carry_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__77_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__158_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_7" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1_i_15" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__334_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_19" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43/FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U/FIR_accu32_fu_2899_p2__429_carry__1_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/FIR_accu32_fu_2899_p2__429_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Halfband_v1_FIR_filter.v" LINE_NUMBER="1948"/>
    <CELL NAME="bd_0_i/hls_inst/inst/y3_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W.v" LINE_NUMBER="42"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_Halfband_v1_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/FIR_Halfband_v1_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/FIR_Halfband_v1_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/FIR_Halfband_v1_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_Halfband_v1_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/FIR_Halfband_v1_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_Halfband_v1_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
