INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/dmem/sim/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ASel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BranchComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_core
INFO: [VRFC 10-2458] undeclared symbol MemRW, assumed default net type wire [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v:86]
INFO: [VRFC 10-2458] undeclared symbol pc_reg, assumed default net type wire [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/new/rvtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvtop
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/new/rvtop.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/verilog/FPGA_Project/ceres/ceres.tb/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
