

================================================================
== Vivado HLS Report for 'mire'
================================================================
* Date:           Wed Oct  4 14:07:41 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mire
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     16|       0|    499|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        0|      -|     568|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     568|    671|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_202_p2            |     *    |      4|  0|  20|          32|          32|
    |mul_ln12_fu_268_p2         |     *    |      4|  0|  20|          31|          32|
    |mul_ln29_fu_317_p2         |     *    |      4|  0|  20|          32|          31|
    |mul_ln35_fu_308_p2         |     *    |      4|  0|  20|          32|          31|
    |add_ln12_1_fu_236_p2       |     +    |      0|  0|  38|          31|           1|
    |add_ln12_fu_222_p2         |     +    |      0|  0|  71|          64|           1|
    |add_ln23_fu_170_p2         |     +    |      0|  0|  39|          32|           2|
    |j_fu_259_p2                |     +    |      0|  0|  38|          31|           1|
    |ap_block_state4_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_137           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_167           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_217_p2        |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln15_fu_212_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_1_fu_182_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_188_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln879_fu_176_p2       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_254_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_user_V_fu_286_p2       |   icmp   |      0|  0|  18|          31|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |or_ln18_fu_282_p2          |    or    |      0|  0|  31|          31|          31|
    |or_ln29_fu_351_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_330_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln12_1_fu_242_p3    |  select  |      0|  0|  31|           1|          31|
    |select_ln12_fu_228_p3      |  select  |      0|  0|  31|           1|          31|
    |select_ln29_fu_362_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln35_fu_335_p3      |  select  |      0|  0|   2|           1|           2|
    |video_data_V_fu_298_p3     |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_356_p2         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     16|  0| 499|         497|         382|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_tmp_data_V_phi_fu_160_p6      |  15|          3|    8|         24|
    |ap_phi_mux_val_assign_1_phi_fu_138_p4    |   9|          2|   31|         62|
    |ap_phi_reg_pp0_iter2_tmp_data_V_reg_156  |   9|          2|    8|         16|
    |indvar_flatten_reg_123                   |   9|          2|   64|        128|
    |m_axis_video_TDATA_blk_n                 |   9|          2|    1|          2|
    |val_assign_1_reg_134                     |   9|          2|   31|         62|
    |val_assign_reg_145                       |   9|          2|   31|         62|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         23|  177|        364|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln23_reg_376                         |  32|   0|   32|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_156  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_V_reg_156  |   8|   0|    8|          0|
    |bound_reg_394                            |  64|   0|   64|          0|
    |icmp_ln12_reg_399                        |   1|   0|    1|          0|
    |icmp_ln879_1_reg_385                     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_389                     |   1|   0|    1|          0|
    |icmp_ln879_reg_381                       |   1|   0|    1|          0|
    |indvar_flatten_reg_123                   |  64|   0|   64|          0|
    |mul_ln29_reg_455                         |  63|   0|   63|          0|
    |mul_ln35_reg_450                         |  63|   0|   63|          0|
    |select_ln12_1_reg_416                    |  31|   0|   31|          0|
    |select_ln12_reg_408                      |  31|   0|   31|          0|
    |tmp_last_V_reg_424                       |   1|   0|    1|          0|
    |tmp_reg_434                              |   1|   0|    1|          0|
    |tmp_user_V_reg_440                       |   1|   0|    1|          0|
    |val_assign_1_reg_134                     |  31|   0|   31|          0|
    |val_assign_reg_145                       |  31|   0|   31|          0|
    |icmp_ln12_reg_399                        |  64|  32|    1|          0|
    |tmp_last_V_reg_424                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 568|  64|  442|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |          mire         | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |          mire         | return value |
|ap_start             |  in |    1| ap_ctrl_hs |          mire         | return value |
|ap_done              | out |    1| ap_ctrl_hs |          mire         | return value |
|ap_idle              | out |    1| ap_ctrl_hs |          mire         | return value |
|ap_ready             | out |    1| ap_ctrl_hs |          mire         | return value |
|mode_V               |  in |    2|   ap_none  |         mode_V        |    scalar    |
|m_axis_video_TDATA   | out |    8|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    1|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    1|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|hsize_in             |  in |   32|   ap_none  |        hsize_in       |    scalar    |
|vsize_in             |  in |   32|   ap_none  |        vsize_in       |    scalar    |
+---------------------+-----+-----+------------+-----------------------+--------------+

