\hypertarget{union__hw__port__gpclr}{}\section{\+\_\+hw\+\_\+port\+\_\+gpclr Union Reference}
\label{union__hw__port__gpclr}\index{\+\_\+hw\+\_\+port\+\_\+gpclr@{\+\_\+hw\+\_\+port\+\_\+gpclr}}


H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+G\+P\+C\+LR -\/ Global Pin Control Low Register (W\+O\+RZ)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+port.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields}{\+\_\+hw\+\_\+port\+\_\+gpclr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__port__gpclr_a220a91ff6bb5f048d79369828e0e5e87}{}\label{union__hw__port__gpclr_a220a91ff6bb5f048d79369828e0e5e87}

\item 
struct \hyperlink{struct__hw__port__gpclr_1_1__hw__port__gpclr__bitfields}{\+\_\+hw\+\_\+port\+\_\+gpclr\+::\+\_\+hw\+\_\+port\+\_\+gpclr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__port__gpclr_aca5c381d81178c17182b870235e02a34}{}\label{union__hw__port__gpclr_aca5c381d81178c17182b870235e02a34}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+O\+R\+T\+\_\+\+G\+P\+C\+LR -\/ Global Pin Control Low Register (W\+O\+RZ) 

Reset value\+: 0x00000000U

Only 32-\/bit writes are supported to this register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
