import rv_pkg::*;

module alu (
    input  logic [31:0] src_a,
    input  logic [31:0] src_b,
    input  alu_op_t     alu_sel,
    output logic [31:0] result
);

always_comb begin
        case (alu_sel)
            ALU_ADD:  result = src_a + src_b;
            ALU_SUB:  result = src_a - src_b;
            ALU_AND:  result = src_a & src_b;
            ALU_OR:   result = src_a | src_b;
            ALU_XOR:  result = src_a ^ src_b;
            ALU_SLL:  result = src_a << src_b[4:0];
            ALU_SRL:  result = src_a >> src_b[4:0];
            ALU_SRA:  result = $signed(src_a) >>> src_b[4:0];
            ALU_SLT:  result = ($signed(src_a) < $signed(src_b)) ? 32'd1 : 32'd0;
            ALU_SLTU: result = (src_a < src_b) ? 32'd1 : 32'd0;
            default:  result = 32'b0;
        endcase
    end

endmodule




    