<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2023-11-01 08:54:00 -->
<manual text="AMS in ADE Explorer FAQ" description="Describes the Frequently asked questions for new users of AMS in ADE" href="AMSinADEFAQTOC.html" pdfref="AMSinADEFAQ.pdf" type="FAQ" >
   <topic  href="chap1.html#pgfId-1035250" text="AMS Designer in ADE Explorer FAQ" >
      <topic  href="chap1.html#pgfId-1037409" text="General FAQ on the AMS Designer Interface in ADE Explorer" >
         <topic  href="chap1.html#pgfId-1037421" text="Which AMS netlisters are available in ADE Explorer to netlist my mixed-signal design?" />
         <topic  href="chap1.html#pgfId-1037464" text="Which simulation mode is available in ADE Explorer to simulate the netlist created by the AMS UNL netlister flow?" />
         <topic  href="chap1.html#pgfId-1043793" text="Does AMS Designer support multi-threading capability?" />
         <topic  href="chap1.html#pgfId-1044114" text="How to compile user defined connect modules?" />
      </topic>
      <topic  href="chap1.html#pgfId-1037492" text="General FAQ on the AMS UNL Netlister" >
         <topic  href="chap1.html#pgfId-1037493" text="What is the AMS UNL flow?" />
         <topic  href="chap1.html#pgfId-1037510" text="What is UNL Verilog-AMS netlister?" />
         <topic  href="chap1.html#pgfId-1037541" text="How can I set the AMS UNL netlister in ADE Explorer?" />
         <topic  href="chap1.html#pgfId-1037586" text="What is the name of the netlist file created by the UNL netlister, and where is it located?" />
         <topic  href="chap1.html#pgfId-1037588" text="Does the UNL netlister also create cellview-level netlists?" />
         <topic  href="chap1.html#pgfId-1037625" text="Does the UNL netlister also need the implicit/explicit temporary library or writable design library?" />
         <topic  href="chap1.html#pgfId-1037638" text="Can I save OCEAN scripts for the UNL netlister and run them later?" />
         <topic  href="chap1.html#pgfId-1037653" text="Is there a command-line executable for the UNL netlister?" />
      </topic>
      <topic  href="chap1.html#pgfId-1037675" text="FAQ on xrun" >
         <topic  href="chap1.html#pgfId-1043785" text="What is xrun?" />
         <topic  href="chap1.html#pgfId-1037706" text="What is the advantage of xrun over ncverilog?" />
         <topic  href="chap1.html#pgfId-1037709" text="What is the advantage of single step simulation (xrun) over 3-step simulation (ncvlog, xmelab, xmsim)?" />
         <topic  href="chap1.html#pgfId-1043618" text="I want to pass a pre-compiled lib but xrun is not reading from the project directory, what should I do?" />
      </topic>
      <topic  href="chap1.html#pgfId-1037803" text="FAQ on Migration from SpectreVerilog to AMS Designer" >
         <topic  href="chap1.html#pgfId-1037804" text="I am using SpectreVerilog and want to migrate to AMS Designer. Which netlister should I use?" />
         <topic  href="chap1.html#pgfId-1037806" text="I am using SpectreVerilog and want to migrate to AMS Designer. Will my existing design configuration view work with the UNL netlister?" />
         <topic  href="chap1.html#pgfId-1037808" text="Will the Verilog Library files (-v) and the Verilog Library directories (-y) fields that I use with SpectreVerilog netlister work in the same way with the UNL netlister?" />
      </topic>
      <topic  href="chap1.html#pgfId-1037866" text="FAQ on the AMS UNL Netlisting Flow" >
         <topic  href="chap1.html#pgfId-1038231" text="How does the UNL netlister compile Verilog-A files?" />
         <topic  href="chap1.html#pgfId-1038304" text="Why can&#39;t I use SimVision for debugging Verilog-A files when I use the UNL netlister?" />
      </topic>
      <topic  href="chap1.html#pgfId-1038401" text="UNL Netlister FAQ" >
         <topic  href="chap1.html#pgfId-1038402" text="How can I use Verilog text files?" />
         <topic  href="chap1.html#pgfId-1038406" text="How can I use VHDL text files?" />
         <topic  href="chap1.html#pgfId-1038429" text="Can I use VHDL-AMS text with the UNL netlister?" />
         <topic  href="chap1.html#pgfId-1038432" text="Can the UNL netlister create a VHDL-AMS netlist?" />
         <topic  href="chap1.html#pgfId-1040877" text="How does the UNL netlister pass the HDL text files to xrun?" />
         <topic  href="chap1.html#pgfId-1038435" text="Are the values of -incdir, -v, -y and -f options relative to the current working directory, or relative to netlist directory?" />
         <topic  href="chap1.html#pgfId-1038552" text="Where are the model files searched?" />
         <topic  href="chap1.html#pgfId-1038595" text="I chose the Spectre solver, but I see both Spectre control file (amsControlSpectre.scs) and UltraSim control file (amsControlUltraSim.scs) in the netlist directory. Why?" />
         <topic  href="chap1.html#pgfId-1038618" text="My design has two instances of the same library and cell, one bound to verilog view, and the other to Verilog-A view. Will the UNL netlister netlist and bind the instances correctly?" />
         <topic  href="chap1.html#pgfId-1038695" text="My design has two instances of the same cell, one bound to verilog view, and the other bound to verilogams view. Will UNL netlister netlist the instances correctly?" />
         <topic  href="chap1.html#pgfId-1038769" text="My design has two instances of same cell but they are bound to different views (schematic and verilog). Will the UNL netlister netlist the instances correctly?" />
         <topic  href="chap1.html#pgfId-1038915" text="I see xmelab CUVMUR errors; model name in instance definition is incorrect. What is the solution?" />
         <topic  href="chap1.html#pgfId-1039035" text="Why do I get SFE-23 errors during UNL Netlisting Step?" />
         <topic  href="chap1.html#pgfId-1039214" text="What does the Clean snapshot and pak files check box in the Netlist and Run Options form do? When should I use it?" />
         <topic  href="chap1.html#pgfId-1039256" text="How does the UNL netlister print inherited connections in the netlists?" />
         <topic  href="chap1.html#pgfId-1039296" text="Where can I find basic information on how to use inherited connections with Cadence tools?" />
         <topic  href="chap1.html#pgfId-1039321" text="Can the UNL netlister print inherited connections as pseudo ports, like the Spectre and SpectreVerilog netlisters?" />
         <topic  href="chap1.html#pgfId-1039335" text="Do sideways inhconn netSets work with the UNL netlister?" />
      </topic>
      <topic  href="chap1.html#pgfId-1039349" text="Miscellaneous FAQ on AMS Designer Interface in ADE and ADE Explorer" >
         <topic  href="chap1.html#pgfId-1039380" text="How can I get more information on an error from the simulator?" />
         <topic  href="chap1.html#pgfId-1039414" text="I defined a new value for a variable in the CIW and clicked on the Netlist and Run icon. However, I still see the same incorrect netlist. What is wrong?" />
         <topic  href="chap1.html#pgfId-1039429" text="I do not have xrun in my older IUS release, but I have the ncverilog executable. Can I use ncverilog with the UNL netlister?" />
      </topic>
   </topic>
</manual>
