# Serial_multiplier
This VLSI System Design project focuses on the implementation of a serial multiplier(RTL) architecture that employs a Multiply-Accumulate (MAC) unit followed by a counter for efficient computation.
