{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 12:12:52 2017 " "Info: Processing started: Mon Sep 25 12:12:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Control.sv(430) " "Warning (10229): Verilog HDL Expression warning at Control.sv(430): truncated literal to match 1 bits" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 430 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/jraf/Documents/Mips/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/jraf/Documents/Mips/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/jraf/Documents/Mips/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Alu ALU MIPS.sv(57) " "Info (10281): Verilog HDL Declaration information at MIPS.sv(57): object \"Alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Info: Found entity 1: MIPS" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestModule " "Info: Found entity 1: TestModule" {  } { { "TestModule.sv" "" { Text "C:/Users/jraf/Documents/Mips/TestModule.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "DataPath.sv " "Warning: Can't analyze file -- file DataPath.sv is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "PC.sv " "Warning: Can't analyze file -- file PC.sv is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 3 3 " "Info: Found 3 design units, including 3 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32bits_4x2 " "Info: Found entity 1: Mux32bits_4x2" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Mux5bit_2x1 " "Info: Found entity 2: Mux5bit_2x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Mux32bit_2x1 " "Info: Found entity 3: Mux32bit_2x1" {  } { { "MUX.sv" "" { Text "C:/Users/jraf/Documents/Mips/MUX.sv" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextFunctState MIPS.sv(93) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(93): created implicit net for \"nextFunctState\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Estado MIPS.sv(97) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(97): created implicit net for \"Estado\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BEQ_SHIFTLEFT_shift MIPS.sv(153) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(153): created implicit net for \"BEQ_SHIFTLEFT_shift\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluSrcA MIPS.sv(161) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(161): created implicit net for \"AluSrcA\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluSrcB MIPS.sv(162) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS.sv(162): created implicit net for \"AluSrcB\"" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.sv(130) " "Critical Warning (10846): Verilog HDL Instantiation warning at MIPS.sv(130): instance has no name" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.sv(149) " "Critical Warning (10846): Verilog HDL Instantiation warning at MIPS.sv(149): instance has no name" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestModule.sv(4) " "Critical Warning (10846): Verilog HDL Instantiation warning at TestModule.sv(4): instance has no name" {  } { { "TestModule.sv" "" { Text "C:/Users/jraf/Documents/Mips/TestModule.sv" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Info: Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instr25_0 MIPS.sv(73) " "Warning (10036): Verilog HDL or VHDL warning at MIPS.sv(73): object \"Instr25_0\" assigned a value but never read" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SO_PRA_COMPILAR MIPS.sv(1) " "Warning (10034): Output port \"SO_PRA_COMPILAR\" at MIPS.sv(1) has no driver" {  } { { "MIPS.sv" "" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:comb_66 " "Info: Elaborating entity \"Control\" for hierarchy \"Control:comb_66\"" {  } { { "MIPS.sv" "comb_66" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.sv(196) " "Warning (10270): Verilog HDL Case Statement warning at Control.sv(196): incomplete case statement has no default case item" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCWriteCond Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"PCWriteCond\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCWrite Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"PCWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRWrite Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"IRWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegReset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"RegReset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IorD Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"IorD\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSource Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"PCSource\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BEQ_SHIFTLEFT_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"BEQ_SHIFTLEFT_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BEQ_SHIFTLEFT_funct Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"BEQ_SHIFTLEFT_funct\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BEQ_SHIFTLEFT_N Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"BEQ_SHIFTLEFT_N\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_load Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"A_load\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"A_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_load Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"B_load\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"B_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"PC_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR_load Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"MDR_load\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"MDR_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut_load Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"ALUOut_load\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"ALUOut_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_load Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"IR_load\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_reset Control.sv(196) " "Warning (10240): Verilog HDL Always Construct warning at Control.sv(196): inferring latch(es) for variable \"IR_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Control.sv(196) " "Error (10166): SystemVerilog RTL Coding error at Control.sv(196): always_comb construct does not infer purely combinational logic" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALU_sel Control.sv(28) " "Warning (10034): Output port \"ALU_sel\" at Control.sv(28) has no driver" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_reset Control.sv(196) " "Info (10041): Inferred latch for \"IR_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_load Control.sv(196) " "Info (10041): Inferred latch for \"IR_load\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut_reset Control.sv(196) " "Info (10041): Inferred latch for \"ALUOut_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut_load Control.sv(196) " "Info (10041): Inferred latch for \"ALUOut_load\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_reset Control.sv(196) " "Info (10041): Inferred latch for \"MDR_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_load Control.sv(196) " "Info (10041): Inferred latch for \"MDR_load\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_reset Control.sv(196) " "Info (10041): Inferred latch for \"PC_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reset Control.sv(196) " "Info (10041): Inferred latch for \"B_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_load Control.sv(196) " "Info (10041): Inferred latch for \"B_load\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reset Control.sv(196) " "Info (10041): Inferred latch for \"A_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_load Control.sv(196) " "Info (10041): Inferred latch for \"A_load\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_N\[0\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_N\[0\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_N\[1\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_N\[1\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_N\[2\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_N\[2\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_N\[3\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_N\[3\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_N\[4\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_N\[4\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_funct\[0\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_funct\[0\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_funct\[1\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_funct\[1\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_funct\[2\] Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_funct\[2\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BEQ_SHIFTLEFT_reset Control.sv(196) " "Info (10041): Inferred latch for \"BEQ_SHIFTLEFT_reset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Control.sv(196) " "Info (10041): Inferred latch for \"RegDst\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource\[0\] Control.sv(196) " "Info (10041): Inferred latch for \"PCSource\[0\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSource\[1\] Control.sv(196) " "Info (10041): Inferred latch for \"PCSource\[1\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA Control.sv(196) " "Info (10041): Inferred latch for \"ALUSrcA\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] Control.sv(196) " "Info (10041): Inferred latch for \"ALUSrcB\[0\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] Control.sv(196) " "Info (10041): Inferred latch for \"ALUSrcB\[1\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Control.sv(196) " "Info (10041): Inferred latch for \"MemtoReg\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD Control.sv(196) " "Info (10041): Inferred latch for \"IorD\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Control.sv(196) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Control.sv(196) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegReset Control.sv(196) " "Info (10041): Inferred latch for \"RegReset\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Control.sv(196) " "Info (10041): Inferred latch for \"RegWrite\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRWrite Control.sv(196) " "Info (10041): Inferred latch for \"IRWrite\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr Control.sv(196) " "Info (10041): Inferred latch for \"wr\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCWrite Control.sv(196) " "Info (10041): Inferred latch for \"PCWrite\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCWriteCond Control.sv(196) " "Info (10041): Inferred latch for \"PCWriteCond\" at Control.sv(196)" {  } { { "Control.sv" "" { Text "C:/Users/jraf/Documents/Mips/Control.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Control:comb_66 " "Error: Can't elaborate user hierarchy \"Control:comb_66\"" {  } { { "MIPS.sv" "comb_66" { Text "C:/Users/jraf/Documents/Mips/MIPS.sv" 130 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jraf/Documents/Mips/MIPS.map.smsg " "Info: Generated suppressed messages file C:/Users/jraf/Documents/Mips/MIPS.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 42 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Error: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 25 12:12:54 2017 " "Error: Processing ended: Mon Sep 25 12:12:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 42 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 42 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
