
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109552                       # Number of seconds simulated
sim_ticks                                109551898962                       # Number of ticks simulated
final_tick                               636653961870                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159600                       # Simulator instruction rate (inst/s)
host_op_rate                                   203756                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2017062                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379812                       # Number of bytes of host memory used
host_seconds                                 54312.60                       # Real time elapsed on the host
sim_insts                                  8668290125                       # Number of instructions simulated
sim_ops                                   11066529017                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1804672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3622272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1803136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1883008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3030528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1881344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       826496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1113600                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16003456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5035648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5035648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14099                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        28299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14087                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14711                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        23676                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14698                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6457                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8700                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                125027                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           39341                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                39341                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16473215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33064438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16459194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17188273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27662944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17173084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7544333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10165045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               146081046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             350519                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45965867                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45965867                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45965867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16473215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33064438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16459194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17188273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27662944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17173084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7544333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10165045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192046913                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20703800                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16980432                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2026225                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8532982                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8088521                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2121482                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90331                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197467460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117674777                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20703800                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10210003                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25886179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5759237                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10548107                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12167010                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237602158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.952180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211715979     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803521      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3244836      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782139      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2068340      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127598      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          764549      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2004936      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12090260      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237602158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078807                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195878384                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12167834                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25679214                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195193                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3681527                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3358939                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143663207                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93654                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3681527                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196183578                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4404240                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6900616                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25580583                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851608                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143575072                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          235                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225991                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199514033                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668517410                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668517410                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29222301                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37419                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20802                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2280756                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13711443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7464470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197958                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658782                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143349768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135420392                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189299                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17986034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41678632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237602158                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180544567     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22947162      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12326146      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8538152      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7465739      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3824492      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915826      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594482      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445592      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237602158                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35342     12.07%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        126424     43.17%     55.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131082     44.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113353983     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2118621      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12520955      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410249      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135420392                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515466                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             292848                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002163                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508925085                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161374551                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133176887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135713240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342547                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2427760                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          854                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1263                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       163798                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8293                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1327                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3681527                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3907623                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150040                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143387383                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13711443                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7464470                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20783                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1263                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2312942                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133429622                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758910                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990766                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167324                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18669131                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408414                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507889                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133178879                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133176887                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79166212                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207383577                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506927                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20700613                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037819                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233920631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342804                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183801640     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23244472      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9738122      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5851493      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4052566      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2614667      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1360163      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1091940      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165568      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233920631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165568                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375142896                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290458637                       # The number of ROB writes
system.switch_cpus0.timesIdled                3026819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25112229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627144                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627144                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380642                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380642                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601873217                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184839330                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134057879                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19472410                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17570982                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1021993                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7253570                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6960110                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1075302                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44821                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    206433011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122445725                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19472410                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8035412                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24215978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3214828                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      13934889                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11848387                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1026875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    246751219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222535241     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          865167      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1766430      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          745145      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4025299      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3584744      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          690803      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1453687      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11084703      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    246751219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074120                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466079                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205036225                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     15344432                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24126989                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        76746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2166822                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1709241                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          520                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143588570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2845                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2166822                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205262453                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13520432                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1089790                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23996534                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       715181                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143512531                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        325337                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       252059                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5092                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    168483409                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    675937375                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    675937375                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149445598                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19037758                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16659                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8412                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1744731                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     33865203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17126807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       156161                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       828527                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143235608                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137707118                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76448                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11065010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26526544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    246751219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353374                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197639054     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14803987      6.00%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12090760      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5234711      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6591600      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6334804      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3594281      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       284804      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177218      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    246751219                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         348603     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2691065     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78035      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86391586     62.74%     62.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1202877      0.87%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8244      0.01%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33016962     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17087449     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137707118                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524170                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3117703                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    525359604                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154320898                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136524422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140824821                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       246913                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1311429                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          521                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3576                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       105448                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12160                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2166822                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       13063982                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       207423                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143252398                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     33865203                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17126807                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8415                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        137674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3576                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       593571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       606162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1199733                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136736134                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     32905795                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       970982                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            49991609                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17917559                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17085814                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520474                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136528204                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136524422                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73750860                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145441660                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519669                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507082                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110926803                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130357059                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12911063                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1044381                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    244584397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532974                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197253921     80.65%     80.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17319028      7.08%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8107185      3.31%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8001280      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2189095      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9248731      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       697222      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       507026      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1260909      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    244584397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110926803                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130357059                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              49575119                       # Number of memory references committed
system.switch_cpus1.commit.loads             32553766                       # Number of loads committed
system.switch_cpus1.commit.membars               8296                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17214303                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115918739                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1262631                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1260909                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           386591272                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288703309                       # The number of ROB writes
system.switch_cpus1.timesIdled                4491911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15963168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110926803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130357059                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110926803                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.368358                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.368358                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422233                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422233                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       675967705                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158542673                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      170969865                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16592                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20706809                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16978082                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2026133                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8600682                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8106263                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2126259                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90843                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197668544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117566663                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20706809                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10232522                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25881117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5732600                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10582758                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12176712                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2011861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237806153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.604711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211925036     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2804696      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3240797      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1784279      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2072847      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1142608      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          761781      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2003126      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12070983      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237806153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078819                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.447508                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       196083054                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12198786                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25675345                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       194151                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3654811                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3363690                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18923                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143572386                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        93855                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3654811                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196385992                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4357016                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6983400                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25577831                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       847097                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143483912                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          217                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        225420                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       390413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    199377410                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    668040127                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    668040127                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170490984                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28886426                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37580                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20931                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2265554                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13716577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7472862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       197055                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1661064                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143262074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135513976                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       190134                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17749460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40749350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237806153                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.569851                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260387                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    180689258     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22977475      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12358293      5.20%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8536407      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7457464      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3830296      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       915123      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       596076      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       445761      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237806153                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35550     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125729     43.00%     55.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       131132     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113432796     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2112791      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16603      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12532523      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7419263      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135513976                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515822                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             292411                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    509316650                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    161050450                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133260286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135806387                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       345042                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2419740                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1271                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       163708                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8299                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1378                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3654811                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3854656                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       149740                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143299845                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61930                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13716577                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7472862                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20923                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1271                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1172983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1139221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2312204                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133513750                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11772789                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2000226                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19190238                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18689831                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7417449                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508209                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133262271                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133260286                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79213973                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207469622                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507244                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381810                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100116874                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122831399                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20469765                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2037790                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234151342                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524581                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342905                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    183973803     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23270520      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9748885      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5862537      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4055312      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2618652      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1359334      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1093406      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2168893      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234151342                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100116874                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122831399                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18605991                       # Number of memory references committed
system.switch_cpus2.commit.loads             11296837                       # Number of loads committed
system.switch_cpus2.commit.membars              16706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17579403                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110737305                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2499000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2168893                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           375282937                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290257207                       # The number of ROB writes
system.switch_cpus2.timesIdled                3028084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24908234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100116874                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122831399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100116874                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.624077                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.624077                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.381086                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.381086                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       602267002                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184944435                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133968962                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33456                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19304131                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17232608                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1540543                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12902628                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12595699                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1161933                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46728                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    203989413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109611592                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19304131                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13757632                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24444395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5038594                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4819086                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12343398                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1512304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    236742286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.518885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.758844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       212297891     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3723672      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1884353      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3683734      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1184607      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3412177      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          538750      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          870111      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9146991      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    236742286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073480                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417227                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       202001258                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6854274                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24395707                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19730                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3471316                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1827725                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18076                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122647323                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34135                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3471316                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       202228052                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4284140                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1862723                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24177881                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       718168                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122475374                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         95104                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160552402                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    555111570                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    555111570                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130317509                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30234873                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16457                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8314                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1645135                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22060333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3592973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23451                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       816098                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121840690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114131107                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        74064                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21886089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44833801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    236742286                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482090                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    186703133     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15748018      6.65%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16765257      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9703822      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5013369      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1256657      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1488651      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34590      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28789      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    236742286                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191819     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77635     23.23%     80.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64724     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89521372     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896563      0.79%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8142      0.01%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20142387     17.65%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3562643      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114131107                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434430                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             334178                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002928                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465412742                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143743593                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111235801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114465285                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        88711                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4476199                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        81205                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3471316                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3448493                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        87859                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121857283                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        13661                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22060333                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3592973                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8312                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1832                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1041203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       590946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1632149                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112678572                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19850689                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1452535                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23413163                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17127749                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3562474                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.428901                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111260667                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111235801                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67311172                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146728054                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423410                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458748                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88640249                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99817228                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22044477                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1530879                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    233270970                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427902                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297483                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    196091584     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14617496      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9381708      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2953519      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4898968      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       957613      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606299      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       556236      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3207547      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    233270970                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88640249                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99817228                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21095897                       # Number of memory references committed
system.switch_cpus3.commit.loads             17584129                       # Number of loads committed
system.switch_cpus3.commit.membars               8192                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15313038                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87238057                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1250076                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3207547                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           351924803                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247197474                       # The number of ROB writes
system.switch_cpus3.timesIdled                4544204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25972101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88640249                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99817228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88640249                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.963827                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.963827                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337402                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337402                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523706618                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      144971586                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130212654                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16398                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20315111                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16615336                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1982524                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8396450                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8012078                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2089320                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        87935                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197061041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             115307044                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20315111                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10101398                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24161176                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5766556                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5369269                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12118038                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1996615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230332243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.961051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       206171067     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1311386      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2069903      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3293719      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1362936      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1522490      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1632070      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1059591      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11909081      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230332243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077328                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438906                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195244208                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7200677                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24086288                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        60781                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3740288                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3330115                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          471                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     140791901                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         3039                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3740288                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       195540771                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1844913                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4499661                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23854383                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       852214                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     140707419                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        22932                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        241132                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       320112                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        40606                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    195351571                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    654581349                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    654581349                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    166739957                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28611600                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35671                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19546                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2568212                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13398175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7205161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       217083                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1638621                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         140514605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        132974463                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       164664                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17775101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     39762833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230332243                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577316                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269697                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174261840     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22507720      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12303305      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8390146      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7844970      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2256173      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1758227      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       599308      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       410554      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230332243                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          30943     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         94822     38.55%     51.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       120203     48.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    111397421     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2103993      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16122      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12287605      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7169322      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     132974463                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506156                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             245968                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    496691799                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    158326931                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    130846015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     133220431                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       400077                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2393176                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1484                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       209187                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8312                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3740288                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1198973                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       119127                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    140550514                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        58640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13398175                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7205161                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19530                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         87541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1484                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1158188                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1131822                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2290010                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    131088783                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11556512                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1885678                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18723951                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18448418                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7167439                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.498978                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             130846956                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            130846015                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76504135                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        199878330                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.498054                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382754                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     97942091                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    120052276                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20498521                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32514                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2024332                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226591955                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529817                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383048                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    177859988     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23598875     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9186332      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4952641      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3706046      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2069845      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1277327      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1141765      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2799136      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226591955                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     97942091                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     120052276                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18000967                       # Number of memory references committed
system.switch_cpus4.commit.loads             11004993                       # Number of loads committed
system.switch_cpus4.commit.membars              16222                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17232914                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        108176233                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2438875                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2799136                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           364342966                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          284842123                       # The number of ROB writes
system.switch_cpus4.timesIdled                3182694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               32382144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           97942091                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            120052276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     97942091                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.682344                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.682344                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372808                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372808                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       591141193                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      181380217                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      131326882                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32484                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               262714351                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19343218                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17266264                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1541670                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12914608                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12620138                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1163022                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46873                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    204350078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             109823823                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19343218                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13783160                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24488087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5044887                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4728731                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12363823                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1513396                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    237061451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       212573364     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3732505      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1883539      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3688654      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1187135      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3418832      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          540271      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          873261      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9163890      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    237061451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073628                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418035                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       202358972                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6766978                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24439515                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19534                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3476451                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1833217                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18104                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     122878072                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34184                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3476451                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       202586321                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4217073                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1842146                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24220785                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       718669                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     122705743                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         94926                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       551014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    160846012                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    556134138                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    556134138                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    130556325                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30289591                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16481                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8327                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1647846                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22101904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3598444                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23402                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       817224                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         122070011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        114343463                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        74290                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21927798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44909717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    237061451                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482337                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095289                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    186934218     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15768362      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16797502      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9727059      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5020878      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1257565      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1492265      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34823      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28779      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    237061451                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         192086     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77729     23.23%     80.65% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        64730     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     89689166     78.44%     78.44% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       897819      0.79%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8154      0.01%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20180140     17.65%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3568184      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     114343463                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435239                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             334545                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002926                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    466157212                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144014643                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    111449005                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     114678008                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        90644                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4480135                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        81528                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3476451                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3379944                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        88029                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    122086627                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         9877                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22101904                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3598444                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8324                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40835                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1874                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1041757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       592274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1634031                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    112892195                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19890174                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1451268                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23458182                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17162589                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3568008                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429715                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             111473382                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            111449005                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         67440829                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        146985992                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424221                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458825                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88810235                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    100003690                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22087218                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1531991                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    233585000                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428125                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297905                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    196342155     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14639114      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9399494      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2957145      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4909165      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       958336      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       607350      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       556215      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3216026      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    233585000                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88810235                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     100003690                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21138642                       # Number of memory references committed
system.switch_cpus5.commit.loads             17621745                       # Number of loads committed
system.switch_cpus5.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15342072                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         87399500                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1251911                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3216026                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           352459557                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          247661138                       # The number of ROB writes
system.switch_cpus5.timesIdled                4551252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               25652900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88810235                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            100003690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88810235                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.958154                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.958154                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338049                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338049                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       524705634                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      145243449                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      130467293                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16424                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23541521                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19599603                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2137798                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9017275                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8621594                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2533282                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99471                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    204871887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129132544                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23541521                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11154876                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26921916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5945244                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10213702                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12719706                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2043857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    245795579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       218873663     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1652024      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2088412      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3313545      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1385587      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1787997      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2082511      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          952011      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13659829      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    245795579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089609                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491532                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       203666328                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11534799                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         26794196                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12802                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3787452                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3584358                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          622                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     157837795                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3092                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3787452                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       203872280                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         657887                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles     10300806                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26601226                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       575921                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     156868986                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         83219                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       401622                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    219107159                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    729501959                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    729501959                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    183480494                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        35626658                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        38046                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19851                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2023219                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14677896                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7684383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        86502                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1739322                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         153176346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        38186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        147005149                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       145680                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18489096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     37560914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1483                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    245795579                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.598079                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319968                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    183500395     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     28413785     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11622191      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6506836      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8818753      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2713303      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2670332      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1436917      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       113067      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    245795579                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu        1012527     79.08%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        136810     10.69%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       131032     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    123845426     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2010262      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18195      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13470012      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7661254      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     147005149                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559563                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1280369                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    541231926                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    171704321                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    143186426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     148285518                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       109176                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2752537                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       106482                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3787452                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         500355                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        63179                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    153214541                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       118661                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14677896                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7684383                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19851                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         55225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1266599                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1199803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2466402                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    144450005                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13252759                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2555144                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20913289                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20431612                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7660530                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549837                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             143186914                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            143186426                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         85789064                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        230430365                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545027                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372299                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    106745103                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    131534913                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21680234                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2156043                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    242008127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543514                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363539                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    186336929     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     28213868     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10241189      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5105949      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4668432      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1961421      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1939413      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       923899      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2617027      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    242008127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    106745103                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     131534913                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              19503258                       # Number of memory references committed
system.switch_cpus6.commit.loads             11925357                       # Number of loads committed
system.switch_cpus6.commit.membars              18310                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19065947                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118423984                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2716177                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2617027                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           392605506                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          310217777                       # The number of ROB writes
system.switch_cpus6.timesIdled                3103723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16918808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          106745103                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            131534913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    106745103                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461138                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461138                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406316                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406316                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       649972859                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      200076895                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      145994567                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36672                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus7.numCycles               262714387                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21335345                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17457810                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2086833                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8874897                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8401893                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2205613                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        95328                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    205571881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             119287377                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21335345                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10607506                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24909072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5684746                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5534368                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12575831                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2087936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    239586116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.952714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       214677044     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1165909      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1849126      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2499130      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2570504      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2174965      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1211518      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1804721      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11633199      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    239586116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081211                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454057                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       203459953                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7664521                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24863046                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28175                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3570419                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3510891                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     146371947                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1964                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3570419                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       204019886                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1498105                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4875186                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24337916                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1284602                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     146315863                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        188728                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       552554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    204186404                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    680662822                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    680662822                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    177181668                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27004736                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36562                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19143                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3816723                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13697757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7422838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        87677                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1748833                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         146134706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        138849817                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19125                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16029783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38296292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1561                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    239586116                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579540                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270769                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    180826591     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24162349     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12245098      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9236434      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7249623      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2926348      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1848966      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       961714      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       128993      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    239586116                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25612     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         84518     36.56%     47.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       121018     52.36%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    116780102     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2071335      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17415      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12581556      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7399409      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     138849817                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528520                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             231148                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    517536023                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    162201742                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    136765590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     139080965                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       282561                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2187321                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       100288                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3570419                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1188278                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       125698                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    146171542                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        56238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13697757                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7422838                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19147                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        106094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1214511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1170750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2385261                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    136932447                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11842298                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1917370                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19241421                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19464511                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7399123                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521222                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             136765813                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            136765590                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         78512501                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        211525422                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520587                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371173                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    103285412                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    127091550                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19079998                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35130                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2113191                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    236015697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538488                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387091                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    183885122     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25832272     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9763900      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4655090      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3920608      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2252686      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1968852      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       890102      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2847065      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    236015697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    103285412                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     127091550                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18832986                       # Number of memory references committed
system.switch_cpus7.commit.loads             11510436                       # Number of loads committed
system.switch_cpus7.commit.membars              17525                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18326813                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        114507974                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2617099                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2847065                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           379339465                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          295913575                       # The number of ROB writes
system.switch_cpus7.timesIdled                3116005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23128271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          103285412                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            127091550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    103285412                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.543577                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.543577                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393147                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393147                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       616316520                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      190518573                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      135701866                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35100                       # number of misc regfile writes
system.l20.replacements                         14139                       # number of replacements
system.l20.tagsinuse                      4095.473052                       # Cycle average of tags in use
system.l20.total_refs                          406318                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18235                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.282314                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.141171                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.902816                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2798.244677                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.184388                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020298                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001929                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.683165                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294479                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        42021                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42022                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23767                       # number of Writeback hits
system.l20.Writeback_hits::total                23767                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42177                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42178                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42177                       # number of overall hits
system.l20.overall_hits::total                  42178                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14095                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14132                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14099                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14136                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14099                       # number of overall misses
system.l20.overall_misses::total                14136                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29849370                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7084477295                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7114326665                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2280508                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2280508                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29849370                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7086757803                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7116607173                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29849370                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7086757803                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7116607173                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56116                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56154                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23767                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23767                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          160                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56276                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56314                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56276                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56314                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251176                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251665                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.025000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.025000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250533                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251021                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250533                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251021                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 806739.729730                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 502623.433487                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 503419.662114                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       570127                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       570127                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 806739.729730                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 502642.584793                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 503438.537988                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 806739.729730                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 502642.584793                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 503438.537988                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8536                       # number of writebacks
system.l20.writebacks::total                     8536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14095                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14132                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14099                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14136                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14099                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14136                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27191735                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6071912874                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6099104609                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1992385                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1992385                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27191735                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6073905259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6101096994                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27191735                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6073905259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6101096994                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251176                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251665                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.025000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250533                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251021                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250533                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251021                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 734911.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 430784.879319                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 431581.135650                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 498096.250000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 498096.250000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 734911.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 430803.976098                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 431599.957131                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 734911.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 430803.976098                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 431599.957131                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         28342                       # number of replacements
system.l21.tagsinuse                      4095.909593                       # Cycle average of tags in use
system.l21.total_refs                          391578                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32438                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.071583                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.098591                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.508334                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3349.055403                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           732.247265                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002465                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001101                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817640                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.178771                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        51923                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51924                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21214                       # number of Writeback hits
system.l21.Writeback_hits::total                21214                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           79                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        52002                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52003                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        52002                       # number of overall hits
system.l21.overall_hits::total                  52003                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        28299                       # number of ReadReq misses
system.l21.ReadReq_misses::total                28342                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        28299                       # number of demand (read+write) misses
system.l21.demand_misses::total                 28342                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        28299                       # number of overall misses
system.l21.overall_misses::total                28342                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37415160                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  15230565913                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    15267981073                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37415160                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  15230565913                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     15267981073                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37415160                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  15230565913                       # number of overall miss cycles
system.l21.overall_miss_latency::total    15267981073                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        80222                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              80266                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21214                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21214                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           79                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        80301                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               80345                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        80301                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              80345                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.352759                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353101                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.352412                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.352754                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.352412                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.352754                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       870120                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 538201.558818                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 538705.139828                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       870120                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 538201.558818                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 538705.139828                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       870120                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 538201.558818                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 538705.139828                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5184                       # number of writebacks
system.l21.writebacks::total                     5184                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        28299                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           28342                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        28299                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            28342                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        28299                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           28342                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34312839                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  13196433584                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  13230746423                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34312839                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  13196433584                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  13230746423                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34312839                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  13196433584                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  13230746423                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.352759                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353101                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.352412                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.352754                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.352412                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.352754                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       797973                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 466321.551433                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 466824.727366                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       797973                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 466321.551433                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 466824.727366                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       797973                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 466321.551433                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 466824.727366                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14124                       # number of replacements
system.l22.tagsinuse                      4095.478137                       # Cycle average of tags in use
system.l22.total_refs                          406316                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18220                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.300549                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           82.885487                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.588289                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2808.953733                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1196.050627                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020236                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001853                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.685780                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.292005                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        41997                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  41998                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23787                       # number of Writeback hits
system.l22.Writeback_hits::total                23787                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          156                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        42153                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42154                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        42153                       # number of overall hits
system.l22.overall_hits::total                  42154                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14084                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14119                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14087                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14122                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14087                       # number of overall misses
system.l22.overall_misses::total                14122                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     24161815                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6979920895                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7004082710                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1563595                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1563595                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     24161815                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6981484490                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7005646305                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     24161815                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6981484490                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7005646305                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        56081                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              56117                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23787                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23787                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          159                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        56240                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               56276                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        56240                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              56276                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.251137                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.251599                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.018868                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.250480                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.250942                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.250480                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.250942                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 690337.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 495592.224865                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 496074.984772                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 521198.333333                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 521198.333333                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 690337.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 495597.678001                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 496080.321838                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 690337.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 495597.678001                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 496080.321838                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                8510                       # number of writebacks
system.l22.writebacks::total                     8510                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14084                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14119                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14087                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14122                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14087                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14122                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21648815                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5968341199                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5989990014                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1348195                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1348195                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21648815                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5969689394                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5991338209                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21648815                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5969689394                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5991338209                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251137                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.251599                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.250480                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.250942                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.250480                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.250942                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 618537.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 423767.480758                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 424250.302004                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 449398.333333                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 449398.333333                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 618537.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 423772.939164                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 424255.644314                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 618537.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 423772.939164                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 424255.644314                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14746                       # number of replacements
system.l23.tagsinuse                      4095.813812                       # Cycle average of tags in use
system.l23.total_refs                          223171                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18842                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.844337                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.089775                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.217800                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2936.392752                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1099.113485                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012961                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001762                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.716893                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.268338                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40471                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40472                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7078                       # number of Writeback hits
system.l23.Writeback_hits::total                 7078                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           71                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   71                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40542                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40543                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40542                       # number of overall hits
system.l23.overall_hits::total                  40543                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14711                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14746                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14711                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14746                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14711                       # number of overall misses
system.l23.overall_misses::total                14746                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     21270580                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6611753640                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6633024220                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     21270580                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6611753640                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6633024220                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     21270580                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6611753640                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6633024220                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        55182                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              55218                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7078                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7078                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           71                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        55253                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               55289                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        55253                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              55289                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.266591                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.267051                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266248                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.266708                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266248                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.266708                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 607730.857143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 449442.841411                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 449818.541977                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 607730.857143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 449442.841411                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 449818.541977                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 607730.857143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 449442.841411                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 449818.541977                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2209                       # number of writebacks
system.l23.writebacks::total                     2209                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14711                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14746                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14711                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14746                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14711                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14746                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18754915                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5554687989                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5573442904                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18754915                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5554687989                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5573442904                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18754915                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5554687989                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5573442904                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266591                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.267051                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266248                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.266708                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266248                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.266708                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 535854.714286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 377587.382843                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 377963.034314                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 535854.714286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 377587.382843                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 377963.034314                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 535854.714286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 377587.382843                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 377963.034314                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         23718                       # number of replacements
system.l24.tagsinuse                      4095.575992                       # Cycle average of tags in use
system.l24.total_refs                          380512                       # Total number of references to valid blocks.
system.l24.sampled_refs                         27814                       # Sample count of references to valid blocks.
system.l24.avg_refs                         13.680593                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.294026                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.173810                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2639.778869                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1407.329287                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002728                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.644477                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.343586                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        47589                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  47590                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           14325                       # number of Writeback hits
system.l24.Writeback_hits::total                14325                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          131                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        47720                       # number of demand (read+write) hits
system.l24.demand_hits::total                   47721                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        47720                       # number of overall hits
system.l24.overall_hits::total                  47721                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        23675                       # number of ReadReq misses
system.l24.ReadReq_misses::total                23715                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        23676                       # number of demand (read+write) misses
system.l24.demand_misses::total                 23716                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        23676                       # number of overall misses
system.l24.overall_misses::total                23716                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32504680                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  12411849816                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    12444354496                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       676702                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       676702                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32504680                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  12412526518                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     12445031198                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32504680                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  12412526518                       # number of overall miss cycles
system.l24.overall_miss_latency::total    12445031198                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        71264                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              71305                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        14325                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            14325                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          132                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        71396                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               71437                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        71396                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              71437                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.332215                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.332585                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.007576                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.331615                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.331985                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.975610                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.331615                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.331985                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       812617                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 524259.759916                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 524746.130972                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       676702                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       676702                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       812617                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 524266.198598                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 524752.538286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       812617                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 524266.198598                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 524752.538286                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4291                       # number of writebacks
system.l24.writebacks::total                     4291                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        23675                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           23715                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        23676                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            23716                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        23676                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           23716                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     29632680                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  10711241254                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  10740873934                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       604902                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       604902                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     29632680                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  10711846156                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  10741478836                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     29632680                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  10711846156                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  10741478836                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.332215                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.332585                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.331615                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.331985                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.975610                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.331615                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.331985                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       740817                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 452428.352862                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 452914.776892                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       604902                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       604902                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       740817                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 452434.792870                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 452921.185529                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       740817                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 452434.792870                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 452921.185529                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14734                       # number of replacements
system.l25.tagsinuse                      4095.810016                       # Cycle average of tags in use
system.l25.total_refs                          223287                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18830                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.858046                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.085548                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.324404                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2937.845085                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1097.554979                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001788                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.717247                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.267958                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        40571                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  40572                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            7094                       # number of Writeback hits
system.l25.Writeback_hits::total                 7094                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           72                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        40643                       # number of demand (read+write) hits
system.l25.demand_hits::total                   40644                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        40643                       # number of overall hits
system.l25.overall_hits::total                  40644                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14698                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14734                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14698                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14734                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14698                       # number of overall misses
system.l25.overall_misses::total                14734                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     19973143                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6414247809                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6434220952                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     19973143                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6414247809                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6434220952                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     19973143                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6414247809                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6434220952                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        55269                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              55306                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         7094                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             7094                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           72                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        55341                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               55378                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        55341                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              55378                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.265936                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.266409                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.265590                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.266062                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.265590                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.266062                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 554809.527778                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 436402.762893                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436692.069499                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 554809.527778                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 436402.762893                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436692.069499                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 554809.527778                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 436402.762893                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436692.069499                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2209                       # number of writebacks
system.l25.writebacks::total                     2209                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14698                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14734                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14698                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14734                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14698                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14734                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     17388341                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5358444318                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5375832659                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     17388341                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5358444318                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5375832659                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     17388341                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5358444318                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5375832659                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.265936                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.266409                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.265590                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.266062                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.265590                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.266062                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 483009.472222                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 364569.622942                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 364859.010384                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 483009.472222                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 364569.622942                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 364859.010384                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 483009.472222                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 364569.622942                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 364859.010384                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6491                       # number of replacements
system.l26.tagsinuse                      4095.185269                       # Cycle average of tags in use
system.l26.total_refs                          290315                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10587                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.421838                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.089913                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    15.305341                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2267.856185                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1690.933829                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003737                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.553676                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.412826                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        30972                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  30974                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9846                       # number of Writeback hits
system.l26.Writeback_hits::total                 9846                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          217                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  217                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        31189                       # number of demand (read+write) hits
system.l26.demand_hits::total                   31191                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        31189                       # number of overall hits
system.l26.overall_hits::total                  31191                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6457                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6491                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6457                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6491                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6457                       # number of overall misses
system.l26.overall_misses::total                 6491                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     45712148                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2990432637                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     3036144785                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     45712148                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2990432637                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      3036144785                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     45712148                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2990432637                       # number of overall miss cycles
system.l26.overall_miss_latency::total     3036144785                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        37429                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              37465                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9846                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9846                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          217                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              217                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        37646                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               37682                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        37646                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              37682                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.172513                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.173255                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.171519                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.172257                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.171519                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.172257                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1344474.941176                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 463130.344897                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 467746.847173                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1344474.941176                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 463130.344897                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 467746.847173                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1344474.941176                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 463130.344897                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 467746.847173                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3802                       # number of writebacks
system.l26.writebacks::total                     3802                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6457                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6491                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6457                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6491                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6457                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6491                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     43270509                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2526476271                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2569746780                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     43270509                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2526476271                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2569746780                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     43270509                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2526476271                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2569746780                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.172513                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.173255                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.171519                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.172257                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.171519                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.172257                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1272662.029412                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 391277.105622                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 395893.819134                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1272662.029412                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 391277.105622                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 395893.819134                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1272662.029412                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 391277.105622                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 395893.819134                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8743                       # number of replacements
system.l27.tagsinuse                      4095.373599                       # Cycle average of tags in use
system.l27.total_refs                          305332                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12839                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.781603                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.919831                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.960514                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2513.250412                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1491.242842                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019268                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002920                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.613587                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.364073                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        33369                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  33371                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l27.Writeback_hits::total                10353                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          157                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  157                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        33526                       # number of demand (read+write) hits
system.l27.demand_hits::total                   33528                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        33526                       # number of overall hits
system.l27.overall_hits::total                  33528                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8701                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8741                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8701                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8741                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8701                       # number of overall misses
system.l27.overall_misses::total                 8741                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39920952                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3903646452                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3943567404                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39920952                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3903646452                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3943567404                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39920952                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3903646452                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3943567404                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42070                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42112                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          157                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              157                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        42227                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               42269                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        42227                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              42269                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206822                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207566                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.206053                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206795                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.206053                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206795                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 998023.800000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448643.426273                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451157.465279                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 998023.800000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448643.426273                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451157.465279                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 998023.800000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448643.426273                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451157.465279                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4600                       # number of writebacks
system.l27.writebacks::total                     4600                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8700                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8740                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8700                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8740                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8700                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8740                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     37048912                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3277928848                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3314977760                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     37048912                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3277928848                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3314977760                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     37048912                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3277928848                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3314977760                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206798                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207542                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.206029                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206771                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.206029                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206771                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 926222.800000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376773.430805                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379288.073227                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 926222.800000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376773.430805                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379288.073227                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 926222.800000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376773.430805                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379288.073227                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.753775                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012175052                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1946490.484615                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.753775                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.831336                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12166960                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12166960                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12166960                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12166960                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12166960                       # number of overall hits
system.cpu0.icache.overall_hits::total       12166960                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     36627144                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     36627144                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     36627144                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     36627144                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     36627144                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     36627144                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12167010                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12167010                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12167010                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12167010                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12167010                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12167010                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 732542.880000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 732542.880000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 732542.880000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 732542.880000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 732542.880000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 732542.880000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30259491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30259491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30259491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30259491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30259491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30259491                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 796302.394737                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 796302.394737                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 796302.394737                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 796302.394737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 796302.394737                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 796302.394737                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56276                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660247                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56532                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3054.203761                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815925                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184075                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913343                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086657                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582230                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259303                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259303                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17744                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17744                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841533                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191559                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191559                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5575                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5575                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197134                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197134                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197134                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197134                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  44799072626                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  44799072626                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2192090153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2192090153                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46991162779                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46991162779                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46991162779                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46991162779                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8773789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8773789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16038667                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16038667                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16038667                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16038667                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000767                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012291                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012291                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012291                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012291                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 233865.663456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 233865.663456                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 393200.027444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 393200.027444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 238371.680070                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 238371.680070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 238371.680070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 238371.680070                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     15089171                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 186286.061728                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23767                       # number of writebacks
system.cpu0.dcache.writebacks::total            23767                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135443                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5415                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5415                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140858                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140858                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56116                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56276                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9961626217                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9961626217                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     12463375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12463375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9974089592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9974089592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9974089592                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9974089592                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003509                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003509                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003509                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003509                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177518.465625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177518.465625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 77896.093750                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77896.093750                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177235.226242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177235.226242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177235.226242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177235.226242                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               582.154680                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1041431102                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1774158.606474                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.061135                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.093544                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067406                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865535                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.932940                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11848321                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11848321                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11848321                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11848321                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11848321                       # number of overall hits
system.cpu1.icache.overall_hits::total       11848321                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     52660482                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52660482                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     52660482                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52660482                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     52660482                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52660482                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11848387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11848387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11848387                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11848387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11848387                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11848387                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 797886.090909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 797886.090909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 797886.090909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 797886.090909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 797886.090909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 797886.090909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37912186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37912186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37912186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37912186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37912186                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37912186                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 861640.590909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 861640.590909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 861640.590909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 861640.590909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 861640.590909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 861640.590909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80301                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               449614305                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80557                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5581.318880                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.908366                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.091634                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31049216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31049216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17004237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17004237                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8312                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8296                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48053453                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48053453                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48053453                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48053453                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       289008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       289008                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          280                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          280                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       289288                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        289288                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       289288                       # number of overall misses
system.cpu1.dcache.overall_misses::total       289288                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  73784567254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73784567254                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27387094                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27387094                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  73811954348                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  73811954348                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  73811954348                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  73811954348                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31338224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31338224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17004517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17004517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8296                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8296                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48342741                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48342741                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48342741                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48342741                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005984                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005984                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005984                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005984                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 255302.854087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 255302.854087                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 97811.050000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97811.050000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 255150.418780                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 255150.418780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 255150.418780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 255150.418780                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21214                       # number of writebacks
system.cpu1.dcache.writebacks::total            21214                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       208786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       208786                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          201                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       208987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       208987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       208987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       208987                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80222                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           79                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80301                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80301                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  19020737684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  19020737684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5366266                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5366266                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  19026103950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19026103950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  19026103950                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19026103950                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 237101.265040                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 237101.265040                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67927.417722                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67927.417722                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 236934.832069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 236934.832069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 236934.832069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 236934.832069                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.349913                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012184756                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1954024.625483                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.349913                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056651                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.829086                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12176664                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12176664                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12176664                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12176664                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12176664                       # number of overall hits
system.cpu2.icache.overall_hits::total       12176664                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     31967030                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     31967030                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     31967030                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     31967030                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     31967030                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     31967030                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12176712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12176712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12176712                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12176712                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12176712                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12176712                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 665979.791667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 665979.791667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 665979.791667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 665979.791667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 665979.791667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 665979.791667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     24543443                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     24543443                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     24543443                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     24543443                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     24543443                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     24543443                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 681762.305556                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 681762.305556                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 681762.305556                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 681762.305556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 681762.305556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 681762.305556                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 56240                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172676666                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 56496                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3056.440562                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.862779                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.137221                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913526                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086474                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8590195                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8590195                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7267670                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7267670                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17813                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17813                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16728                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16728                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15857865                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15857865                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15857865                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15857865                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       191780                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       191780                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5653                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5653                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       197433                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        197433                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       197433                       # number of overall misses
system.cpu2.dcache.overall_misses::total       197433                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  44681753865                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  44681753865                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2190952486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2190952486                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  46872706351                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  46872706351                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  46872706351                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  46872706351                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8781975                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8781975                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7273323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7273323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16055298                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16055298                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16055298                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16055298                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021838                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021838                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012297                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012297                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012297                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012297                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 232984.429372                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 232984.429372                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 387573.409871                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 387573.409871                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 237410.698065                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237410.698065                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 237410.698065                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237410.698065                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     15692089                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 180368.839080                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23787                       # number of writebacks
system.cpu2.dcache.writebacks::total            23787                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       135699                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       135699                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5494                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5494                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       141193                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       141193                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       141193                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       141193                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        56081                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        56081                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          159                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        56240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        56240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        56240                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        56240                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9854791847                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9854791847                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11715608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11715608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9866507455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9866507455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9866507455                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9866507455                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003503                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003503                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 175724.253259                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 175724.253259                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73683.069182                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73683.069182                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175435.765558                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175435.765558                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175435.765558                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175435.765558                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               557.878337                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931040529                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1653713.195382                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.617294                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   524.261043                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.053874                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.840162                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.894036                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12343346                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12343346                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12343346                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12343346                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12343346                       # number of overall hits
system.cpu3.icache.overall_hits::total       12343346                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27069254                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27069254                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27069254                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27069254                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27069254                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27069254                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12343398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12343398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12343398                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12343398                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12343398                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12343398                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 520562.576923                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 520562.576923                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 520562.576923                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 520562.576923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 520562.576923                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 520562.576923                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     21668867                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     21668867                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     21668867                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     21668867                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     21668867                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     21668867                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 601912.972222                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 601912.972222                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 601912.972222                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 601912.972222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 601912.972222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 601912.972222                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55253                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224709680                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55509                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4048.166604                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.838203                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.161797                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.792337                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.207663                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18128825                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18128825                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3494851                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3494851                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8251                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8251                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8199                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21623676                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21623676                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21623676                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21623676                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189766                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189766                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          339                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       190105                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        190105                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       190105                       # number of overall misses
system.cpu3.dcache.overall_misses::total       190105                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  44523565791                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44523565791                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     29062930                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     29062930                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44552628721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44552628721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44552628721                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44552628721                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18318591                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18318591                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3495190                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3495190                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8199                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8199                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21813781                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21813781                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21813781                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21813781                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010359                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010359                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000097                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008715                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008715                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008715                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008715                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234623.514175                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234623.514175                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85731.356932                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85731.356932                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 234358.005949                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 234358.005949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 234358.005949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 234358.005949                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7078                       # number of writebacks
system.cpu3.dcache.writebacks::total             7078                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134584                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134584                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          268                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       134852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       134852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       134852                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       134852                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55182                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55182                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           71                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55253                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55253                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9384863359                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9384863359                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4609233                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4609233                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9389472592                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9389472592                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9389472592                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9389472592                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 170071.098529                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 170071.098529                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64918.774648                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64918.774648                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169935.977992                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169935.977992                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169935.977992                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169935.977992                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.068794                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1016576024                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1914455.789077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.068794                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061008                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.846264                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12117979                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12117979                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12117979                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12117979                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12117979                       # number of overall hits
system.cpu4.icache.overall_hits::total       12117979                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48605542                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48605542                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48605542                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48605542                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48605542                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48605542                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12118038                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12118038                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12118038                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12118038                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12118038                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12118038                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 823822.745763                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 823822.745763                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 823822.745763                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 823822.745763                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 823822.745763                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 823822.745763                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32945394                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32945394                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32945394                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32945394                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32945394                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32945394                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 803546.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 803546.195122                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 803546.195122                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 803546.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 803546.195122                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 803546.195122                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 71396                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               181062393                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 71652                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2526.969143                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.160865                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.839135                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914691                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085309                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8404380                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8404380                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6962363                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6962363                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19343                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19343                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16242                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16242                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15366743                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15366743                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15366743                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15366743                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       182660                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       182660                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          797                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          797                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       183457                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        183457                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       183457                       # number of overall misses
system.cpu4.dcache.overall_misses::total       183457                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42107347587                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42107347587                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     72301968                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     72301968                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  42179649555                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  42179649555                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  42179649555                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  42179649555                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8587040                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8587040                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6963160                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6963160                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16242                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16242                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15550200                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15550200                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15550200                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15550200                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021272                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000114                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011798                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011798                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011798                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011798                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230523.089823                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230523.089823                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 90717.651192                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 90717.651192                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229915.727146                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229915.727146                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229915.727146                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229915.727146                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        14325                       # number of writebacks
system.cpu4.dcache.writebacks::total            14325                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       111396                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       111396                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          665                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          665                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       112061                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       112061                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       112061                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       112061                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        71264                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        71264                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          132                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        71396                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        71396                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        71396                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        71396                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  15734960415                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  15734960415                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9196582                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9196582                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  15744156997                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  15744156997                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  15744156997                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  15744156997                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004591                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004591                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 220798.164782                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 220798.164782                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69671.075758                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69671.075758                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 220518.754510                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 220518.754510                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 220518.754510                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 220518.754510                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               558.714197                       # Cycle average of tags in use
system.cpu5.icache.total_refs               931060954                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1650817.294326                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.712298                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.001899                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054026                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841349                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895375                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12363771                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12363771                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12363771                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12363771                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12363771                       # number of overall hits
system.cpu5.icache.overall_hits::total       12363771                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     24976652                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     24976652                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     24976652                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     24976652                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     24976652                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     24976652                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12363823                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12363823                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12363823                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12363823                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12363823                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12363823                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 480320.230769                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 480320.230769                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 480320.230769                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 480320.230769                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 480320.230769                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 480320.230769                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     20400563                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     20400563                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     20400563                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     20400563                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     20400563                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     20400563                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 551366.567568                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 551366.567568                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 551366.567568                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 551366.567568                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 551366.567568                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 551366.567568                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 55341                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224750341                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 55597                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4042.490440                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.401323                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.598677                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.790630                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.209370                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18164363                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18164363                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3499947                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3499947                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8265                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8265                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8212                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8212                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21664310                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21664310                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21664310                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21664310                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       190003                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       190003                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          347                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          347                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       190350                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        190350                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       190350                       # number of overall misses
system.cpu5.dcache.overall_misses::total       190350                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  43322518142                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  43322518142                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29918159                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29918159                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  43352436301                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  43352436301                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  43352436301                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  43352436301                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18354366                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18354366                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3500294                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3500294                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8212                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8212                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21854660                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21854660                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21854660                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21854660                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010352                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010352                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008710                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008710                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008710                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008710                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228009.653227                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228009.653227                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86219.478386                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86219.478386                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227751.175734                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227751.175734                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227751.175734                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227751.175734                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7094                       # number of writebacks
system.cpu5.dcache.writebacks::total             7094                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       134734                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       134734                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          275                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       135009                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       135009                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       135009                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       135009                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        55269                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        55269                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        55341                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        55341                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        55341                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        55341                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9194005991                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9194005991                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4682757                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4682757                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9198688748                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9198688748                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9198688748                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9198688748                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166350.141870                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166350.141870                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65038.291667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65038.291667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166218.332665                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166218.332665                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166218.332665                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166218.332665                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.666054                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014508617                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066208.995927                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.666054                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055555                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.784721                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12719659                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12719659                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12719659                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12719659                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12719659                       # number of overall hits
system.cpu6.icache.overall_hits::total       12719659                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     67698088                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     67698088                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     67698088                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     67698088                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     67698088                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     67698088                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12719706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12719706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12719706                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12719706                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12719706                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12719706                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1440384.851064                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1440384.851064                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1440384.851064                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1440384.851064                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1440384.851064                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1440384.851064                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     46153605                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     46153605                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     46153605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     46153605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     46153605                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     46153605                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1282044.583333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1282044.583333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1282044.583333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1282044.583333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1282044.583333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1282044.583333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 37646                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164761012                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 37902                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4347.026859                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.508073                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.491927                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     10147490                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       10147490                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7538669                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7538669                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19559                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19559                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18336                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18336                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17686159                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17686159                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17686159                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17686159                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        96864                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        96864                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2188                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        99052                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         99052                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        99052                       # number of overall misses
system.cpu6.dcache.overall_misses::total        99052                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  13321842673                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  13321842673                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    141283188                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    141283188                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  13463125861                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  13463125861                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  13463125861                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  13463125861                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     10244354                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     10244354                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7540857                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7540857                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17785211                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17785211                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17785211                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17785211                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009455                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000290                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005569                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005569                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137531.411804                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137531.411804                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64571.840951                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64571.840951                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135919.778106                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135919.778106                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135919.778106                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135919.778106                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9846                       # number of writebacks
system.cpu6.dcache.writebacks::total             9846                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        59435                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        59435                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1971                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1971                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        61406                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        61406                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        61406                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        61406                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        37429                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        37429                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          217                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          217                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        37646                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        37646                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        37646                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        37646                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5059608535                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5059608535                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15833265                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15833265                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5075441800                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5075441800                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5075441800                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5075441800                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002117                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002117                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135178.832857                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135178.832857                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72964.354839                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72964.354839                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134820.214631                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134820.214631                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134820.214631                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134820.214631                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.251600                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1011271609                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1956037.928433                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.251600                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.066108                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.827326                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12575774                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12575774                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12575774                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12575774                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12575774                       # number of overall hits
system.cpu7.icache.overall_hits::total       12575774                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     50674380                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     50674380                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     50674380                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     50674380                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     50674380                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     50674380                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12575831                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12575831                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12575831                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12575831                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12575831                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12575831                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 889024.210526                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 889024.210526                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 889024.210526                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 889024.210526                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 889024.210526                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 889024.210526                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     40394977                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     40394977                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     40394977                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     40394977                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     40394977                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     40394977                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 961785.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 961785.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 42227                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166879466                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 42483                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3928.146929                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.707031                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.292969                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912918                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087082                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8659352                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8659352                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7287915                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7287915                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19023                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19023                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17550                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17550                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15947267                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15947267                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15947267                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15947267                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       135216                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       135216                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          923                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       136139                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        136139                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       136139                       # number of overall misses
system.cpu7.dcache.overall_misses::total       136139                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24881349792                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24881349792                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     77775833                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     77775833                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24959125625                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24959125625                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24959125625                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24959125625                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8794568                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8794568                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7288838                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7288838                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16083406                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16083406                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16083406                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16083406                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015375                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015375                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008465                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008465                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 184011.875754                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 184011.875754                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84264.174431                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84264.174431                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183335.602766                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183335.602766                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183335.602766                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183335.602766                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu7.dcache.writebacks::total            10353                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        93146                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        93146                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          766                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        93912                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        93912                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        93912                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        93912                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42070                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42070                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          157                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        42227                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        42227                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        42227                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        42227                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6150600550                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6150600550                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10117696                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10117696                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6160718246                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6160718246                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6160718246                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6160718246                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146199.204897                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146199.204897                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64443.923567                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64443.923567                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145895.238734                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145895.238734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145895.238734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145895.238734                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
