Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 15:05:57 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file fpga_serial_acl_tester_bus_skew_routed.rpt -pb fpga_serial_acl_tester_bus_skew_routed.pb -rpx fpga_serial_acl_tester_bus_skew_routed.rpx
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

No bus skew constraints

