// Seed: 1465079143
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14
    , id_23 = 1,
    output supply1 id_15,
    output tri id_16,
    input tri0 id_17,
    output uwire id_18,
    output wand id_19,
    input wand id_20,
    output tri id_21
);
  assign id_15 = id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    output tri0  id_8
);
  assign id_2 = 1;
  if (1) supply1 id_10, id_11;
  else tri0 id_12 = {id_6}, id_13;
  assign id_11 = 1'b0;
  module_0(
      id_0,
      id_4,
      id_7,
      id_4,
      id_13,
      id_12,
      id_6,
      id_12,
      id_5,
      id_8,
      id_1,
      id_0,
      id_13,
      id_7,
      id_13,
      id_12,
      id_1,
      id_7,
      id_8,
      id_13,
      id_5,
      id_1
  );
  wire id_14;
endmodule
