{"critical_paths": [{"from": "posedge clk$SB_IO_IN_$glb_clk", "path": [{"delay": 3.1630001068115234, "from": {"cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "loc": [9, 2], "port": "RCLK"}, "to": {"cell": "bram1.data.0.2_RAM", "loc": [8, 3], "port": "RDATA_3"}, "type": "clk-to-q"}, {"budget": 79.478996276855469, "delay": 1.4140000343322754, "from": {"cell": "bram1.data.0.2_RAM", "loc": [8, 3], "port": "RDATA_3"}, "net": "bram1.data.0.0_RDATA[4]", "to": {"cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "loc": [9, 2], "port": "I0"}, "type": "routing"}, {"delay": 0.69099998474121094, "from": {"cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "loc": [9, 2], "port": "I0"}, "to": {"cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "loc": [9, 2], "port": "I0"}, "type": "setup"}], "to": "posedge clk$SB_IO_IN_$glb_clk"}, {"from": "<async>", "path": [{"delay": 0, "from": {"cell": "rst_SB_LUT4_I3_LC", "loc": [3, 17], "port": "D_IN_0"}, "to": {"cell": "rst$sb_io", "loc": [0, 18], "port": "D_IN_0"}, "type": "source"}, {"budget": 41.383998870849609, "delay": 1.8890000581741333, "from": {"cell": "rst$sb_io", "loc": [0, 18], "port": "D_IN_0"}, "net": "rst$SB_IO_IN", "to": {"cell": "rst_SB_LUT4_I3_LC", "loc": [3, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.46500000357627869, "from": {"cell": "rst_SB_LUT4_I3_LC", "loc": [3, 17], "port": "I3"}, "to": {"cell": "rst_SB_LUT4_I3_LC", "loc": [3, 17], "port": "O"}, "type": "logic"}, {"budget": 41.383998870849609, "delay": 3.2730000019073486, "from": {"cell": "rst_SB_LUT4_I3_LC", "loc": [3, 17], "port": "O"}, "net": "pc0.counter_SB_DFFSR_Q_R", "to": {"cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "loc": [7, 9], "port": "SR"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "loc": [7, 9], "port": "SR"}, "to": {"cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "loc": [7, 9], "port": "SR"}, "type": "setup"}], "to": "posedge clk$SB_IO_IN_$glb_clk"}, {"from": "posedge clk$SB_IO_IN_$glb_clk", "path": [{"delay": 0.79500001668930054, "from": {"cell": "data_out[3]$sb_io", "loc": [29, 0], "port": "CLK"}, "to": {"cell": "decoder0.data_out_SB_DFFESR_Q_12_DFFLC", "loc": [9, 7], "port": "O"}, "type": "clk-to-q"}, {"budget": 82.538002014160156, "delay": 4.2859997749328613, "from": {"cell": "decoder0.data_out_SB_DFFESR_Q_12_DFFLC", "loc": [9, 7], "port": "O"}, "net": "data_out[3]$SB_IO_OUT", "to": {"cell": "data_out[3]$sb_io", "loc": [29, 0], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "detailed_net_timings": [{"driver": "bram1.data.0.0_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_14_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[1]", "port": "RDATA_11"}, {"driver": "bram1.data.0.0_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_15_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[0]", "port": "RDATA_3"}, {"driver": "bram1.data.0.1_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_12_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[3]", "port": "RDATA_11"}, {"driver": "bram1.data.0.1_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_13_DFFLC", "delay": 5.2680001258850098, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[2]", "port": "RDATA_3"}, {"driver": "bram1.data.0.2_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_10_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[5]", "port": "RDATA_11"}, {"driver": "bram1.data.0.2_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "delay": 5.2680001258850098, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[4]", "port": "RDATA_3"}, {"driver": "bram1.data.0.3_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_8_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[7]", "port": "RDATA_11"}, {"driver": "bram1.data.0.3_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_9_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[6]", "port": "RDATA_3"}, {"driver": "bram1.data.0.4_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_6_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[9]", "port": "RDATA_11"}, {"driver": "bram1.data.0.4_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_7_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[8]", "port": "RDATA_3"}, {"driver": "bram1.data.0.5_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_4_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[11]", "port": "RDATA_11"}, {"driver": "bram1.data.0.5_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_5_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[10]", "port": "RDATA_3"}, {"driver": "bram1.data.0.6_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_2_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[13]", "port": "RDATA_11"}, {"driver": "bram1.data.0.6_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_3_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[12]", "port": "RDATA_3"}, {"driver": "bram1.data.0.7_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[15]", "port": "RDATA_11"}, {"driver": "bram1.data.0.7_RAM", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_1_DFFLC", "delay": 4.7210001945495605, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "bram1.data.0.0_RDATA[14]", "port": "RDATA_3"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_10_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[5]$sb_io", "delay": 3.624000072479248, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[5]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_1_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[14]$sb_io", "delay": 3.6960000991821289, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[14]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[15]$sb_io", "delay": 3.252000093460083, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[15]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[4]$sb_io", "delay": 4.5339999198913574, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[4]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_5_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[10]$sb_io", "delay": 2.4570000171661377, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[10]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_12_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[3]$sb_io", "delay": 5.0809998512268066, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[3]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_6_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[9]$sb_io", "delay": 3.252000093460083, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[9]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_7_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[8]$sb_io", "delay": 4.1710000038146973, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[8]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_8_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[7]$sb_io", "delay": 4.5739998817443848, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[7]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_9_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[6]$sb_io", "delay": 3.2209999561309814, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[6]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_13_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[2]$sb_io", "delay": 5.0069999694824219, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[2]$SB_IO_OUT", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_7_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 3.3210000991821289, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_10"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_2_LC", "delay": 2.7039999961853027, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_7_LC", "delay": 2.1570000648498535, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[0]", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_14_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[1]$sb_io", "delay": 4.0689997673034668, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[1]$SB_IO_OUT", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.3210000991821289, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_1"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[4]", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_5_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.3210000991821289, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.7739999294281006, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_2"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_5_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[5]", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_4_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.4030001163482666, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_3"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_4_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[6]", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.4030001163482666, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_4"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[7]", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_2_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.3210000991821289, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_9"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_2_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[1]", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_15_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[0]$sb_io", "delay": 4.0689997673034668, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[0]$SB_IO_OUT", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.3210000991821289, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.3090000152587891, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.7739999294281006, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_8"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[2]", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_2_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[13]$sb_io", "delay": 3.2209999561309814, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[13]$SB_IO_OUT", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_3_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[12]$sb_io", "delay": 4.315000057220459, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[12]$SB_IO_OUT", "port": "O"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "bram1.data.0.0_RAM", "delay": 3.4030001163482666, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.1_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.2_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.3_RAM", "delay": 1.7619999647140503, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.4_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.5_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.6_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "bram1.data.0.7_RAM", "delay": 2.8559999465942383, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "RADDR_0"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "delay": 2.25, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I2"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "instruction_addr[3]", "port": "O"}, {"driver": "decoder0.data_out_SB_DFFESR_Q_4_DFFLC", "endpoints": [{"budget": 83.333000183105469, "cell": "data_out[11]$sb_io", "delay": 2.4570000171661377, "event": "<async>", "port": "D_OUT_0"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "data_out[11]$SB_IO_OUT", "port": "O"}, {"driver": "rst_SB_LUT4_I3_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_4_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_5_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_2_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_7_LC", "delay": 5.7270002365112305, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}], "event": "<async>", "net": "pc0.counter_SB_DFFSR_Q_R", "port": "O"}, {"driver": "$gbuf_rst$SB_IO_IN_$glb_ce", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_1_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_10_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_12_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_13_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_14_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_15_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_2_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_3_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_4_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_5_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_6_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_7_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_8_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_9_DFFLC", "delay": 2.9289999008178711, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "CEN"}], "event": "<async>", "net": "rst$SB_IO_IN_$glb_ce", "port": "GLOBAL_BUFFER_OUTPUT"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_2_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC", "delay": 3.1050000190734863, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]", "port": "COUT"}, {"driver": "$gbuf_decoder0.data_out_SB_DFFESR_Q_R_$glb_sr", "endpoints": [{"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_1_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_10_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_11_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_12_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_13_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_14_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_15_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_2_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_3_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_4_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_5_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_6_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_7_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_8_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}, {"budget": 83.333000183105469, "cell": "decoder0.data_out_SB_DFFESR_Q_9_DFFLC", "delay": 4.3029999732971191, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "SR"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "decoder0.data_out_SB_DFFESR_Q_R_$glb_sr", "port": "GLOBAL_BUFFER_OUTPUT"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "delay": 3.2909998893737793, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]", "port": "COUT"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC", "delay": 3.4769999980926514, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]", "port": "COUT"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_6_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_5_LC", "delay": 3.6630001068115234, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]", "port": "COUT"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_5_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_4_LC", "delay": 3.8489999771118164, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]", "port": "COUT"}, {"driver": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_4_LC", "endpoints": [{"budget": 83.333000183105469, "cell": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_3_LC", "delay": 4.0349998474121094, "event": "posedge clk$SB_IO_IN_$glb_clk", "port": "I3"}], "event": "posedge clk$SB_IO_IN_$glb_clk", "net": "pc0.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]", "port": "COUT"}], "fmax": {"clk$SB_IO_IN_$glb_clk": {"achieved": 189.82536315917969, "constraint": 12}}, "utilization": {"ICESTORM_LC": {"available": 7680, "used": 30}, "ICESTORM_PLL": {"available": 2, "used": 0}, "ICESTORM_RAM": {"available": 32, "used": 8}, "SB_GB": {"available": 8, "used": 3}, "SB_IO": {"available": 256, "used": 34}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
