verilog-indent-declaration-macros is a variable defined in `verilog-mode.el'.<br/>Its value is nil<br/><br/>  This variable is safe as a file local variable if its value<br/>  satisfies the predicate `verilog-booleanp'.<br/><br/>Documentation:<br/>How to treat macro expansions in a declaration.<br/>If nil, indent as:<br/>	input [31:0] a;<br/>	input        `CP;<br/>	output       c;<br/>If non nil, treat as:<br/>	input [31:0] a;<br/>	input `CP    ;<br/>	output       c;<br/><br/>You can customize this variable.