{
    "instance_names": {},
    "module_names": {
        "WithTuple_COREIR": "WithTuple_VERILOG"
    },
    "port_names": {
        "WithTuple,I1.x": [
            "WithTuple",
            "I1_x"
        ],
        "WithTuple,I1.y": [
            "WithTuple",
            "I1_y"
        ],
        "WithTuple,O.x": [
            "WithTuple",
            "O_x"
        ],
        "WithTuple,O.y": [
            "WithTuple",
            "O_y"
        ]
    }
}
