{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 13:23:05 2020 " "Info: Processing started: Mon Oct 05 13:23:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X-RIPTIDE -c 8XRIPTIDE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X-RIPTIDE -c 8XRIPTIDE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register n_LB_w1 register decode_unit:decode_unit0\|I_alternate\[1\] 125.99 MHz 7.937 ns Internal " "Info: Clock \"clk\" has Internal fmax of 125.99 MHz between source register \"n_LB_w1\" and destination register \"decode_unit:decode_unit0\|I_alternate\[1\]\" (period= 7.937 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.664 ns + Longest register register " "Info: + Longest register to register delay is 7.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns n_LB_w1 1 REG LCFF_X18_Y9_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 2; REG Node = 'n_LB_w1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_LB_w1 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.624 ns) 1.724 ns hazard_unit:hazard_unit0\|IO_hazard~535 2 COMB LCCOMB_X21_Y9_N14 1 " "Info: 2: + IC(1.100 ns) + CELL(0.624 ns) = 1.724 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'hazard_unit:hazard_unit0\|IO_hazard~535'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { n_LB_w1 hazard_unit:hazard_unit0|IO_hazard~535 } "NODE_NAME" } } { "hazard_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/hazard_unit.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.319 ns) 2.645 ns hazard_unit:hazard_unit0\|IO_hazard~538 3 COMB LCCOMB_X20_Y9_N24 1 " "Info: 3: + IC(0.602 ns) + CELL(0.319 ns) = 2.645 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 1; COMB Node = 'hazard_unit:hazard_unit0\|IO_hazard~538'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { hazard_unit:hazard_unit0|IO_hazard~535 hazard_unit:hazard_unit0|IO_hazard~538 } "NODE_NAME" } } { "hazard_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/hazard_unit.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.385 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~692 4 COMB LCCOMB_X20_Y9_N16 1 " "Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 3.385 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~692'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { hazard_unit:hazard_unit0|IO_hazard~538 decode_unit:decode_unit0|shift_L_reg[0]~692 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 4.126 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~695 5 COMB LCCOMB_X20_Y9_N28 3 " "Info: 5: + IC(0.371 ns) + CELL(0.370 ns) = 4.126 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 3; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~695'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { decode_unit:decode_unit0|shift_L_reg[0]~692 decode_unit:decode_unit0|shift_L_reg[0]~695 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 4.701 ns decode_unit:decode_unit0\|shift_L_reg\[0\]~698 6 COMB LCCOMB_X20_Y9_N0 110 " "Info: 6: + IC(0.369 ns) + CELL(0.206 ns) = 4.701 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 110; COMB Node = 'decode_unit:decode_unit0\|shift_L_reg\[0\]~698'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { decode_unit:decode_unit0|shift_L_reg[0]~695 decode_unit:decode_unit0|shift_L_reg[0]~698 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.616 ns) 6.492 ns decode_unit:decode_unit0\|I_alternate\[0\]~173 7 COMB LCCOMB_X19_Y5_N18 16 " "Info: 7: + IC(1.175 ns) + CELL(0.616 ns) = 6.492 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 16; COMB Node = 'decode_unit:decode_unit0\|I_alternate\[0\]~173'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { decode_unit:decode_unit0|shift_L_reg[0]~698 decode_unit:decode_unit0|I_alternate[0]~173 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.855 ns) 7.664 ns decode_unit:decode_unit0\|I_alternate\[1\] 8 REG LCFF_X19_Y5_N17 1 " "Info: 8: + IC(0.317 ns) + CELL(0.855 ns) = 7.664 ns; Loc. = LCFF_X19_Y5_N17; Fanout = 1; REG Node = 'decode_unit:decode_unit0\|I_alternate\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { decode_unit:decode_unit0|I_alternate[0]~173 decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.360 ns ( 43.84 % ) " "Info: Total cell delay = 3.360 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.304 ns ( 56.16 % ) " "Info: Total interconnect delay = 4.304 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.664 ns" { n_LB_w1 hazard_unit:hazard_unit0|IO_hazard~535 hazard_unit:hazard_unit0|IO_hazard~538 decode_unit:decode_unit0|shift_L_reg[0]~692 decode_unit:decode_unit0|shift_L_reg[0]~695 decode_unit:decode_unit0|shift_L_reg[0]~698 decode_unit:decode_unit0|I_alternate[0]~173 decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.664 ns" { n_LB_w1 {} hazard_unit:hazard_unit0|IO_hazard~535 {} hazard_unit:hazard_unit0|IO_hazard~538 {} decode_unit:decode_unit0|shift_L_reg[0]~692 {} decode_unit:decode_unit0|shift_L_reg[0]~695 {} decode_unit:decode_unit0|shift_L_reg[0]~698 {} decode_unit:decode_unit0|I_alternate[0]~173 {} decode_unit:decode_unit0|I_alternate[1] {} } { 0.000ns 1.100ns 0.602ns 0.370ns 0.371ns 0.369ns 1.175ns 0.317ns } { 0.000ns 0.624ns 0.319ns 0.370ns 0.370ns 0.206ns 0.616ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.740 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.740 ns decode_unit:decode_unit0\|I_alternate\[1\] 3 REG LCFF_X19_Y5_N17 1 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X19_Y5_N17; Fanout = 1; REG Node = 'decode_unit:decode_unit0\|I_alternate\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.45 % ) " "Info: Total cell delay = 1.766 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_alternate[1] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.749 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns n_LB_w1 3 REG LCFF_X18_Y9_N7 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 2; REG Node = 'n_LB_w1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl n_LB_w1 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl n_LB_w1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} n_LB_w1 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_alternate[1] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl n_LB_w1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} n_LB_w1 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.664 ns" { n_LB_w1 hazard_unit:hazard_unit0|IO_hazard~535 hazard_unit:hazard_unit0|IO_hazard~538 decode_unit:decode_unit0|shift_L_reg[0]~692 decode_unit:decode_unit0|shift_L_reg[0]~695 decode_unit:decode_unit0|shift_L_reg[0]~698 decode_unit:decode_unit0|I_alternate[0]~173 decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.664 ns" { n_LB_w1 {} hazard_unit:hazard_unit0|IO_hazard~535 {} hazard_unit:hazard_unit0|IO_hazard~538 {} decode_unit:decode_unit0|shift_L_reg[0]~692 {} decode_unit:decode_unit0|shift_L_reg[0]~695 {} decode_unit:decode_unit0|shift_L_reg[0]~698 {} decode_unit:decode_unit0|I_alternate[0]~173 {} decode_unit:decode_unit0|I_alternate[1] {} } { 0.000ns 1.100ns 0.602ns 0.370ns 0.371ns 0.369ns 1.175ns 0.317ns } { 0.000ns 0.624ns 0.319ns 0.370ns 0.370ns 0.206ns 0.616ns 0.855ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_alternate[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_alternate[1] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl n_LB_w1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} n_LB_w1 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "decode_unit:decode_unit0\|I_reg\[9\] I\[9\] clk 6.427 ns register " "Info: tsu for register \"decode_unit:decode_unit0\|I_reg\[9\]\" (data pin = \"I\[9\]\", clock pin = \"clk\") is 6.427 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.205 ns + Longest pin register " "Info: + Longest pin to register delay is 9.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns I\[9\] 1 PIN PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; PIN Node = 'I\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[9] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.512 ns) + CELL(0.651 ns) 9.097 ns decode_unit:decode_unit0\|I_reg\[9\]~717 2 COMB LCCOMB_X18_Y5_N0 1 " "Info: 2: + IC(7.512 ns) + CELL(0.651 ns) = 9.097 ns; Loc. = LCCOMB_X18_Y5_N0; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg\[9\]~717'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { I[9] decode_unit:decode_unit0|I_reg[9]~717 } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.205 ns decode_unit:decode_unit0\|I_reg\[9\] 3 REG LCFF_X18_Y5_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 9.205 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 9; REG Node = 'decode_unit:decode_unit0\|I_reg\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decode_unit:decode_unit0|I_reg[9]~717 decode_unit:decode_unit0|I_reg[9] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 18.39 % ) " "Info: Total cell delay = 1.693 ns ( 18.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.512 ns ( 81.61 % ) " "Info: Total interconnect delay = 7.512 ns ( 81.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { I[9] decode_unit:decode_unit0|I_reg[9]~717 decode_unit:decode_unit0|I_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { I[9] {} I[9]~combout {} decode_unit:decode_unit0|I_reg[9]~717 {} decode_unit:decode_unit0|I_reg[9] {} } { 0.000ns 0.000ns 7.512ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.738 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns decode_unit:decode_unit0\|I_reg\[9\] 3 REG LCFF_X18_Y5_N1 9 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 9; REG Node = 'decode_unit:decode_unit0\|I_reg\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl decode_unit:decode_unit0|I_reg[9] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[9] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { I[9] decode_unit:decode_unit0|I_reg[9]~717 decode_unit:decode_unit0|I_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { I[9] {} I[9]~combout {} decode_unit:decode_unit0|I_reg[9]~717 {} decode_unit:decode_unit0|I_reg[9] {} } { 0.000ns 0.000ns 7.512ns 0.000ns } { 0.000ns 0.934ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[9] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A\[7\] PC:PC0\|A_reg\[7\] 8.836 ns register " "Info: tco from clock \"clk\" to destination pin \"A\[7\]\" through register \"PC:PC0\|A_reg\[7\]\" is 8.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns PC:PC0\|A_reg\[7\] 3 REG LCFF_X19_Y9_N23 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 3; REG Node = 'PC:PC0\|A_reg\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl PC:PC0|A_reg[7] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl PC:PC0|A_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.781 ns + Longest register pin " "Info: + Longest register to pin delay is 5.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:PC0\|A_reg\[7\] 1 REG LCFF_X19_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 3; REG Node = 'PC:PC0\|A_reg\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:PC0|A_reg[7] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/PC.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(3.226 ns) 5.781 ns A\[7\] 2 PIN PIN_58 0 " "Info: 2: + IC(2.555 ns) + CELL(3.226 ns) = 5.781 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'A\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { PC:PC0|A_reg[7] A[7] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 55.80 % ) " "Info: Total cell delay = 3.226 ns ( 55.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.555 ns ( 44.20 % ) " "Info: Total interconnect delay = 2.555 ns ( 44.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { PC:PC0|A_reg[7] A[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { PC:PC0|A_reg[7] {} A[7] {} } { 0.000ns 2.555ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl PC:PC0|A_reg[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.781 ns" { PC:PC0|A_reg[7] A[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.781 ns" { PC:PC0|A_reg[7] {} A[7] {} } { 0.000ns 2.555ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "decode_unit:decode_unit0\|I_alternate\[5\] I\[5\] clk 0.142 ns register " "Info: th for register \"decode_unit:decode_unit0\|I_alternate\[5\]\" (data pin = \"I\[5\]\", clock pin = \"clk\") is 0.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.740 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 751 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 751; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.740 ns decode_unit:decode_unit0\|I_alternate\[5\] 3 REG LCFF_X19_Y5_N5 1 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X19_Y5_N5; Fanout = 1; REG Node = 'decode_unit:decode_unit0\|I_alternate\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl decode_unit:decode_unit0|I_alternate[5] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.45 % ) " "Info: Total cell delay = 1.766 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_alternate[5] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.904 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns I\[5\] 1 PIN PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; PIN Node = 'I\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.206 ns) 2.796 ns decode_unit:decode_unit0\|I_alternate\[5\]~feeder 2 COMB LCCOMB_X19_Y5_N4 1 " "Info: 2: + IC(1.480 ns) + CELL(0.206 ns) = 2.796 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_alternate\[5\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { I[5] decode_unit:decode_unit0|I_alternate[5]~feeder } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.904 ns decode_unit:decode_unit0\|I_alternate\[5\] 3 REG LCFF_X19_Y5_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.904 ns; Loc. = LCFF_X19_Y5_N5; Fanout = 1; REG Node = 'decode_unit:decode_unit0\|I_alternate\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decode_unit:decode_unit0|I_alternate[5]~feeder decode_unit:decode_unit0|I_alternate[5] } "NODE_NAME" } } { "decode_unit.v" "" { Text "C:/Documents and Settings/Admin/My Documents/8X-RIPTIDE/decode_unit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 49.04 % ) " "Info: Total cell delay = 1.424 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.480 ns ( 50.96 % ) " "Info: Total interconnect delay = 1.480 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { I[5] decode_unit:decode_unit0|I_alternate[5]~feeder decode_unit:decode_unit0|I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { I[5] {} I[5]~combout {} decode_unit:decode_unit0|I_alternate[5]~feeder {} decode_unit:decode_unit0|I_alternate[5] {} } { 0.000ns 0.000ns 1.480ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_alternate[5] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { I[5] decode_unit:decode_unit0|I_alternate[5]~feeder decode_unit:decode_unit0|I_alternate[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { I[5] {} I[5]~combout {} decode_unit:decode_unit0|I_alternate[5]~feeder {} decode_unit:decode_unit0|I_alternate[5] {} } { 0.000ns 0.000ns 1.480ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 13:23:07 2020 " "Info: Processing ended: Mon Oct 05 13:23:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
