{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1455340332372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455340332383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 12 21:12:12 2016 " "Processing started: Fri Feb 12 21:12:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455340332383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455340332383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rle -c rle " "Command: quartus_map --read_settings_files=on --write_settings_files=off rle -c rle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455340332384 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1455340333549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle.v 1 1 " "Found 1 design units, including 1 entities, in source file rle.v" { { "Info" "ISGN_ENTITY_NAME" "1 rle " "Found entity 1: rle" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455340352840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455340352840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle_testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file rle_testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rle_testbench2 " "Found entity 1: rle_testbench2" {  } { { "rle_testbench2.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle_testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455340352844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455340352844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rle " "Elaborating entity \"rle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1455340352964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(103) " "Verilog HDL assignment warning at rle.v(103): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353045 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(105) " "Verilog HDL assignment warning at rle.v(105): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353045 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(116) " "Verilog HDL assignment warning at rle.v(116): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353045 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(127) " "Verilog HDL assignment warning at rle.v(127): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353045 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(139) " "Verilog HDL assignment warning at rle.v(139): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(157) " "Verilog HDL assignment warning at rle.v(157): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(160) " "Verilog HDL assignment warning at rle.v(160): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(163) " "Verilog HDL assignment warning at rle.v(163): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(175) " "Verilog HDL assignment warning at rle.v(175): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(187) " "Verilog HDL assignment warning at rle.v(187): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(190) " "Verilog HDL assignment warning at rle.v(190): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(202) " "Verilog HDL assignment warning at rle.v(202): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rle.v(213) " "Verilog HDL assignment warning at rle.v(213): truncated value with size 16 to match size of target (8)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353046 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rle.v(217) " "Verilog HDL assignment warning at rle.v(217): truncated value with size 16 to match size of target (8)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353047 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(225) " "Verilog HDL assignment warning at rle.v(225): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353047 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(229) " "Verilog HDL assignment warning at rle.v(229): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353047 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(236) " "Verilog HDL assignment warning at rle.v(236): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353047 "|rle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rle.v(252) " "Verilog HDL assignment warning at rle.v(252): truncated value with size 32 to match size of target (16)" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1455340353047 "|rle"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rle_size\[0\] GND " "Pin \"rle_size\[0\]\" is stuck at GND" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1455340354814 "|rle|rle_size[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1455340354814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1455340355014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1455340355504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1455340355813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455340355813 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[16\] " "No output dependent on input pin \"message_size\[16\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[17\] " "No output dependent on input pin \"message_size\[17\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[18\] " "No output dependent on input pin \"message_size\[18\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[19\] " "No output dependent on input pin \"message_size\[19\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[20\] " "No output dependent on input pin \"message_size\[20\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[21\] " "No output dependent on input pin \"message_size\[21\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[22\] " "No output dependent on input pin \"message_size\[22\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[23\] " "No output dependent on input pin \"message_size\[23\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[24\] " "No output dependent on input pin \"message_size\[24\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[25\] " "No output dependent on input pin \"message_size\[25\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[26\] " "No output dependent on input pin \"message_size\[26\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[27\] " "No output dependent on input pin \"message_size\[27\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[28\] " "No output dependent on input pin \"message_size\[28\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[29\] " "No output dependent on input pin \"message_size\[29\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[30\] " "No output dependent on input pin \"message_size\[30\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[31\] " "No output dependent on input pin \"message_size\[31\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[16\] " "No output dependent on input pin \"rle_addr\[16\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[17\] " "No output dependent on input pin \"rle_addr\[17\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[18\] " "No output dependent on input pin \"rle_addr\[18\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[19\] " "No output dependent on input pin \"rle_addr\[19\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[20\] " "No output dependent on input pin \"rle_addr\[20\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[21\] " "No output dependent on input pin \"rle_addr\[21\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[22\] " "No output dependent on input pin \"rle_addr\[22\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[23\] " "No output dependent on input pin \"rle_addr\[23\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[24\] " "No output dependent on input pin \"rle_addr\[24\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[25\] " "No output dependent on input pin \"rle_addr\[25\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[26\] " "No output dependent on input pin \"rle_addr\[26\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[27\] " "No output dependent on input pin \"rle_addr\[27\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[28\] " "No output dependent on input pin \"rle_addr\[28\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[29\] " "No output dependent on input pin \"rle_addr\[29\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[30\] " "No output dependent on input pin \"rle_addr\[30\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[31\] " "No output dependent on input pin \"rle_addr\[31\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|rle_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[1\] " "No output dependent on input pin \"message_size\[1\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_size\[0\] " "No output dependent on input pin \"message_size\[0\]\"" {  } { { "rle.v" "" { Text "C:/Users/JamesOh/Desktop/my EE Projects/ECE111/rle/rle.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1455340355967 "|rle|message_size[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1455340355967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "503 " "Implemented 503 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1455340355973 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1455340355973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1455340355973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1455340355973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455340355997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 12 21:12:35 2016 " "Processing ended: Fri Feb 12 21:12:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455340355997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455340355997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455340355997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1455340355997 ""}
