#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1f09d70 .scope module, "not1" "not1" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7f9b6dd60018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1ffc6d0 .functor NOT 1, o0x7f9b6dd60018, C4<0>, C4<0>, C4<0>;
v0x1fa1b40_0 .net "a", 0 0, o0x7f9b6dd60018;  0 drivers
v0x1f9f2b0_0 .net "y", 0 0, L_0x1ffc6d0;  1 drivers
S_0x1faa0a0 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 3 55;
 .timescale -9 -9;
v0x1ffbd60_0 .var "DATA_IN_A", 7 0;
v0x1ffbed0_0 .var "DATA_IN_B", 7 0;
v0x1ffc020_0 .net "DATA_OUT", 7 0, L_0x20042c0;  1 drivers
v0x1ffc0c0_0 .var "GO_BAR", 0 0;
v0x1ffc1f0_0 .var "JAM", 0 0;
v0x1ffc290_0 .net "MICROADDRESS", 7 0, L_0x2002de0;  1 drivers
v0x1ffc3c0_0 .net "MW", 23 0, L_0x2022040;  1 drivers
v0x1ffc460_0 .var "OPCODE", 3 0;
v0x1ffc500_0 .var "RESET", 0 0;
v0x1ffc630_0 .var "SYSTEM_CLK", 0 0;
S_0x1f4c890 .scope module, "CS" "control_store" 3 84, 4 5 0, S_0x1faa0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x1f9dad0_0 .var "ALU_DEST", 23 21;
v0x1f96a60_0 .var "ALU_FUNC", 19 15;
v0x1fa6a70_0 .var "A_SOURCE", 0 0;
v0x1f4f770_0 .var "BOP", 12 9;
v0x1f4e280_0 .var "B_SOURCE", 0 0;
v0x1f4fa80_0 .var "CIN", 0 0;
v0x1f50ed0_0 .var "COUNT", 0 0;
v0x1f16ab0_0 .var "MICRO_AD_HIGH", 7 4;
v0x1f15f70_0 .var "MICRO_AD_LOW", 3 0;
v0x1f148f0_0 .net *"_ivl_0", 10 0, L_0x2021cb0;  1 drivers
L_0x7f9b6dd10498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f13db0_0 .net *"_ivl_5", 1 0, L_0x7f9b6dd10498;  1 drivers
v0x1f13270_0 .net *"_ivl_6", 25 0, L_0x2021fa0;  1 drivers
v0x1f12700_0 .net "control_bits", 23 11, L_0x2021d50;  1 drivers
v0x1f0aa30_0 .net "microaddress", 7 0, L_0x2002de0;  alias, 1 drivers
v0x1f179c0_0 .net "microword", 23 0, L_0x2022040;  alias, 1 drivers
E_0x1f9e790 .event edge, v0x1f0aa30_0;
LS_0x2021cb0_0_0 .concat [ 1 1 5 1], v0x1fa6a70_0, v0x1f4e280_0, v0x1f96a60_0, v0x1f4fa80_0;
LS_0x2021cb0_0_4 .concat [ 3 0 0 0], v0x1f9dad0_0;
L_0x2021cb0 .concat [ 8 3 0 0], LS_0x2021cb0_0_0, LS_0x2021cb0_0_4;
L_0x2021d50 .concat [ 11 2 0 0], L_0x2021cb0, L_0x7f9b6dd10498;
LS_0x2021fa0_0_0 .concat [ 4 4 1 4], v0x1f15f70_0, v0x1f16ab0_0, v0x1f50ed0_0, v0x1f4f770_0;
LS_0x2021fa0_0_4 .concat [ 13 0 0 0], L_0x2021d50;
L_0x2021fa0 .concat [ 13 13 0 0], LS_0x2021fa0_0_0, LS_0x2021fa0_0_4;
L_0x2022040 .part L_0x2021fa0, 0, 24;
S_0x1f2b310 .scope module, "uut" "programable_8_bit_microprocessor" 3 70, 5 4 0, S_0x1faa0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x1f95430_0 .net "CONTROL_BITS", 23 13, L_0x1ffcae0;  1 drivers
v0x1ffb240_0 .net "DATA_IN_A", 7 0, v0x1ffbd60_0;  1 drivers
v0x1ffb2e0_0 .net "DATA_IN_B", 7 0, v0x1ffbed0_0;  1 drivers
v0x1ffb380_0 .net "DATA_OUT", 7 0, L_0x20042c0;  alias, 1 drivers
v0x1ffb420_0 .net "EIL_BAR", 0 0, L_0x2002e80;  1 drivers
v0x1ffb510_0 .net "GO_BAR", 0 0, v0x1ffc0c0_0;  1 drivers
v0x1ffb5b0_0 .net "JAM", 0 0, v0x1ffc1f0_0;  1 drivers
v0x1ffb6e0_0 .net "MICROADDRESS", 7 0, L_0x2002de0;  alias, 1 drivers
v0x1ffb780_0 .net "MW", 23 0, L_0x2022040;  alias, 1 drivers
v0x1ffb8b0_0 .net "OPCODE", 3 0, v0x1ffc460_0;  1 drivers
v0x1ffb9e0_0 .net "RESET", 0 0, v0x1ffc500_0;  1 drivers
v0x1ffba80_0 .net "STATUS_BITS", 3 0, L_0x2021bc0;  1 drivers
v0x1ffbb20_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  1 drivers
S_0x1faf3c0 .scope module, "CONTROL_SECTION" "control" 5 23, 6 6 0, S_0x1f2b310;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x1ee0ac0_0 .net "BOP", 12 9, L_0x1ffca40;  1 drivers
v0x1edd150_0 .net "BUFFER_IN", 7 0, L_0x20028a0;  1 drivers
v0x1edd240_0 .net "COND_OUT", 0 0, L_0x2003740;  1 drivers
v0x1ede670_0 .net "CONTROL_BITS", 23 13, L_0x1ffcae0;  alias, 1 drivers
v0x1ede730_0 .net "COUNT", 0 0, L_0x1ffc9a0;  1 drivers
v0x1edde80_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x1f6dd00_0;  1 drivers
v0x1ee1f00_0 .net "EIL_BAR", 0 0, L_0x2002e80;  alias, 1 drivers
v0x1ee1fa0_0 .net "GO_BAR", 0 0, v0x1ffc0c0_0;  alias, 1 drivers
L_0x7f9b6dd10018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ee1710_0 .net "HIGH", 0 0, L_0x7f9b6dd10018;  1 drivers
L_0x7f9b6dd10060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1ee5370_0 .net "HIGH8", 7 0, L_0x7f9b6dd10060;  1 drivers
v0x1ee5430_0 .net "JAM", 0 0, v0x1ffc1f0_0;  alias, 1 drivers
L_0x7f9b6dd100a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ee4b80_0 .net "LOW", 0 0, L_0x7f9b6dd100a8;  1 drivers
v0x1ee4c20_0 .net "MICROADDRESS", 7 0, L_0x2002de0;  alias, 1 drivers
v0x1ee7f10_0 .net "MICRO_AD_HIGH", 7 4, L_0x1ffc870;  1 drivers
v0x1ee7fd0_0 .net "MICRO_AD_LOW", 3 0, L_0x1ffc740;  1 drivers
v0x1e08450_0 .net "MPC_LOAD_BAR", 0 0, L_0x2004030;  1 drivers
v0x1e084f0_0 .net "MW", 23 0, L_0x2022040;  alias, 1 drivers
v0x1f73cf0_0 .net "NOTHING", 0 0, v0x1f34460_0;  1 drivers
v0x1ee17b0_0 .net "OPCODE", 3 0, v0x1ffc460_0;  alias, 1 drivers
v0x1f08800_0 .net "RESET", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f088a0_0 .net "STATUS_BITS", 3 0, L_0x2021bc0;  alias, 1 drivers
v0x1fa90f0_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
L_0x1ffc740 .part L_0x2022040, 0, 4;
L_0x1ffc870 .part L_0x2022040, 4, 4;
L_0x1ffc9a0 .part L_0x2022040, 8, 1;
L_0x1ffca40 .part L_0x2022040, 9, 4;
L_0x1ffcae0 .part L_0x2022040, 13, 11;
L_0x2003840 .part L_0x2021bc0, 2, 1;
L_0x2003920 .part L_0x2021bc0, 0, 1;
L_0x2003aa0 .part L_0x2021bc0, 1, 1;
L_0x2003b90 .part L_0x2021bc0, 3, 1;
L_0x2003c80 .part L_0x1ffca40, 0, 1;
L_0x2003d70 .part L_0x1ffca40, 1, 1;
L_0x2003f20 .part L_0x1ffca40, 2, 1;
L_0x20040a0 .part L_0x1ffca40, 3, 1;
S_0x1f08c70 .scope module, "COND_SELECT" "ta151_bar" 6 75, 7 7 0, S_0x1faf3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x2003680 .functor NOT 1, L_0x7f9b6dd100a8, C4<0>, C4<0>, C4<0>;
v0x1f338f0_0 .net "A", 0 0, L_0x2003c80;  1 drivers
v0x1f2bd70_0 .net "B", 0 0, L_0x2003d70;  1 drivers
v0x1f38bb0_0 .net "C", 0 0, L_0x2003f20;  1 drivers
v0x1f3bb40_0 .net "D0", 0 0, L_0x2003840;  1 drivers
v0x1f38f70_0 .net "D1", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f489d0_0 .net "D2", 0 0, L_0x2003920;  1 drivers
v0x1f47e80_0 .net "D3", 0 0, L_0x2003aa0;  1 drivers
v0x1f47330_0 .net "D4", 0 0, v0x1ffc0c0_0;  alias, 1 drivers
v0x1f467e0_0 .net "D5", 0 0, L_0x2003b90;  1 drivers
v0x1f45140_0 .net "D6", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f43960_0 .net "D7", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f3cd40_0 .net "EN", 0 0, L_0x2003680;  1 drivers
v0x1f3c8d0_0 .net "EN_BAR", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f4b0e0_0 .net "W", 0 0, L_0x2003740;  alias, 1 drivers
v0x1fa73c0_0 .net "Y", 0 0, v0x1f34460_0;  alias, 1 drivers
S_0x1f19090 .scope module, "U1" "jeff_74x151" 7 28, 8 2 0, S_0x1f08c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x2003740 .functor NOT 1, v0x1f34460_0, C4<0>, C4<0>, C4<0>;
v0x1f268b0_0 .net "a", 0 0, L_0x2003c80;  alias, 1 drivers
v0x1f25d60_0 .net "b", 0 0, L_0x2003d70;  alias, 1 drivers
v0x1f25210_0 .net "c", 0 0, L_0x2003f20;  alias, 1 drivers
v0x1f246c0_0 .net "d0", 0 0, L_0x2003840;  alias, 1 drivers
v0x1f23b70_0 .net "d1", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f22ff0_0 .net "d2", 0 0, L_0x2003920;  alias, 1 drivers
v0x1f22390_0 .net "d3", 0 0, L_0x2003aa0;  alias, 1 drivers
v0x1f1b770_0 .net "d4", 0 0, v0x1ffc0c0_0;  alias, 1 drivers
v0x1f1b300_0 .net "d5", 0 0, L_0x2003b90;  alias, 1 drivers
v0x1f37160_0 .net "d6", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f36620_0 .net "d7", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f35ae0_0 .net "en", 0 0, L_0x2003680;  alias, 1 drivers
v0x1f34fa0_0 .net "w", 0 0, L_0x2003740;  alias, 1 drivers
v0x1f34460_0 .var "y", 0 0;
E_0x1f16b90/0 .event edge, v0x1f35ae0_0, v0x1f25210_0, v0x1f25d60_0, v0x1f268b0_0;
E_0x1f16b90/1 .event edge, v0x1f246c0_0, v0x1f23b70_0, v0x1f22ff0_0, v0x1f22390_0;
E_0x1f16b90/2 .event edge, v0x1f1b770_0, v0x1f1b300_0, v0x1f23b70_0, v0x1f23b70_0;
E_0x1f16b90 .event/or E_0x1f16b90/0, E_0x1f16b90/1, E_0x1f16b90/2;
S_0x1ed9c60 .scope module, "COUNTER_8" "counter8" 6 46, 9 4 0, S_0x1faf3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x1f762a0_0 .net "CARRY", 0 0, L_0x1ffcfb0;  1 drivers
v0x1f76340_0 .net "COUNT", 0 0, L_0x1ffc9a0;  alias, 1 drivers
v0x1f7ae60_0 .net "COUNTER_IN_HIGH", 7 4, v0x1f6dd00_0;  alias, 1 drivers
v0x1f7af00_0 .net "COUNTER_IN_LOW", 3 0, L_0x1ffc740;  alias, 1 drivers
v0x1f796f0_0 .net "COUNTER_OUT", 7 0, L_0x20028a0;  alias, 1 drivers
L_0x7f9b6dd100f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f797b0_0 .net "HIGH", 0 0, L_0x7f9b6dd100f0;  1 drivers
v0x1f7e200_0 .net "MPC_LOAD_BAR", 0 0, L_0x2004030;  alias, 1 drivers
v0x1f7ca90_0 .net "NOTHING", 0 0, L_0x1fffd40;  1 drivers
v0x1f7cb30_0 .net "RESET", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f81630_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
L_0x1fff4b0 .part L_0x1ffc740, 0, 1;
L_0x1fff5e0 .part L_0x1ffc740, 1, 1;
L_0x1fff7a0 .part L_0x1ffc740, 2, 1;
L_0x1fff8d0 .part L_0x1ffc740, 3, 1;
L_0x20022d0 .part v0x1f6dd00_0, 0, 1;
L_0x2002400 .part v0x1f6dd00_0, 1, 1;
L_0x2002530 .part v0x1f6dd00_0, 2, 1;
L_0x2002660 .part v0x1f6dd00_0, 3, 1;
LS_0x20028a0_0_0 .concat8 [ 1 1 1 1], v0x1fab8a0_0, v0x1f934d0_0, v0x1f4bf10_0, v0x1f2a0d0_0;
LS_0x20028a0_0_4 .concat8 [ 1 1 1 1], v0x1f1a500_0, v0x1f06ee0_0, v0x1f3aab0_0, v0x1f1f930_0;
L_0x20028a0 .concat8 [ 4 4 0 0], LS_0x20028a0_0_0, LS_0x20028a0_0_4;
S_0x1ed9810 .scope module, "COUNTER1" "ta161_bar" 9 22, 10 7 0, S_0x1ed9c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1ef3e10_0 .net "A", 0 0, L_0x1fff4b0;  1 drivers
v0x1ef3910_0 .net "B", 0 0, L_0x1fff5e0;  1 drivers
v0x1ef24c0_0 .net "C", 0 0, L_0x1fff7a0;  1 drivers
v0x1ef41c0_0 .net "CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1ef4260_0 .net "CLR_BAR", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1ef7170_0 .net "D", 0 0, L_0x1fff8d0;  1 drivers
v0x1ef6d30_0 .net "ENP", 0 0, L_0x1ffc9a0;  alias, 1 drivers
v0x1ef6dd0_0 .net "ENT", 0 0, L_0x7f9b6dd100f0;  alias, 1 drivers
v0x1ef75e0_0 .net "LD_BAR", 0 0, L_0x2004030;  alias, 1 drivers
v0x1ef7680_0 .net "QA", 0 0, v0x1fab8a0_0;  1 drivers
v0x1ee9420_0 .net "QB", 0 0, v0x1f934d0_0;  1 drivers
v0x1ee94c0_0 .net "QC", 0 0, v0x1f4bf10_0;  1 drivers
v0x1f3bd90_0 .net "QD", 0 0, v0x1f2a0d0_0;  1 drivers
v0x1f3be30_0 .net "RCO", 0 0, L_0x1ffcfb0;  alias, 1 drivers
S_0x1f06a30 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x1ed9810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1ffc7e0 .functor AND 1, L_0x7f9b6dd100f0, v0x1f2a0d0_0, C4<1>, C4<1>;
L_0x1ffcdb0 .functor AND 1, L_0x1ffc7e0, v0x1f4bf10_0, C4<1>, C4<1>;
L_0x1ffceb0 .functor AND 1, L_0x1ffcdb0, v0x1f934d0_0, C4<1>, C4<1>;
L_0x1ffcfb0 .functor AND 1, L_0x1ffceb0, v0x1fab8a0_0, C4<1>, C4<1>;
L_0x1ffd0b0 .functor NOT 1, L_0x2004030, C4<0>, C4<0>, C4<0>;
L_0x1ffd120 .functor AND 1, L_0x7f9b6dd100f0, L_0x1ffc9a0, C4<1>, C4<1>;
L_0x1ffd190 .functor AND 1, L_0x1ffd120, v0x1f4bf10_0, C4<1>, C4<1>;
L_0x1ffd200 .functor AND 1, L_0x1ffd190, v0x1f934d0_0, C4<1>, C4<1>;
L_0x1ffd270 .functor AND 1, L_0x1ffd200, v0x1fab8a0_0, C4<1>, C4<1>;
L_0x1ffdaa0 .functor AND 1, L_0x1ffd120, v0x1f934d0_0, C4<1>, C4<1>;
L_0x1ffdb90 .functor AND 1, L_0x1ffdaa0, v0x1fab8a0_0, C4<1>, C4<1>;
L_0x1ffe310 .functor AND 1, L_0x1ffd120, v0x1fab8a0_0, C4<1>, C4<1>;
L_0x1ffeb60 .functor BUFZ 1, L_0x1ffd120, C4<0>, C4<0>, C4<0>;
v0x1f4f5d0_0 .net *"_ivl_0", 0 0, L_0x1ffc7e0;  1 drivers
v0x1f96550_0 .net *"_ivl_12", 0 0, L_0x1ffd190;  1 drivers
v0x1f97250_0 .net *"_ivl_14", 0 0, L_0x1ffd200;  1 drivers
v0x1f96ec0_0 .net *"_ivl_18", 0 0, L_0x1ffdaa0;  1 drivers
v0x1f95670_0 .net *"_ivl_2", 0 0, L_0x1ffcdb0;  1 drivers
v0x1f94fd0_0 .net *"_ivl_4", 0 0, L_0x1ffceb0;  1 drivers
v0x1f73880_0 .net "a", 0 0, L_0x1fff4b0;  alias, 1 drivers
v0x1f73920_0 .net "b", 0 0, L_0x1fff5e0;  alias, 1 drivers
v0x1f745a0_0 .net "c", 0 0, L_0x1fff7a0;  alias, 1 drivers
v0x1f52d60_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f52e00_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f4c5f0_0 .net "d", 0 0, L_0x1fff8d0;  alias, 1 drivers
v0x1eec300_0 .net "enp", 0 0, L_0x1ffc9a0;  alias, 1 drivers
v0x1eec3a0_0 .net "ent", 0 0, L_0x7f9b6dd100f0;  alias, 1 drivers
v0x1eebff0_0 .net "ent_and_enp", 0 0, L_0x1ffd120;  1 drivers
v0x1eec090_0 .net "feedback_qa", 0 0, L_0x1ffeb60;  1 drivers
v0x1eebce0_0 .net "feedback_qb", 0 0, L_0x1ffe310;  1 drivers
v0x1eebd80_0 .net "feedback_qc", 0 0, L_0x1ffdb90;  1 drivers
v0x1eedb40_0 .net "feedback_qd", 0 0, L_0x1ffd270;  1 drivers
v0x1ef04e0_0 .net "ld", 0 0, L_0x1ffd0b0;  1 drivers
v0x1ef0580_0 .net "ld_bar", 0 0, L_0x2004030;  alias, 1 drivers
v0x1ef00a0_0 .net "qa", 0 0, v0x1fab8a0_0;  alias, 1 drivers
v0x1ef0140_0 .net "qb", 0 0, v0x1f934d0_0;  alias, 1 drivers
v0x1eeec50_0 .net "qc", 0 0, v0x1f4bf10_0;  alias, 1 drivers
v0x1ef0950_0 .net "qd", 0 0, v0x1f2a0d0_0;  alias, 1 drivers
v0x1ef3d50_0 .net "rco", 0 0, L_0x1ffcfb0;  alias, 1 drivers
S_0x1efc830 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x1f06a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1ffec40 .functor OR 1, L_0x1ffeb60, L_0x1ffd0b0, C4<0>, C4<0>;
L_0x1ffecd0 .functor AND 1, L_0x1ffd0b0, L_0x1ffefe0, C4<1>, C4<1>;
L_0x1ffd570 .functor NOT 1, L_0x1ffecd0, C4<0>, C4<0>, C4<0>;
L_0x1ffef70 .functor AND 1, L_0x1fff4b0, L_0x1ffd0b0, C4<1>, C4<1>;
L_0x1ffefe0 .functor NOT 1, L_0x1ffef70, C4<0>, C4<0>, C4<0>;
L_0x1fff0a0 .functor AND 1, L_0x1ffd570, L_0x1ffec40, C4<1>, C4<1>;
L_0x1fff200 .functor AND 1, L_0x1ffefe0, L_0x1ffec40, C4<1>, C4<1>;
v0x1f4b620_0 .net "NOTHING", 0 0, L_0x1fff2c0;  1 drivers
v0x1f4b6c0_0 .net *"_ivl_2", 0 0, L_0x1ffecd0;  1 drivers
v0x1f4a890_0 .net *"_ivl_6", 0 0, L_0x1ffef70;  1 drivers
v0x1f39730_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f39350_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f393f0_0 .net "data", 0 0, L_0x1fff4b0;  alias, 1 drivers
v0x1f39b10_0 .net "feedback", 0 0, L_0x1ffeb60;  alias, 1 drivers
v0x1f39bb0_0 .net "j", 0 0, L_0x1fff0a0;  1 drivers
v0x1f18540_0 .net "k", 0 0, L_0x1fff200;  1 drivers
v0x1f18160_0 .net "ld", 0 0, L_0x1ffd0b0;  alias, 1 drivers
v0x1f18200_0 .net "q", 0 0, v0x1fab8a0_0;  alias, 1 drivers
v0x1f18920_0 .net "to_j", 0 0, L_0x1ffd570;  1 drivers
v0x1f189c0_0 .net "to_j_and_k", 0 0, L_0x1ffec40;  1 drivers
v0x1f71060_0 .net "to_k", 0 0, L_0x1ffefe0;  1 drivers
S_0x1f2afb0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1efc830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1fff2c0 .functor NOT 1, v0x1fab8a0_0, C4<0>, C4<0>, C4<0>;
v0x1fa7180_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fadbe0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1fa67b0_0 .net "j", 0 0, L_0x1fff0a0;  alias, 1 drivers
v0x1fad210_0 .net "k", 0 0, L_0x1fff200;  alias, 1 drivers
v0x1fab8a0_0 .var "q", 0 0;
v0x1faa530_0 .net "q_bar", 0 0, L_0x1fff2c0;  alias, 1 drivers
E_0x1fa7fc0/0 .event negedge, v0x1fadbe0_0;
E_0x1fa7fc0/1 .event posedge, v0x1fa7180_0;
E_0x1fa7fc0 .event/or E_0x1fa7fc0/0, E_0x1fa7fc0/1;
S_0x1f09210 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x1f06a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1ffe4f0 .functor OR 1, L_0x1ffe310, L_0x1ffd0b0, C4<0>, C4<0>;
L_0x1ffe580 .functor AND 1, L_0x1ffd0b0, L_0x1ffe6f0, C4<1>, C4<1>;
L_0x1ffe610 .functor NOT 1, L_0x1ffe580, C4<0>, C4<0>, C4<0>;
L_0x1ffe680 .functor AND 1, L_0x1fff5e0, L_0x1ffd0b0, C4<1>, C4<1>;
L_0x1ffe6f0 .functor NOT 1, L_0x1ffe680, C4<0>, C4<0>, C4<0>;
L_0x1ffe800 .functor AND 1, L_0x1ffe610, L_0x1ffe4f0, C4<1>, C4<1>;
L_0x1ffe9a0 .functor AND 1, L_0x1ffe6f0, L_0x1ffe4f0, C4<1>, C4<1>;
v0x1f92c70_0 .net "NOTHING", 0 0, L_0x1ffea60;  1 drivers
v0x1f92870_0 .net *"_ivl_2", 0 0, L_0x1ffe580;  1 drivers
v0x1f73020_0 .net *"_ivl_6", 0 0, L_0x1ffe680;  1 drivers
v0x1f72c40_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f72ce0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f72860_0 .net "data", 0 0, L_0x1fff5e0;  alias, 1 drivers
v0x1f71c50_0 .net "feedback", 0 0, L_0x1ffe310;  alias, 1 drivers
v0x1f71870_0 .net "j", 0 0, L_0x1ffe800;  1 drivers
v0x1f71910_0 .net "k", 0 0, L_0x1ffe9a0;  1 drivers
v0x1f741f0_0 .net "ld", 0 0, L_0x1ffd0b0;  alias, 1 drivers
v0x1e1bf60_0 .net "q", 0 0, v0x1f934d0_0;  alias, 1 drivers
v0x1dd2eb0_0 .net "to_j", 0 0, L_0x1ffe610;  1 drivers
v0x1dd2f50_0 .net "to_j_and_k", 0 0, L_0x1ffe4f0;  1 drivers
v0x1faba50_0 .net "to_k", 0 0, L_0x1ffe6f0;  1 drivers
S_0x1f09690 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1f09210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1ffea60 .functor NOT 1, v0x1f934d0_0, C4<0>, C4<0>, C4<0>;
v0x1f943f0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f94010_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f940b0_0 .net "j", 0 0, L_0x1ffe800;  alias, 1 drivers
v0x1f93430_0 .net "k", 0 0, L_0x1ffe9a0;  alias, 1 drivers
v0x1f934d0_0 .var "q", 0 0;
v0x1f93050_0 .net "q_bar", 0 0, L_0x1ffea60;  alias, 1 drivers
S_0x1fac690 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x1f06a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1ffdc50 .functor OR 1, L_0x1ffdb90, L_0x1ffd0b0, C4<0>, C4<0>;
L_0x1ffdce0 .functor AND 1, L_0x1ffd0b0, L_0x1ffdea0, C4<1>, C4<1>;
L_0x1ffdd70 .functor NOT 1, L_0x1ffdce0, C4<0>, C4<0>, C4<0>;
L_0x1ffde30 .functor AND 1, L_0x1fff7a0, L_0x1ffd0b0, C4<1>, C4<1>;
L_0x1ffdea0 .functor NOT 1, L_0x1ffde30, C4<0>, C4<0>, C4<0>;
L_0x1ffdfb0 .functor AND 1, L_0x1ffdd70, L_0x1ffdc50, C4<1>, C4<1>;
L_0x1ffe150 .functor AND 1, L_0x1ffdea0, L_0x1ffdc50, C4<1>, C4<1>;
v0x1f4bc00_0 .net "NOTHING", 0 0, L_0x1ffe210;  1 drivers
v0x1f4bcc0_0 .net *"_ivl_2", 0 0, L_0x1ffdce0;  1 drivers
v0x1f4b8f0_0 .net *"_ivl_6", 0 0, L_0x1ffde30;  1 drivers
v0x1f4b9b0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f39ef0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f39f90_0 .net "data", 0 0, L_0x1fff7a0;  alias, 1 drivers
v0x1f2c4b0_0 .net "feedback", 0 0, L_0x1ffdb90;  alias, 1 drivers
v0x1f2c570_0 .net "j", 0 0, L_0x1ffdfb0;  1 drivers
v0x1f2c170_0 .net "k", 0 0, L_0x1ffe150;  1 drivers
v0x1f32c90_0 .net "ld", 0 0, L_0x1ffd0b0;  alias, 1 drivers
v0x1f32d30_0 .net "q", 0 0, v0x1f4bf10_0;  alias, 1 drivers
v0x1f2b650_0 .net "to_j", 0 0, L_0x1ffdd70;  1 drivers
v0x1f2b6f0_0 .net "to_j_and_k", 0 0, L_0x1ffdc50;  1 drivers
v0x1f2aca0_0 .net "to_k", 0 0, L_0x1ffdea0;  1 drivers
S_0x1faad00 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1fac690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1ffe210 .functor NOT 1, v0x1f4bf10_0, C4<0>, C4<0>, C4<0>;
v0x1f4cbd0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f4c530_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f4c220_0 .net "j", 0 0, L_0x1ffdfb0;  alias, 1 drivers
v0x1f4c2c0_0 .net "k", 0 0, L_0x1ffe150;  alias, 1 drivers
v0x1f4bf10_0 .var "q", 0 0;
v0x1f4bfb0_0 .net "q_bar", 0 0, L_0x1ffe210;  alias, 1 drivers
S_0x1fa9990 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x1f06a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1ffd330 .functor OR 1, L_0x1ffd270, L_0x1ffd0b0, C4<0>, C4<0>;
L_0x1ffd3a0 .functor AND 1, L_0x1ffd0b0, L_0x1ffd680, C4<1>, C4<1>;
L_0x1ffd410 .functor NOT 1, L_0x1ffd3a0, C4<0>, C4<0>, C4<0>;
L_0x1ffd500 .functor AND 1, L_0x1fff8d0, L_0x1ffd0b0, C4<1>, C4<1>;
L_0x1ffd680 .functor NOT 1, L_0x1ffd500, C4<0>, C4<0>, C4<0>;
L_0x1ffd740 .functor AND 1, L_0x1ffd410, L_0x1ffd330, C4<1>, C4<1>;
L_0x1ffd8e0 .functor AND 1, L_0x1ffd680, L_0x1ffd330, C4<1>, C4<1>;
v0x1f0a4d0_0 .net "NOTHING", 0 0, L_0x1ffd9a0;  1 drivers
v0x1f0a590_0 .net *"_ivl_2", 0 0, L_0x1ffd3a0;  1 drivers
v0x1f0b220_0 .net *"_ivl_6", 0 0, L_0x1ffd500;  1 drivers
v0x1f0ae90_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f0af30_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f11aa0_0 .net "data", 0 0, L_0x1fff8d0;  alias, 1 drivers
v0x1f11b40_0 .net "feedback", 0 0, L_0x1ffd270;  alias, 1 drivers
v0x1f50d30_0 .net "j", 0 0, L_0x1ffd740;  1 drivers
v0x1f50dd0_0 .net "k", 0 0, L_0x1ffd8e0;  1 drivers
v0x1f50b40_0 .net "ld", 0 0, L_0x1ffd0b0;  alias, 1 drivers
v0x1f52220_0 .net "q", 0 0, v0x1f2a0d0_0;  alias, 1 drivers
v0x1f4e0e0_0 .net "to_j", 0 0, L_0x1ffd410;  1 drivers
v0x1f4e180_0 .net "to_j_and_k", 0 0, L_0x1ffd330;  1 drivers
v0x1f4de30_0 .net "to_k", 0 0, L_0x1ffd680;  1 drivers
S_0x1fa8610 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1fa9990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1ffd9a0 .functor NOT 1, v0x1f2a0d0_0, C4<0>, C4<0>, C4<0>;
v0x1f2a680_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f2a720_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f2a3c0_0 .net "j", 0 0, L_0x1ffd740;  alias, 1 drivers
v0x1f2a460_0 .net "k", 0 0, L_0x1ffd8e0;  alias, 1 drivers
v0x1f2a0d0_0 .var "q", 0 0;
v0x1f0a010_0 .net "q_bar", 0 0, L_0x1ffd9a0;  alias, 1 drivers
S_0x1f3dd00 .scope module, "COUNTER2" "ta161_bar" 9 40, 10 7 0, S_0x1ed9c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1f99770_0 .net "A", 0 0, L_0x20022d0;  1 drivers
v0x1f98af0_0 .net "B", 0 0, L_0x2002400;  1 drivers
v0x1f51f70_0 .net "C", 0 0, L_0x2002530;  1 drivers
v0x1f52060_0 .net "CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f85b40_0 .net "CLR_BAR", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f85c30_0 .net "D", 0 0, L_0x2002660;  1 drivers
v0x1f887e0_0 .net "ENP", 0 0, L_0x1ffc9a0;  alias, 1 drivers
v0x1f88880_0 .net "ENT", 0 0, L_0x1ffcfb0;  alias, 1 drivers
v0x1f8a450_0 .net "LD_BAR", 0 0, L_0x2004030;  alias, 1 drivers
v0x1f8a4f0_0 .net "QA", 0 0, v0x1f1a500_0;  1 drivers
v0x1f8b480_0 .net "QB", 0 0, v0x1f06ee0_0;  1 drivers
v0x1f8b520_0 .net "QC", 0 0, v0x1f3aab0_0;  1 drivers
v0x1f77a10_0 .net "QD", 0 0, v0x1f1f930_0;  1 drivers
v0x1f77ab0_0 .net "RCO", 0 0, L_0x1fffd40;  alias, 1 drivers
S_0x1f43480 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x1f3dd00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1fffa00 .functor AND 1, L_0x1ffcfb0, v0x1f1f930_0, C4<1>, C4<1>;
L_0x1fffb20 .functor AND 1, L_0x1fffa00, v0x1f3aab0_0, C4<1>, C4<1>;
L_0x1fffc40 .functor AND 1, L_0x1fffb20, v0x1f06ee0_0, C4<1>, C4<1>;
L_0x1fffd40 .functor AND 1, L_0x1fffc40, v0x1f1a500_0, C4<1>, C4<1>;
L_0x1fffe40 .functor NOT 1, L_0x2004030, C4<0>, C4<0>, C4<0>;
L_0x1f7e2a0 .functor AND 1, L_0x1ffcfb0, L_0x1ffc9a0, C4<1>, C4<1>;
L_0x1f98c00 .functor AND 1, L_0x1f7e2a0, v0x1f3aab0_0, C4<1>, C4<1>;
L_0x20000d0 .functor AND 1, L_0x1f98c00, v0x1f06ee0_0, C4<1>, C4<1>;
L_0x2000140 .functor AND 1, L_0x20000d0, v0x1f1a500_0, C4<1>, C4<1>;
L_0x20008e0 .functor AND 1, L_0x1f7e2a0, v0x1f06ee0_0, C4<1>, C4<1>;
L_0x2000970 .functor AND 1, L_0x20008e0, v0x1f1a500_0, C4<1>, C4<1>;
L_0x20010f0 .functor AND 1, L_0x1f7e2a0, v0x1f1a500_0, C4<1>, C4<1>;
L_0x2001940 .functor BUFZ 1, L_0x1f7e2a0, C4<0>, C4<0>, C4<0>;
v0x1f10940_0 .net *"_ivl_0", 0 0, L_0x1fffa00;  1 drivers
v0x1f10a40_0 .net *"_ivl_12", 0 0, L_0x1f98c00;  1 drivers
v0x1f0fcc0_0 .net *"_ivl_14", 0 0, L_0x20000d0;  1 drivers
v0x1f0fdb0_0 .net *"_ivl_18", 0 0, L_0x20008e0;  1 drivers
v0x1f0f040_0 .net *"_ivl_2", 0 0, L_0x1fffb20;  1 drivers
v0x1f0f100_0 .net *"_ivl_4", 0 0, L_0x1fffc40;  1 drivers
v0x1f0e3c0_0 .net "a", 0 0, L_0x20022d0;  alias, 1 drivers
v0x1f0e460_0 .net "b", 0 0, L_0x2002400;  alias, 1 drivers
v0x1f0d740_0 .net "c", 0 0, L_0x2002530;  alias, 1 drivers
v0x1f0d7e0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f0cac0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f0cb60_0 .net "d", 0 0, L_0x2002660;  alias, 1 drivers
v0x1f4f320_0 .net "enp", 0 0, L_0x1ffc9a0;  alias, 1 drivers
v0x1f4f3c0_0 .net "ent", 0 0, L_0x1ffcfb0;  alias, 1 drivers
v0x1f960f0_0 .net "ent_and_enp", 0 0, L_0x1f7e2a0;  1 drivers
v0x1f96190_0 .net "feedback_qa", 0 0, L_0x2001940;  1 drivers
v0x1f97e70_0 .net "feedback_qb", 0 0, L_0x20010f0;  1 drivers
v0x1f97f10_0 .net "feedback_qc", 0 0, L_0x2000970;  1 drivers
v0x1f9c970_0 .net "feedback_qd", 0 0, L_0x2000140;  1 drivers
v0x1f9ca40_0 .net "ld", 0 0, L_0x1fffe40;  1 drivers
v0x1f9bcf0_0 .net "ld_bar", 0 0, L_0x2004030;  alias, 1 drivers
v0x1f9bd90_0 .net "qa", 0 0, v0x1f1a500_0;  alias, 1 drivers
v0x1f9b070_0 .net "qb", 0 0, v0x1f06ee0_0;  alias, 1 drivers
v0x1f9b160_0 .net "qc", 0 0, v0x1f3aab0_0;  alias, 1 drivers
v0x1f9a3f0_0 .net "qd", 0 0, v0x1f1f930_0;  alias, 1 drivers
v0x1f9a4e0_0 .net "rco", 0 0, L_0x1fffd40;  alias, 1 drivers
S_0x1f42800 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x1f43480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x2001a20 .functor OR 1, L_0x2001940, L_0x1fffe40, C4<0>, C4<0>;
L_0x2001ab0 .functor AND 1, L_0x1fffe40, L_0x2001dc0, C4<1>, C4<1>;
L_0x2000430 .functor NOT 1, L_0x2001ab0, C4<0>, C4<0>, C4<0>;
L_0x2001d50 .functor AND 1, L_0x20022d0, L_0x1fffe40, C4<1>, C4<1>;
L_0x2001dc0 .functor NOT 1, L_0x2001d50, C4<0>, C4<0>, C4<0>;
L_0x2001e80 .functor AND 1, L_0x2000430, L_0x2001a20, C4<1>, C4<1>;
L_0x2002020 .functor AND 1, L_0x2001dc0, L_0x2001a20, C4<1>, C4<1>;
v0x1f19ee0_0 .net "NOTHING", 0 0, L_0x20020e0;  1 drivers
v0x1f19fa0_0 .net *"_ivl_2", 0 0, L_0x2001ab0;  1 drivers
v0x1f198c0_0 .net *"_ivl_6", 0 0, L_0x2001d50;  1 drivers
v0x1f19980_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fa6cc0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1fa6d60_0 .net "data", 0 0, L_0x20022d0;  alias, 1 drivers
v0x1fa6620_0 .net "feedback", 0 0, L_0x2001940;  alias, 1 drivers
v0x1fa66e0_0 .net "j", 0 0, L_0x2001e80;  1 drivers
v0x1fa6310_0 .net "k", 0 0, L_0x2002020;  1 drivers
v0x1fa63b0_0 .net "ld", 0 0, L_0x1fffe40;  alias, 1 drivers
v0x1fa6000_0 .net "q", 0 0, v0x1f1a500_0;  alias, 1 drivers
v0x1fa5cf0_0 .net "to_j", 0 0, L_0x2000430;  1 drivers
v0x1fa5d90_0 .net "to_j_and_k", 0 0, L_0x2001a20;  1 drivers
v0x1fa59e0_0 .net "to_k", 0 0, L_0x2001dc0;  1 drivers
S_0x1f41b80 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1f42800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x20020e0 .functor NOT 1, v0x1f1a500_0, C4<0>, C4<0>, C4<0>;
v0x1f3adc0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f3ae60_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f1aba0_0 .net "j", 0 0, L_0x2001e80;  alias, 1 drivers
v0x1f1ac40_0 .net "k", 0 0, L_0x2002020;  alias, 1 drivers
v0x1f1a500_0 .var "q", 0 0;
v0x1f1a1f0_0 .net "q_bar", 0 0, L_0x20020e0;  alias, 1 drivers
S_0x1f40f00 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x1f43480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x20012d0 .functor OR 1, L_0x20010f0, L_0x1fffe40, C4<0>, C4<0>;
L_0x2001360 .functor AND 1, L_0x1fffe40, L_0x20014d0, C4<1>, C4<1>;
L_0x20013f0 .functor NOT 1, L_0x2001360, C4<0>, C4<0>, C4<0>;
L_0x2001460 .functor AND 1, L_0x2002400, L_0x1fffe40, C4<1>, C4<1>;
L_0x20014d0 .functor NOT 1, L_0x2001460, C4<0>, C4<0>, C4<0>;
L_0x20015e0 .functor AND 1, L_0x20013f0, L_0x20012d0, C4<1>, C4<1>;
L_0x2001780 .functor AND 1, L_0x20014d0, L_0x20012d0, C4<1>, C4<1>;
v0x1efd690_0 .net "NOTHING", 0 0, L_0x2001840;  1 drivers
v0x1efd730_0 .net *"_ivl_2", 0 0, L_0x2001360;  1 drivers
v0x1efd380_0 .net *"_ivl_6", 0 0, L_0x2001460;  1 drivers
v0x1efd070_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1efd110_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f735f0_0 .net "data", 0 0, L_0x2002400;  alias, 1 drivers
v0x1f73690_0 .net "feedback", 0 0, L_0x20010f0;  alias, 1 drivers
v0x1f18d00_0 .net "j", 0 0, L_0x20015e0;  1 drivers
v0x1f18da0_0 .net "k", 0 0, L_0x2001780;  1 drivers
v0x1f4ac70_0 .net "ld", 0 0, L_0x1fffe40;  alias, 1 drivers
v0x1f4ad40_0 .net "q", 0 0, v0x1f06ee0_0;  alias, 1 drivers
v0x1f4b470_0 .net "to_j", 0 0, L_0x20013f0;  1 drivers
v0x1f4b510_0 .net "to_j_and_k", 0 0, L_0x20012d0;  1 drivers
v0x1f93810_0 .net "to_k", 0 0, L_0x20014d0;  1 drivers
S_0x1f40280 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1f40f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x2001840 .functor NOT 1, v0x1f06ee0_0, C4<0>, C4<0>, C4<0>;
v0x1f91dd0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f91e70_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f523c0_0 .net "j", 0 0, L_0x20015e0;  alias, 1 drivers
v0x1f06e40_0 .net "k", 0 0, L_0x2001780;  alias, 1 drivers
v0x1f06ee0_0 .var "q", 0 0;
v0x1eeb140_0 .net "q_bar", 0 0, L_0x2001840;  alias, 1 drivers
S_0x1f3f600 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x1f43480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x2000a30 .functor OR 1, L_0x2000970, L_0x1fffe40, C4<0>, C4<0>;
L_0x2000ac0 .functor AND 1, L_0x1fffe40, L_0x2000c80, C4<1>, C4<1>;
L_0x2000b50 .functor NOT 1, L_0x2000ac0, C4<0>, C4<0>, C4<0>;
L_0x2000c10 .functor AND 1, L_0x2002530, L_0x1fffe40, C4<1>, C4<1>;
L_0x2000c80 .functor NOT 1, L_0x2000c10, C4<0>, C4<0>, C4<0>;
L_0x2000d90 .functor AND 1, L_0x2000b50, L_0x2000a30, C4<1>, C4<1>;
L_0x2000f30 .functor AND 1, L_0x2000c80, L_0x2000a30, C4<1>, C4<1>;
v0x1f327b0_0 .net "NOTHING", 0 0, L_0x2000ff0;  1 drivers
v0x1f32850_0 .net *"_ivl_2", 0 0, L_0x2000ac0;  1 drivers
v0x1f31b30_0 .net *"_ivl_6", 0 0, L_0x2000c10;  1 drivers
v0x1f31c20_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f30eb0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f30fa0_0 .net "data", 0 0, L_0x2002530;  alias, 1 drivers
v0x1f30230_0 .net "feedback", 0 0, L_0x2000970;  alias, 1 drivers
v0x1f302d0_0 .net "j", 0 0, L_0x2000d90;  1 drivers
v0x1f2f5b0_0 .net "k", 0 0, L_0x2000f30;  1 drivers
v0x1f2f680_0 .net "ld", 0 0, L_0x1fffe40;  alias, 1 drivers
v0x1f2e930_0 .net "q", 0 0, v0x1f3aab0_0;  alias, 1 drivers
v0x1f2e9d0_0 .net "to_j", 0 0, L_0x2000b50;  1 drivers
v0x1f2dcb0_0 .net "to_j_and_k", 0 0, L_0x2000a30;  1 drivers
v0x1f2dd50_0 .net "to_k", 0 0, L_0x2000c80;  1 drivers
S_0x1f3d0a0 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1f3f600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x2000ff0 .functor NOT 1, v0x1f3aab0_0, C4<0>, C4<0>, C4<0>;
v0x1eda290_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1eda350_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f3e980_0 .net "j", 0 0, L_0x2000d90;  alias, 1 drivers
v0x1f3ea20_0 .net "k", 0 0, L_0x2000f30;  alias, 1 drivers
v0x1f3aab0_0 .var "q", 0 0;
v0x1f2d030_0 .net "q_bar", 0 0, L_0x2000ff0;  alias, 1 drivers
S_0x1f1c730 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x1f43480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x2000200 .functor OR 1, L_0x2000140, L_0x1fffe40, C4<0>, C4<0>;
L_0x2000270 .functor AND 1, L_0x1fffe40, L_0x1f9d700, C4<1>, C4<1>;
L_0x2000300 .functor NOT 1, L_0x2000270, C4<0>, C4<0>, C4<0>;
L_0x20003c0 .functor AND 1, L_0x2002660, L_0x1fffe40, C4<1>, C4<1>;
L_0x1f9d700 .functor NOT 1, L_0x20003c0, C4<0>, C4<0>, C4<0>;
L_0x20005e0 .functor AND 1, L_0x2000300, L_0x2000200, C4<1>, C4<1>;
L_0x2000740 .functor AND 1, L_0x1f9d700, L_0x2000200, C4<1>, C4<1>;
v0x1f1ecb0_0 .net "NOTHING", 0 0, L_0x2000800;  1 drivers
v0x1f1ed70_0 .net *"_ivl_2", 0 0, L_0x2000270;  1 drivers
v0x1f1e030_0 .net *"_ivl_6", 0 0, L_0x20003c0;  1 drivers
v0x1f1e100_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f1bad0_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f1bb70_0 .net "data", 0 0, L_0x2002660;  alias, 1 drivers
v0x1f1d3b0_0 .net "feedback", 0 0, L_0x2000140;  alias, 1 drivers
v0x1f1d470_0 .net "j", 0 0, L_0x20005e0;  1 drivers
v0x1f19bd0_0 .net "k", 0 0, L_0x2000740;  1 drivers
v0x1f19c70_0 .net "ld", 0 0, L_0x1fffe40;  alias, 1 drivers
v0x1f0be40_0 .net "q", 0 0, v0x1f1f930_0;  alias, 1 drivers
v0x1f0bf10_0 .net "to_j", 0 0, L_0x2000300;  1 drivers
v0x1f115c0_0 .net "to_j_and_k", 0 0, L_0x2000200;  1 drivers
v0x1f11660_0 .net "to_k", 0 0, L_0x1f9d700;  1 drivers
S_0x1f21230 .scope module, "JK" "jk_flip_flop" 12 24, 13 2 0, S_0x1f1c730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x2000800 .functor NOT 1, v0x1f1f930_0, C4<0>, C4<0>, C4<0>;
v0x1f205b0_0 .net "clk", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1f20670_0 .net "clr_bar", 0 0, v0x1ffc500_0;  alias, 1 drivers
v0x1f529f0_0 .net "j", 0 0, L_0x20005e0;  alias, 1 drivers
v0x1efc500_0 .net "k", 0 0, L_0x2000740;  alias, 1 drivers
v0x1f1f930_0 .var "q", 0 0;
v0x1f1fa20_0 .net "q_bar", 0 0, L_0x2000800;  alias, 1 drivers
S_0x1f7fe30 .scope module, "MUX8" "ta157_8" 6 57, 14 7 0, S_0x1faf3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1eddf40 .functor NOT 1, L_0x7f9b6dd100a8, C4<0>, C4<0>, C4<0>;
v0x1f561d0_0 .net "A8", 7 0, L_0x20028a0;  alias, 1 drivers
v0x1f562b0_0 .net "B8", 7 0, L_0x7f9b6dd10060;  alias, 1 drivers
v0x1f54a60_0 .net "EN", 0 0, L_0x1eddf40;  1 drivers
v0x1f54b50_0 .net "EN_BAR", 0 0, L_0x7f9b6dd100a8;  alias, 1 drivers
v0x1f59620_0 .net "S", 0 0, v0x1ffc1f0_0;  alias, 1 drivers
v0x1f57eb0_0 .net "Y8", 7 0, L_0x2002de0;  alias, 1 drivers
L_0x2002b60 .part L_0x20028a0, 0, 4;
L_0x2002c00 .part L_0x7f9b6dd10060, 0, 4;
L_0x2002ca0 .part L_0x20028a0, 4, 4;
L_0x2002d40 .part L_0x7f9b6dd10060, 4, 4;
L_0x2002de0 .concat8 [ 4 4 0 0], v0x1f91160_0, v0x1f69c40_0;
S_0x1f90500 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1f7fe30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1f8f540_0 .net "a", 3 0, L_0x2002b60;  1 drivers
v0x1f8f640_0 .net "b", 3 0, L_0x2002c00;  1 drivers
v0x1f8dd80_0 .net "en", 0 0, L_0x1eddf40;  alias, 1 drivers
v0x1f8de20_0 .net "s", 0 0, v0x1ffc1f0_0;  alias, 1 drivers
v0x1f91160_0 .var "y", 3 0;
E_0x1f4df50 .event edge, v0x1f8dd80_0, v0x1f8de20_0, v0x1f8f540_0, v0x1f8f640_0;
S_0x1f64300 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1f7fe30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1f66fa0_0 .net "a", 3 0, L_0x2002ca0;  1 drivers
v0x1f670a0_0 .net "b", 3 0, L_0x2002d40;  1 drivers
v0x1f68c10_0 .net "en", 0 0, L_0x1eddf40;  alias, 1 drivers
v0x1f68cb0_0 .net "s", 0 0, v0x1ffc1f0_0;  alias, 1 drivers
v0x1f69c40_0 .var "y", 3 0;
E_0x1f730e0 .event edge, v0x1f8dd80_0, v0x1f8de20_0, v0x1f66fa0_0, v0x1f670a0_0;
S_0x1f5c9c0 .scope module, "OPCODEDEC0" "opcodedec" 6 66, 16 6 0, S_0x1faf3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x2002e80 .functor BUFZ 1, L_0x20031c0, C4<0>, C4<0>, C4<0>;
v0x1ef34a0_0 .net "EIL_BAR", 0 0, L_0x2002e80;  alias, 1 drivers
L_0x7f9b6dd10138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ef3580_0 .net "LOW", 0 0, L_0x7f9b6dd10138;  1 drivers
v0x1ef2cb0_0 .net "MW_AD_HIGH", 7 4, L_0x1ffc870;  alias, 1 drivers
v0x1ef2da0_0 .net "MW_BOP", 12 9, L_0x1ffca40;  alias, 1 drivers
v0x1ef68c0_0 .net "OPCODE", 3 0, v0x1ffc460_0;  alias, 1 drivers
v0x1ef60d0_0 .net "TO_COUNTER", 7 4, v0x1f6dd00_0;  alias, 1 drivers
v0x1ef6190_0 .net "W1", 0 0, L_0x20031c0;  1 drivers
L_0x2003280 .part L_0x1ffca40, 0, 1;
L_0x2003370 .part L_0x1ffca40, 1, 1;
L_0x20034f0 .part L_0x1ffca40, 2, 1;
L_0x2003590 .part L_0x1ffca40, 3, 1;
S_0x1f5b250 .scope module, "U1" "ta157_4" 16 22, 17 7 0, S_0x1f5c9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x2003000 .functor NOT 1, L_0x7f9b6dd10138, C4<0>, C4<0>, C4<0>;
v0x1f6c540_0 .net "A4", 3 0, v0x1ffc460_0;  alias, 1 drivers
v0x1f6c600_0 .net "B4", 3 0, L_0x1ffc870;  alias, 1 drivers
v0x1f6f920_0 .net "EN", 0 0, L_0x2003000;  1 drivers
v0x1f6fa20_0 .net "EN_BAR", 0 0, L_0x7f9b6dd10138;  alias, 1 drivers
v0x1eda630_0 .net "S", 0 0, L_0x20031c0;  alias, 1 drivers
v0x1eda720_0 .net "Y4", 3 0, v0x1f6dd00_0;  alias, 1 drivers
S_0x1f5fd60 .scope module, "MUX0" "jeff_74x157" 17 19, 15 2 0, S_0x1f5b250;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1f5e5f0_0 .net "a", 3 0, v0x1ffc460_0;  alias, 1 drivers
v0x1f5e6f0_0 .net "b", 3 0, L_0x1ffc870;  alias, 1 drivers
v0x1f6ecc0_0 .net "en", 0 0, L_0x2003000;  alias, 1 drivers
v0x1f6ed90_0 .net "s", 0 0, L_0x20031c0;  alias, 1 drivers
v0x1f6dd00_0 .var "y", 3 0;
E_0x1f950b0 .event edge, v0x1f6ecc0_0, v0x1f6ed90_0, v0x1f5e5f0_0, v0x1f5e6f0_0;
S_0x1f024e0 .scope module, "U2" "nand4" 16 32, 18 2 0, S_0x1f5c9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x2003070 .functor AND 1, L_0x2003280, L_0x2003370, C4<1>, C4<1>;
L_0x20030e0 .functor AND 1, L_0x2003070, L_0x20034f0, C4<1>, C4<1>;
L_0x2003150 .functor AND 1, L_0x20030e0, L_0x2003590, C4<1>, C4<1>;
L_0x20031c0 .functor NOT 1, L_0x2003150, C4<0>, C4<0>, C4<0>;
v0x1edaae0_0 .net *"_ivl_0", 0 0, L_0x2003070;  1 drivers
v0x1eed250_0 .net *"_ivl_2", 0 0, L_0x20030e0;  1 drivers
v0x1eed330_0 .net *"_ivl_4", 0 0, L_0x2003150;  1 drivers
v0x1eee710_0 .net "a", 0 0, L_0x2003280;  1 drivers
v0x1eee7d0_0 .net "b", 0 0, L_0x2003370;  1 drivers
v0x1eefc30_0 .net "c", 0 0, L_0x20034f0;  1 drivers
v0x1eefcd0_0 .net "d", 0 0, L_0x2003590;  1 drivers
v0x1eef440_0 .net "y", 0 0, L_0x20031c0;  alias, 1 drivers
S_0x1ef9c30 .scope module, "XOR_2" "xor2" 6 93, 19 2 0, S_0x1faf3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2004030 .functor XOR 1, L_0x20040a0, L_0x2003740, C4<0>, C4<0>;
v0x1ef9530_0 .net "a", 0 0, L_0x20040a0;  1 drivers
v0x1edbc90_0 .net "b", 0 0, L_0x2003740;  alias, 1 drivers
v0x1ee09e0_0 .net "y", 0 0, L_0x2004030;  alias, 1 drivers
S_0x1fa8d00 .scope module, "PROCESSOR_SECTION" "processor" 5 37, 20 4 0, S_0x1f2b310;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x20042c0 .functor BUFZ 8, L_0x200eaf0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1ff9bb0_0 .net "ALU_DEST", 23 21, L_0x20045c0;  1 drivers
v0x1ff9c90_0 .net "ALU_FUNC", 19 15, L_0x2004480;  1 drivers
v0x1ff9d80_0 .net "ALU_IN_A", 7 0, L_0x200fd30;  1 drivers
v0x1ff9ea0_0 .net "ALU_IN_B", 7 0, L_0x20100c0;  1 drivers
v0x1ff9f90_0 .net "ALU_OUT", 7 0, L_0x201da40;  1 drivers
v0x1ffa0a0_0 .net "A_SOURCE", 0 0, L_0x2004190;  1 drivers
v0x1ffa140_0 .net "B_SOURCE", 0 0, L_0x2004350;  1 drivers
v0x1ffa1e0_0 .net "CIN", 0 0, L_0x2004520;  1 drivers
v0x1ffa2d0_0 .net "CONTROL_BITS", 23 13, L_0x1ffcae0;  alias, 1 drivers
v0x1ffa420_0 .net "DATA_IN_A", 7 0, v0x1ffbd60_0;  alias, 1 drivers
v0x1ffa4c0_0 .net "DATA_IN_B", 7 0, v0x1ffbed0_0;  alias, 1 drivers
v0x1ffa5d0_0 .net "DATA_OUT", 7 0, L_0x20042c0;  alias, 1 drivers
v0x1ffa6b0_0 .net "DATA_OUT_A", 7 0, L_0x2006fb0;  1 drivers
v0x1ffa770_0 .net "DATA_OUT_B", 7 0, L_0x2009b00;  1 drivers
v0x1ffa830_0 .net "DATA_OUT_TA", 7 0, L_0x200c640;  1 drivers
v0x1ffa8f0_0 .net "DATA_OUT_TB", 7 0, L_0x200f2f0;  1 drivers
v0x1ffa9b0_0 .net "EIL_BAR", 0 0, L_0x2002e80;  alias, 1 drivers
v0x1ffab60_0 .net "IN_ZP", 7 0, L_0x200eaf0;  1 drivers
L_0x7f9b6dd10180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ffac00_0 .net "LOW", 0 0, L_0x7f9b6dd10180;  1 drivers
v0x1ffaca0_0 .net "STATUS_BITS", 3 0, L_0x2021bc0;  alias, 1 drivers
v0x1ffad40_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
L_0x2004190 .part L_0x1ffcae0, 0, 1;
L_0x2004350 .part L_0x1ffcae0, 1, 1;
L_0x2004480 .part L_0x1ffcae0, 2, 5;
L_0x2004520 .part L_0x1ffcae0, 7, 1;
L_0x20045c0 .part L_0x1ffcae0, 8, 3;
L_0x200cc40 .part L_0x20045c0, 0, 1;
L_0x200f8f0 .part L_0x20045c0, 1, 1;
L_0x20206b0 .part L_0x20045c0, 2, 1;
L_0x2021bc0 .concat8 [ 1 1 1 1], L_0x2010160, L_0x2016e20, L_0x2016c80, L_0x2021640;
S_0x1f4a010 .scope module, "ALU1" "alu" 20 92, 21 4 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x2010160 .functor BUFZ 1, L_0x20101d0, C4<0>, C4<0>, C4<0>;
v0x1f28a40_0 .net "AEQB1", 0 0, L_0x2016270;  1 drivers
v0x1fcd900_0 .net "AEQB2", 0 0, L_0x1fe3240;  1 drivers
v0x1fcda50_0 .net "ALU_FUNC", 19 15, L_0x2004480;  alias, 1 drivers
v0x1fcdaf0_0 .net "C4", 0 0, L_0x2010160;  1 drivers
v0x1fcdbb0_0 .net "C8", 0 0, L_0x2016e20;  1 drivers
v0x1fcdc50_0 .net "CARRY", 0 0, L_0x20101d0;  1 drivers
v0x1fcdcf0_0 .net "CIN", 0 0, L_0x2004520;  alias, 1 drivers
v0x1fcdd90_0 .net "IN_A", 7 0, L_0x200fd30;  alias, 1 drivers
v0x1fcde30_0 .net "IN_B", 7 0, L_0x20100c0;  alias, 1 drivers
v0x1fcdfa0_0 .net "NOTHING1", 0 0, L_0x2016000;  1 drivers
v0x1fce040_0 .net "NOTHING2", 0 0, L_0x20157d0;  1 drivers
v0x1fce0e0_0 .net "NOTHING3", 0 0, L_0x201ce50;  1 drivers
v0x1fce180_0 .net "NOTHING4", 0 0, L_0x201c680;  1 drivers
v0x1fce220_0 .net "OUT8", 7 0, L_0x201da40;  alias, 1 drivers
v0x1fce300_0 .net "Z", 0 0, L_0x2016c80;  1 drivers
L_0x2016330 .part L_0x200fd30, 3, 1;
L_0x2016480 .part L_0x200fd30, 2, 1;
L_0x2016520 .part L_0x200fd30, 1, 1;
L_0x20165c0 .part L_0x200fd30, 0, 1;
L_0x2016660 .part L_0x20100c0, 3, 1;
L_0x2016790 .part L_0x20100c0, 2, 1;
L_0x2016830 .part L_0x20100c0, 1, 1;
L_0x20168d0 .part L_0x20100c0, 0, 1;
L_0x2016970 .part L_0x2004480, 3, 1;
L_0x2016a10 .part L_0x2004480, 2, 1;
L_0x2016b40 .part L_0x2004480, 1, 1;
L_0x2016be0 .part L_0x2004480, 0, 1;
L_0x2016cf0 .part L_0x2004480, 4, 1;
L_0x201cd60 .part L_0x200fd30, 7, 1;
L_0x201d110 .part L_0x200fd30, 6, 1;
L_0x201d1b0 .part L_0x200fd30, 5, 1;
L_0x201d250 .part L_0x200fd30, 4, 1;
L_0x201d2f0 .part L_0x20100c0, 7, 1;
L_0x201d540 .part L_0x20100c0, 6, 1;
L_0x201d5e0 .part L_0x20100c0, 5, 1;
L_0x201d4a0 .part L_0x20100c0, 4, 1;
L_0x201d730 .part L_0x2004480, 3, 1;
L_0x201d680 .part L_0x2004480, 2, 1;
L_0x201d9a0 .part L_0x2004480, 1, 1;
L_0x201d8e0 .part L_0x2004480, 0, 1;
L_0x201db10 .part L_0x2004480, 4, 1;
LS_0x201da40_0_0 .concat8 [ 1 1 1 1], L_0x2014ed0, L_0x2014a90, L_0x2014560, L_0x2013b90;
LS_0x201da40_0_4 .concat8 [ 1 1 1 1], L_0x201bd80, L_0x201b940, L_0x201b410, L_0x201aa40;
L_0x201da40 .concat8 [ 4 4 0 0], LS_0x201da40_0_0, LS_0x201da40_0_4;
S_0x1f49c00 .scope module, "AND1" "and2" 21 73, 22 2 0, S_0x1f4a010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2016c80 .functor AND 1, L_0x2016270, L_0x1fe3240, C4<1>, C4<1>;
v0x1f49810_0 .net "a", 0 0, L_0x2016270;  alias, 1 drivers
v0x1f498f0_0 .net "b", 0 0, L_0x1fe3240;  alias, 1 drivers
v0x1f3a250_0 .net "y", 0 0, L_0x2016c80;  alias, 1 drivers
S_0x1f28e30 .scope module, "U1" "ta181_bar" 21 23, 23 8 0, S_0x1f4a010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x20101d0 .functor NOT 1, L_0x2015bc0, C4<0>, C4<0>, C4<0>;
L_0x20102d0 .functor NOT 1, L_0x2004520, C4<0>, C4<0>, C4<0>;
v0x1f28b00_0 .net "A0_BAR", 0 0, L_0x20165c0;  1 drivers
v0x1dff5b0_0 .net "A1_BAR", 0 0, L_0x2016520;  1 drivers
v0x1dec740_0 .net "A2_BAR", 0 0, L_0x2016480;  1 drivers
v0x1dec7e0_0 .net "A3_BAR", 0 0, L_0x2016330;  1 drivers
v0x1dec880_0 .net "AEQB", 0 0, L_0x2016270;  alias, 1 drivers
v0x1dec920_0 .net "B0_BAR", 0 0, L_0x20168d0;  1 drivers
v0x1dec9c0_0 .net "B1_BAR", 0 0, L_0x2016830;  1 drivers
v0x1decab0_0 .net "B2_BAR", 0 0, L_0x2016790;  1 drivers
v0x1de90a0_0 .net "B3_BAR", 0 0, L_0x2016660;  1 drivers
v0x1de91d0_0 .net "CI", 0 0, L_0x2004520;  alias, 1 drivers
v0x1de9270_0 .net "CI_BAR", 0 0, L_0x20102d0;  1 drivers
v0x1de9310_0 .net "CO", 0 0, L_0x20101d0;  alias, 1 drivers
v0x1de93b0_0 .net "CO_BAR", 0 0, L_0x2015bc0;  1 drivers
v0x1de94a0_0 .net "F0_BAR", 0 0, L_0x2014ed0;  1 drivers
v0x1de06d0_0 .net "F1_BAR", 0 0, L_0x2014a90;  1 drivers
v0x1de0770_0 .net "F2_BAR", 0 0, L_0x2014560;  1 drivers
v0x1de0810_0 .net "F3_BAR", 0 0, L_0x2013b90;  1 drivers
v0x1de09c0_0 .net "G_BAR", 0 0, L_0x20157d0;  alias, 1 drivers
v0x1de0ab0_0 .net "M", 0 0, L_0x2016cf0;  1 drivers
v0x1dd0a20_0 .net "P_BAR", 0 0, L_0x2016000;  alias, 1 drivers
v0x1dd0b10_0 .net "S0", 0 0, L_0x2016be0;  1 drivers
v0x1dd0bb0_0 .net "S1", 0 0, L_0x2016b40;  1 drivers
v0x1dd0c50_0 .net "S2", 0 0, L_0x2016a10;  1 drivers
v0x1dd0cf0_0 .net "S3", 0 0, L_0x2016970;  1 drivers
S_0x1f28630 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1f28e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1e2b200_0 .net "a0", 0 0, L_0x20165c0;  alias, 1 drivers
v0x1e2b2c0_0 .net "a1", 0 0, L_0x2016520;  alias, 1 drivers
v0x1e2b360_0 .net "a2", 0 0, L_0x2016480;  alias, 1 drivers
v0x1e2b400_0 .net "a3", 0 0, L_0x2016330;  alias, 1 drivers
v0x1e2b4a0_0 .net "aeqb", 0 0, L_0x2016270;  alias, 1 drivers
v0x1e2b540_0 .net "b0", 0 0, L_0x20168d0;  alias, 1 drivers
v0x1e2b5e0_0 .net "b1", 0 0, L_0x2016830;  alias, 1 drivers
v0x1dda2c0_0 .net "b2", 0 0, L_0x2016790;  alias, 1 drivers
v0x1dda360_0 .net "b3", 0 0, L_0x2016660;  alias, 1 drivers
v0x1dda4c0_0 .net "ci_bar", 0 0, L_0x20102d0;  alias, 1 drivers
v0x1dda560_0 .net "co_bar", 0 0, L_0x2015bc0;  alias, 1 drivers
v0x1dda630_0 .net "f0", 0 0, L_0x2014ed0;  alias, 1 drivers
v0x1dda6d0_0 .net "f1", 0 0, L_0x2014a90;  alias, 1 drivers
v0x1df5dd0_0 .net "f2", 0 0, L_0x2014560;  alias, 1 drivers
v0x1df5ec0_0 .net "f3", 0 0, L_0x2013b90;  alias, 1 drivers
v0x1df5fb0_0 .net "input0_out1", 0 0, L_0x2012630;  1 drivers
v0x1df6050_0 .net "input0_out2", 0 0, L_0x2012af0;  1 drivers
v0x1da3530_0 .net "input1_out1", 0 0, L_0x2011ac0;  1 drivers
v0x1da35d0_0 .net "input1_out2", 0 0, L_0x20120a0;  1 drivers
v0x1da3670_0 .net "input2_out1", 0 0, L_0x2010ff0;  1 drivers
v0x1da3710_0 .net "input2_out2", 0 0, L_0x20113f0;  1 drivers
v0x1da37b0_0 .net "input3_out1", 0 0, L_0x2010790;  1 drivers
v0x1da3850_0 .net "input3_out2", 0 0, L_0x2010b30;  1 drivers
v0x1da38f0_0 .net "m", 0 0, L_0x2016cf0;  alias, 1 drivers
v0x1e3e720_0 .net "m_bar", 0 0, L_0x2012bb0;  1 drivers
v0x1e3e7c0_0 .net "s0", 0 0, L_0x2016be0;  alias, 1 drivers
v0x1e3e8f0_0 .net "s1", 0 0, L_0x2016b40;  alias, 1 drivers
v0x1e3ea20_0 .net "s2", 0 0, L_0x2016a10;  alias, 1 drivers
v0x1dff1f0_0 .net "s3", 0 0, L_0x2016970;  alias, 1 drivers
v0x1dff290_0 .net "x", 0 0, L_0x2016000;  alias, 1 drivers
v0x1dff330_0 .net "y", 0 0, L_0x20157d0;  alias, 1 drivers
S_0x1f28240 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x2015f10 .functor AND 1, L_0x2013b90, L_0x2014560, C4<1>, C4<1>;
L_0x20161b0 .functor AND 1, L_0x2015f10, L_0x2014a90, C4<1>, C4<1>;
L_0x2016270 .functor AND 1, L_0x20161b0, L_0x2014ed0, C4<1>, C4<1>;
v0x1f29ad0_0 .net *"_ivl_0", 0 0, L_0x2015f10;  1 drivers
v0x1f29610_0 .net *"_ivl_2", 0 0, L_0x20161b0;  1 drivers
v0x1f296b0_0 .net "aeqb", 0 0, L_0x2016270;  alias, 1 drivers
v0x1f29220_0 .net "f0", 0 0, L_0x2014ed0;  alias, 1 drivers
v0x1f292c0_0 .net "f1", 0 0, L_0x2014a90;  alias, 1 drivers
v0x1fa4570_0 .net "f2", 0 0, L_0x2014560;  alias, 1 drivers
v0x1fa4610_0 .net "f3", 0 0, L_0x2013b90;  alias, 1 drivers
S_0x1fa4180 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x2014fd0 .functor AND 1, L_0x2010790, L_0x20113f0, C4<1>, C4<1>;
L_0x1dda400 .functor OR 1, L_0x2010b30, L_0x2014fd0, C4<0>, C4<0>;
L_0x20151a0 .functor AND 1, L_0x2010790, L_0x2010ff0, C4<1>, C4<1>;
L_0x2015210 .functor AND 1, L_0x20151a0, L_0x20120a0, C4<1>, C4<1>;
L_0x20152d0 .functor OR 1, L_0x1dda400, L_0x2015210, C4<0>, C4<0>;
L_0x20153e0 .functor AND 1, L_0x2010790, L_0x2010ff0, C4<1>, C4<1>;
L_0x2010800 .functor AND 1, L_0x20153e0, L_0x2011ac0, C4<1>, C4<1>;
L_0x20155b0 .functor AND 1, L_0x2010800, L_0x2012af0, C4<1>, C4<1>;
L_0x20156c0 .functor OR 1, L_0x20152d0, L_0x20155b0, C4<0>, C4<0>;
L_0x20157d0 .functor NOT 1, L_0x20156c0, C4<0>, C4<0>, C4<0>;
L_0x20158d0 .functor NOT 1, L_0x20157d0, C4<0>, C4<0>, C4<0>;
L_0x2015940 .functor AND 1, L_0x2010790, L_0x2010ff0, C4<1>, C4<1>;
L_0x2015a40 .functor AND 1, L_0x2015940, L_0x2011ac0, C4<1>, C4<1>;
L_0x2015ab0 .functor AND 1, L_0x2015a40, L_0x2012630, C4<1>, C4<1>;
L_0x20159d0 .functor AND 1, L_0x2015ab0, L_0x20102d0, C4<1>, C4<1>;
L_0x2015bc0 .functor OR 1, L_0x20158d0, L_0x20159d0, C4<0>, C4<0>;
L_0x2015da0 .functor AND 1, L_0x2010790, L_0x2010ff0, C4<1>, C4<1>;
L_0x2015e30 .functor AND 1, L_0x2015da0, L_0x2011ac0, C4<1>, C4<1>;
L_0x2015d10 .functor AND 1, L_0x2015e30, L_0x2012630, C4<1>, C4<1>;
L_0x2016000 .functor NOT 1, L_0x2015d10, C4<0>, C4<0>, C4<0>;
v0x1fa3980_0 .net *"_ivl_0", 0 0, L_0x2014fd0;  1 drivers
v0x1fa3a20_0 .net *"_ivl_10", 0 0, L_0x20153e0;  1 drivers
v0x1fa5190_0 .net *"_ivl_12", 0 0, L_0x2010800;  1 drivers
v0x1fa5250_0 .net *"_ivl_14", 0 0, L_0x20155b0;  1 drivers
v0x1fa4d50_0 .net *"_ivl_16", 0 0, L_0x20156c0;  1 drivers
v0x1fa4960_0 .net *"_ivl_2", 0 0, L_0x1dda400;  1 drivers
v0x1fa4a40_0 .net *"_ivl_20", 0 0, L_0x20158d0;  1 drivers
v0x1ed93a0_0 .net *"_ivl_22", 0 0, L_0x2015940;  1 drivers
v0x1ed9480_0 .net *"_ivl_24", 0 0, L_0x2015a40;  1 drivers
v0x1f07f10_0 .net *"_ivl_26", 0 0, L_0x2015ab0;  1 drivers
v0x1f06210_0 .net *"_ivl_28", 0 0, L_0x20159d0;  1 drivers
v0x1f062d0_0 .net *"_ivl_32", 0 0, L_0x2015da0;  1 drivers
v0x1ed8a40_0 .net *"_ivl_34", 0 0, L_0x2015e30;  1 drivers
v0x1ed8b20_0 .net *"_ivl_36", 0 0, L_0x2015d10;  1 drivers
v0x1f03430_0 .net *"_ivl_4", 0 0, L_0x20151a0;  1 drivers
v0x1f034f0_0 .net *"_ivl_6", 0 0, L_0x2015210;  1 drivers
v0x1f03030_0 .net *"_ivl_8", 0 0, L_0x20152d0;  1 drivers
v0x1f73400_0 .net "ci_bar", 0 0, L_0x20102d0;  alias, 1 drivers
v0x1f734c0_0 .net "co_bar", 0 0, L_0x2015bc0;  alias, 1 drivers
v0x1ed8eb0_0 .net "input0_out1", 0 0, L_0x2012630;  alias, 1 drivers
v0x1ed8f70_0 .net "input0_out2", 0 0, L_0x2012af0;  alias, 1 drivers
v0x1fad9e0_0 .net "input1_out1", 0 0, L_0x2011ac0;  alias, 1 drivers
v0x1fadaa0_0 .net "input1_out2", 0 0, L_0x20120a0;  alias, 1 drivers
v0x1e214c0_0 .net "input2_out1", 0 0, L_0x2010ff0;  alias, 1 drivers
v0x1e21580_0 .net "input2_out2", 0 0, L_0x20113f0;  alias, 1 drivers
v0x1ee6ee0_0 .net "input3_out1", 0 0, L_0x2010790;  alias, 1 drivers
v0x1ee6fa0_0 .net "input3_out2", 0 0, L_0x2010b30;  alias, 1 drivers
v0x1ee3a70_0 .net "x", 0 0, L_0x2016000;  alias, 1 drivers
v0x1ee3b30_0 .net "y", 0 0, L_0x20157d0;  alias, 1 drivers
S_0x1ee01e0 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x2012160 .functor AND 1, L_0x20168d0, L_0x2016970, C4<1>, C4<1>;
L_0x20121d0 .functor AND 1, L_0x2012160, L_0x20165c0, C4<1>, C4<1>;
L_0x2012290 .functor AND 1, L_0x20165c0, L_0x2016a10, C4<1>, C4<1>;
L_0x2012390 .functor NOT 1, L_0x20168d0, C4<0>, C4<0>, C4<0>;
L_0x20124b0 .functor AND 1, L_0x2012290, L_0x2012390, C4<1>, C4<1>;
L_0x2012520 .functor OR 1, L_0x20121d0, L_0x20124b0, C4<0>, C4<0>;
L_0x2012630 .functor NOT 1, L_0x2012520, C4<0>, C4<0>, C4<0>;
L_0x20126f0 .functor NOT 1, L_0x20168d0, C4<0>, C4<0>, C4<0>;
L_0x20127d0 .functor AND 1, L_0x20126f0, L_0x2016b40, C4<1>, C4<1>;
L_0x2012890 .functor AND 1, L_0x2016be0, L_0x20168d0, C4<1>, C4<1>;
L_0x2012900 .functor OR 1, L_0x20127d0, L_0x2012890, C4<0>, C4<0>;
L_0x20129c0 .functor OR 1, L_0x2012900, L_0x20165c0, C4<0>, C4<0>;
L_0x2012af0 .functor NOT 1, L_0x20129c0, C4<0>, C4<0>, C4<0>;
v0x1fa7a00_0 .net *"_ivl_0", 0 0, L_0x2012160;  1 drivers
v0x1f29e20_0 .net *"_ivl_10", 0 0, L_0x2012520;  1 drivers
v0x1f29ee0_0 .net *"_ivl_14", 0 0, L_0x20126f0;  1 drivers
v0x1f071c0_0 .net *"_ivl_16", 0 0, L_0x20127d0;  1 drivers
v0x1f07280_0 .net *"_ivl_18", 0 0, L_0x2012890;  1 drivers
v0x1f065e0_0 .net *"_ivl_2", 0 0, L_0x20121d0;  1 drivers
v0x1f066a0_0 .net *"_ivl_20", 0 0, L_0x2012900;  1 drivers
v0x1f02c20_0 .net *"_ivl_22", 0 0, L_0x20129c0;  1 drivers
v0x1f02d00_0 .net *"_ivl_4", 0 0, L_0x2012290;  1 drivers
v0x1f00540_0 .net *"_ivl_6", 0 0, L_0x2012390;  1 drivers
v0x1f00620_0 .net *"_ivl_8", 0 0, L_0x20124b0;  1 drivers
v0x1effa60_0 .net "a", 0 0, L_0x20165c0;  alias, 1 drivers
v0x1effb20_0 .net "b", 0 0, L_0x20168d0;  alias, 1 drivers
v0x1efe550_0 .net "out1", 0 0, L_0x2012630;  alias, 1 drivers
v0x1efe5f0_0 .net "out2", 0 0, L_0x2012af0;  alias, 1 drivers
v0x1efe690_0 .net "s0", 0 0, L_0x2016be0;  alias, 1 drivers
v0x1ef8530_0 .net "s1", 0 0, L_0x2016b40;  alias, 1 drivers
v0x1ef5110_0 .net "s2", 0 0, L_0x2016a10;  alias, 1 drivers
v0x1ef51d0_0 .net "s3", 0 0, L_0x2016970;  alias, 1 drivers
S_0x1f082d0 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x20114b0 .functor AND 1, L_0x2016830, L_0x2016970, C4<1>, C4<1>;
L_0x1e3eb50 .functor AND 1, L_0x20114b0, L_0x2016520, C4<1>, C4<1>;
L_0x20116a0 .functor AND 1, L_0x2016520, L_0x2016a10, C4<1>, C4<1>;
L_0x1e3eac0 .functor NOT 1, L_0x2016830, C4<0>, C4<0>, C4<0>;
L_0x2011940 .functor AND 1, L_0x20116a0, L_0x1e3eac0, C4<1>, C4<1>;
L_0x20119b0 .functor OR 1, L_0x1e3eb50, L_0x2011940, C4<0>, C4<0>;
L_0x2011ac0 .functor NOT 1, L_0x20119b0, C4<0>, C4<0>, C4<0>;
L_0x2011b80 .functor NOT 1, L_0x2016830, C4<0>, C4<0>, C4<0>;
L_0x2011c40 .functor AND 1, L_0x2011b80, L_0x2016b40, C4<1>, C4<1>;
L_0x1e3e990 .functor AND 1, L_0x2016be0, L_0x2016830, C4<1>, C4<1>;
L_0x1e3e860 .functor OR 1, L_0x2011c40, L_0x1e3e990, C4<0>, C4<0>;
L_0x2011f70 .functor OR 1, L_0x1e3e860, L_0x2016520, C4<0>, C4<0>;
L_0x20120a0 .functor NOT 1, L_0x2011f70, C4<0>, C4<0>, C4<0>;
v0x1f73ff0_0 .net *"_ivl_0", 0 0, L_0x20114b0;  1 drivers
v0x1f075b0_0 .net *"_ivl_10", 0 0, L_0x20119b0;  1 drivers
v0x1f07690_0 .net *"_ivl_14", 0 0, L_0x2011b80;  1 drivers
v0x1f03800_0 .net *"_ivl_16", 0 0, L_0x2011c40;  1 drivers
v0x1f038e0_0 .net *"_ivl_18", 0 0, L_0x1e3e990;  1 drivers
v0x1f2ba60_0 .net *"_ivl_2", 0 0, L_0x1e3eb50;  1 drivers
v0x1f2bb40_0 .net *"_ivl_20", 0 0, L_0x1e3e860;  1 drivers
v0x1f2bc20_0 .net *"_ivl_22", 0 0, L_0x2011f70;  1 drivers
v0x1eeb8b0_0 .net *"_ivl_4", 0 0, L_0x20116a0;  1 drivers
v0x1eeb990_0 .net *"_ivl_6", 0 0, L_0x1e3eac0;  1 drivers
v0x1eeba70_0 .net *"_ivl_8", 0 0, L_0x2011940;  1 drivers
v0x1f3a610_0 .net "a", 0 0, L_0x2016520;  alias, 1 drivers
v0x1f3a6d0_0 .net "b", 0 0, L_0x2016830;  alias, 1 drivers
v0x1f3a790_0 .net "out1", 0 0, L_0x2011ac0;  alias, 1 drivers
v0x1f3a830_0 .net "out2", 0 0, L_0x20120a0;  alias, 1 drivers
v0x1f19440_0 .net "s0", 0 0, L_0x2016be0;  alias, 1 drivers
v0x1f19510_0 .net "s1", 0 0, L_0x2016b40;  alias, 1 drivers
v0x1fa5560_0 .net "s2", 0 0, L_0x2016a10;  alias, 1 drivers
v0x1fa5630_0 .net "s3", 0 0, L_0x2016970;  alias, 1 drivers
S_0x1efe880 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x2010c30 .functor AND 1, L_0x2016790, L_0x2016970, C4<1>, C4<1>;
L_0x2010ca0 .functor AND 1, L_0x2010c30, L_0x2016480, C4<1>, C4<1>;
L_0x2010d10 .functor AND 1, L_0x2016480, L_0x2016a10, C4<1>, C4<1>;
L_0x2010e10 .functor NOT 1, L_0x2016790, C4<0>, C4<0>, C4<0>;
L_0x2010f10 .functor AND 1, L_0x2010d10, L_0x2010e10, C4<1>, C4<1>;
L_0x2010f80 .functor OR 1, L_0x2010ca0, L_0x2010f10, C4<0>, C4<0>;
L_0x2010ff0 .functor NOT 1, L_0x2010f80, C4<0>, C4<0>, C4<0>;
L_0x2011060 .functor NOT 1, L_0x2016790, C4<0>, C4<0>, C4<0>;
L_0x20110d0 .functor AND 1, L_0x2011060, L_0x2016b40, C4<1>, C4<1>;
L_0x2011190 .functor AND 1, L_0x2016be0, L_0x2016790, C4<1>, C4<1>;
L_0x2011200 .functor OR 1, L_0x20110d0, L_0x2011190, C4<0>, C4<0>;
L_0x20112c0 .functor OR 1, L_0x2011200, L_0x2016480, C4<0>, C4<0>;
L_0x20113f0 .functor NOT 1, L_0x20112c0, C4<0>, C4<0>, C4<0>;
v0x1efeab0_0 .net *"_ivl_0", 0 0, L_0x2010c30;  1 drivers
v0x1efcc20_0 .net *"_ivl_10", 0 0, L_0x2010f80;  1 drivers
v0x1efcd00_0 .net *"_ivl_14", 0 0, L_0x2011060;  1 drivers
v0x1efcdc0_0 .net *"_ivl_16", 0 0, L_0x20110d0;  1 drivers
v0x1f94bb0_0 .net *"_ivl_18", 0 0, L_0x2011190;  1 drivers
v0x1f94ce0_0 .net *"_ivl_2", 0 0, L_0x2010ca0;  1 drivers
v0x1f94dc0_0 .net *"_ivl_20", 0 0, L_0x2011200;  1 drivers
v0x1f3c250_0 .net *"_ivl_22", 0 0, L_0x20112c0;  1 drivers
v0x1f3c330_0 .net *"_ivl_4", 0 0, L_0x2010d10;  1 drivers
v0x1f3c410_0 .net *"_ivl_6", 0 0, L_0x2010e10;  1 drivers
v0x1f3c4f0_0 .net *"_ivl_8", 0 0, L_0x2010f10;  1 drivers
v0x1f95c70_0 .net "a", 0 0, L_0x2016480;  alias, 1 drivers
v0x1f95d30_0 .net "b", 0 0, L_0x2016790;  alias, 1 drivers
v0x1f95df0_0 .net "out1", 0 0, L_0x2010ff0;  alias, 1 drivers
v0x1f95e90_0 .net "out2", 0 0, L_0x20113f0;  alias, 1 drivers
v0x1f95f30_0 .net "s0", 0 0, L_0x2016be0;  alias, 1 drivers
v0x1e395e0_0 .net "s1", 0 0, L_0x2016b40;  alias, 1 drivers
v0x1e39790_0 .net "s2", 0 0, L_0x2016a10;  alias, 1 drivers
v0x1e39880_0 .net "s3", 0 0, L_0x2016970;  alias, 1 drivers
S_0x1dc3770 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x20103d0 .functor AND 1, L_0x2016660, L_0x2016970, C4<1>, C4<1>;
L_0x2010440 .functor AND 1, L_0x20103d0, L_0x2016330, C4<1>, C4<1>;
L_0x20104b0 .functor AND 1, L_0x2016330, L_0x2016a10, C4<1>, C4<1>;
L_0x20105b0 .functor NOT 1, L_0x2016660, C4<0>, C4<0>, C4<0>;
L_0x20106b0 .functor AND 1, L_0x20104b0, L_0x20105b0, C4<1>, C4<1>;
L_0x2010720 .functor OR 1, L_0x2010440, L_0x20106b0, C4<0>, C4<0>;
L_0x2010790 .functor NOT 1, L_0x2010720, C4<0>, C4<0>, C4<0>;
L_0x2010890 .functor NOT 1, L_0x2016660, C4<0>, C4<0>, C4<0>;
L_0x2010900 .functor AND 1, L_0x2010890, L_0x2016b40, C4<1>, C4<1>;
L_0x2010970 .functor AND 1, L_0x2016be0, L_0x2016660, C4<1>, C4<1>;
L_0x20109e0 .functor OR 1, L_0x2010900, L_0x2010970, C4<0>, C4<0>;
L_0x2010a50 .functor OR 1, L_0x20109e0, L_0x2016330, C4<0>, C4<0>;
L_0x2010b30 .functor NOT 1, L_0x2010a50, C4<0>, C4<0>, C4<0>;
v0x1dc3a20_0 .net *"_ivl_0", 0 0, L_0x20103d0;  1 drivers
v0x1dc3b00_0 .net *"_ivl_10", 0 0, L_0x2010720;  1 drivers
v0x1da7920_0 .net *"_ivl_14", 0 0, L_0x2010890;  1 drivers
v0x1da79e0_0 .net *"_ivl_16", 0 0, L_0x2010900;  1 drivers
v0x1da7ac0_0 .net *"_ivl_18", 0 0, L_0x2010970;  1 drivers
v0x1da7ba0_0 .net *"_ivl_2", 0 0, L_0x2010440;  1 drivers
v0x1da7c80_0 .net *"_ivl_20", 0 0, L_0x20109e0;  1 drivers
v0x1dcc0e0_0 .net *"_ivl_22", 0 0, L_0x2010a50;  1 drivers
v0x1dcc1c0_0 .net *"_ivl_4", 0 0, L_0x20104b0;  1 drivers
v0x1dcc2a0_0 .net *"_ivl_6", 0 0, L_0x20105b0;  1 drivers
v0x1dcc380_0 .net *"_ivl_8", 0 0, L_0x20106b0;  1 drivers
v0x1dcc460_0 .net "a", 0 0, L_0x2016330;  alias, 1 drivers
v0x1e0eee0_0 .net "b", 0 0, L_0x2016660;  alias, 1 drivers
v0x1e0efa0_0 .net "out1", 0 0, L_0x2010790;  alias, 1 drivers
v0x1e0f040_0 .net "out2", 0 0, L_0x2010b30;  alias, 1 drivers
v0x1e0f0e0_0 .net "s0", 0 0, L_0x2016be0;  alias, 1 drivers
v0x1e0f180_0 .net "s1", 0 0, L_0x2016b40;  alias, 1 drivers
v0x1e33b60_0 .net "s2", 0 0, L_0x2016a10;  alias, 1 drivers
v0x1e33c00_0 .net "s3", 0 0, L_0x2016970;  alias, 1 drivers
S_0x1e33d60 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x2012bb0 .functor NOT 1, L_0x2016cf0, C4<0>, C4<0>, C4<0>;
v0x1e33f10_0 .net "a", 0 0, L_0x2016cf0;  alias, 1 drivers
v0x1e28000_0 .net "y", 0 0, L_0x2012bb0;  alias, 1 drivers
S_0x1e28120 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x2014be0 .functor XOR 1, L_0x2012630, L_0x2012af0, C4<0>, C4<0>;
L_0x2014c50 .functor AND 1, L_0x20102d0, L_0x2012bb0, C4<1>, C4<1>;
L_0x2013450 .functor NOT 1, L_0x2014c50, C4<0>, C4<0>, C4<0>;
L_0x2014ed0 .functor XOR 1, L_0x2014be0, L_0x2013450, C4<0>, C4<0>;
v0x1e28300_0 .net *"_ivl_0", 0 0, L_0x2014be0;  1 drivers
v0x1e283e0_0 .net *"_ivl_2", 0 0, L_0x2014c50;  1 drivers
v0x1e2a520_0 .net *"_ivl_4", 0 0, L_0x2013450;  1 drivers
v0x1e2a610_0 .net "ci_bar", 0 0, L_0x20102d0;  alias, 1 drivers
v0x1e2a6b0_0 .net "f0", 0 0, L_0x2014ed0;  alias, 1 drivers
v0x1e2a7a0_0 .net "input0_out1", 0 0, L_0x2012630;  alias, 1 drivers
v0x1e2a890_0 .net "input0_out2", 0 0, L_0x2012af0;  alias, 1 drivers
v0x1df00c0_0 .net "m_bar", 0 0, L_0x2012bb0;  alias, 1 drivers
S_0x1df01a0 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x20146b0 .functor XOR 1, L_0x2011ac0, L_0x20120a0, C4<0>, C4<0>;
L_0x2014720 .functor AND 1, L_0x20102d0, L_0x2012630, C4<1>, C4<1>;
L_0x2014790 .functor AND 1, L_0x2014720, L_0x2012bb0, C4<1>, C4<1>;
L_0x2014850 .functor AND 1, L_0x2012af0, L_0x2012bb0, C4<1>, C4<1>;
L_0x20148c0 .functor OR 1, L_0x2014790, L_0x2014850, C4<0>, C4<0>;
L_0x20149d0 .functor NOT 1, L_0x20148c0, C4<0>, C4<0>, C4<0>;
L_0x2014a90 .functor XOR 1, L_0x20146b0, L_0x20149d0, C4<0>, C4<0>;
v0x1df0470_0 .net *"_ivl_0", 0 0, L_0x20146b0;  1 drivers
v0x1de3650_0 .net *"_ivl_10", 0 0, L_0x20149d0;  1 drivers
v0x1de3730_0 .net *"_ivl_2", 0 0, L_0x2014720;  1 drivers
v0x1de37f0_0 .net *"_ivl_4", 0 0, L_0x2014790;  1 drivers
v0x1de38d0_0 .net *"_ivl_6", 0 0, L_0x2014850;  1 drivers
v0x1de39b0_0 .net *"_ivl_8", 0 0, L_0x20148c0;  1 drivers
v0x1dd3ec0_0 .net "ci_bar", 0 0, L_0x20102d0;  alias, 1 drivers
v0x1dd3fb0_0 .net "f1", 0 0, L_0x2014a90;  alias, 1 drivers
v0x1dd4050_0 .net "input0_out1", 0 0, L_0x2012630;  alias, 1 drivers
v0x1dd4180_0 .net "input0_out2", 0 0, L_0x2012af0;  alias, 1 drivers
v0x1dd4220_0 .net "input1_out1", 0 0, L_0x2011ac0;  alias, 1 drivers
v0x1dd42c0_0 .net "input1_out2", 0 0, L_0x20120a0;  alias, 1 drivers
v0x1e1dd70_0 .net "m_bar", 0 0, L_0x2012bb0;  alias, 1 drivers
S_0x1e1df40 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x2013d70 .functor XOR 1, L_0x2010ff0, L_0x20113f0, C4<0>, C4<0>;
L_0x2013de0 .functor AND 1, L_0x20102d0, L_0x2012630, C4<1>, C4<1>;
L_0x2013e50 .functor AND 1, L_0x2013de0, L_0x2011ac0, C4<1>, C4<1>;
L_0x2013f10 .functor AND 1, L_0x2013e50, L_0x2012bb0, C4<1>, C4<1>;
L_0x2013fd0 .functor AND 1, L_0x2011ac0, L_0x2012af0, C4<1>, C4<1>;
L_0x2014040 .functor AND 1, L_0x2013fd0, L_0x2012bb0, C4<1>, C4<1>;
L_0x2014100 .functor OR 1, L_0x2013f10, L_0x2014040, C4<0>, C4<0>;
L_0x2014210 .functor AND 1, L_0x20120a0, L_0x2012bb0, C4<1>, C4<1>;
L_0x2014390 .functor OR 1, L_0x2014100, L_0x2014210, C4<0>, C4<0>;
L_0x20144a0 .functor NOT 1, L_0x2014390, C4<0>, C4<0>, C4<0>;
L_0x2014560 .functor XOR 1, L_0x2013d70, L_0x20144a0, C4<0>, C4<0>;
v0x1e05720_0 .net *"_ivl_0", 0 0, L_0x2013d70;  1 drivers
v0x1e05820_0 .net *"_ivl_10", 0 0, L_0x2014040;  1 drivers
v0x1e05900_0 .net *"_ivl_12", 0 0, L_0x2014100;  1 drivers
v0x1e059c0_0 .net *"_ivl_14", 0 0, L_0x2014210;  1 drivers
v0x1e1e170_0 .net *"_ivl_16", 0 0, L_0x2014390;  1 drivers
v0x1ddd4f0_0 .net *"_ivl_18", 0 0, L_0x20144a0;  1 drivers
v0x1ddd5d0_0 .net *"_ivl_2", 0 0, L_0x2013de0;  1 drivers
v0x1ddd6b0_0 .net *"_ivl_4", 0 0, L_0x2013e50;  1 drivers
v0x1ddd790_0 .net *"_ivl_6", 0 0, L_0x2013f10;  1 drivers
v0x1ddd900_0 .net *"_ivl_8", 0 0, L_0x2013fd0;  1 drivers
v0x1deb170_0 .net "ci_bar", 0 0, L_0x20102d0;  alias, 1 drivers
v0x1deb210_0 .net "f2", 0 0, L_0x2014560;  alias, 1 drivers
v0x1deb2b0_0 .net "input0_out1", 0 0, L_0x2012630;  alias, 1 drivers
v0x1deb3e0_0 .net "input0_out2", 0 0, L_0x2012af0;  alias, 1 drivers
v0x1deb510_0 .net "input1_out1", 0 0, L_0x2011ac0;  alias, 1 drivers
v0x1e3d810_0 .net "input1_out2", 0 0, L_0x20120a0;  alias, 1 drivers
v0x1e3d8b0_0 .net "input2_out1", 0 0, L_0x2010ff0;  alias, 1 drivers
v0x1e3da60_0 .net "input2_out2", 0 0, L_0x20113f0;  alias, 1 drivers
v0x1e3db00_0 .net "m_bar", 0 0, L_0x2012bb0;  alias, 1 drivers
S_0x1e38960 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1f28630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x2012c60 .functor XOR 1, L_0x2010790, L_0x2010b30, C4<0>, C4<0>;
L_0x2012cf0 .functor AND 1, L_0x20102d0, L_0x2012630, C4<1>, C4<1>;
L_0x1e32830 .functor AND 1, L_0x2012cf0, L_0x2011ac0, C4<1>, C4<1>;
L_0x2012fa0 .functor AND 1, L_0x1e32830, L_0x2010ff0, C4<1>, C4<1>;
L_0x2013060 .functor AND 1, L_0x2012fa0, L_0x2012bb0, C4<1>, C4<1>;
L_0x2013120 .functor AND 1, L_0x2011ac0, L_0x2010ff0, C4<1>, C4<1>;
L_0x1ddd830 .functor AND 1, L_0x2013120, L_0x2012af0, C4<1>, C4<1>;
L_0x1deb480 .functor AND 1, L_0x1ddd830, L_0x2012bb0, C4<1>, C4<1>;
L_0x2013560 .functor OR 1, L_0x2013060, L_0x1deb480, C4<0>, C4<0>;
L_0x2013670 .functor AND 1, L_0x2010ff0, L_0x20120a0, C4<1>, C4<1>;
L_0x1df6200 .functor AND 1, L_0x2013670, L_0x2012bb0, C4<1>, C4<1>;
L_0x2013840 .functor OR 1, L_0x2013560, L_0x1df6200, C4<0>, C4<0>;
L_0x20139c0 .functor AND 1, L_0x20113f0, L_0x2012bb0, C4<1>, C4<1>;
L_0x2013a30 .functor OR 1, L_0x2013840, L_0x20139c0, C4<0>, C4<0>;
L_0x2013950 .functor NOT 1, L_0x2013a30, C4<0>, C4<0>, C4<0>;
L_0x2013b90 .functor XOR 1, L_0x2012c60, L_0x2013950, C4<0>, C4<0>;
v0x1e38c00_0 .net *"_ivl_0", 0 0, L_0x2012c60;  1 drivers
v0x1e38d00_0 .net *"_ivl_10", 0 0, L_0x2013120;  1 drivers
v0x1de6090_0 .net *"_ivl_12", 0 0, L_0x1ddd830;  1 drivers
v0x1de6150_0 .net *"_ivl_14", 0 0, L_0x1deb480;  1 drivers
v0x1de6230_0 .net *"_ivl_16", 0 0, L_0x2013560;  1 drivers
v0x1de6310_0 .net *"_ivl_18", 0 0, L_0x2013670;  1 drivers
v0x1de63f0_0 .net *"_ivl_2", 0 0, L_0x2012cf0;  1 drivers
v0x1e01360_0 .net *"_ivl_20", 0 0, L_0x1df6200;  1 drivers
v0x1e01440_0 .net *"_ivl_22", 0 0, L_0x2013840;  1 drivers
v0x1e01520_0 .net *"_ivl_24", 0 0, L_0x20139c0;  1 drivers
v0x1e01600_0 .net *"_ivl_26", 0 0, L_0x2013a30;  1 drivers
v0x1e016e0_0 .net *"_ivl_28", 0 0, L_0x2013950;  1 drivers
v0x1e324f0_0 .net *"_ivl_4", 0 0, L_0x1e32830;  1 drivers
v0x1e325d0_0 .net *"_ivl_6", 0 0, L_0x2012fa0;  1 drivers
v0x1e326b0_0 .net *"_ivl_8", 0 0, L_0x2013060;  1 drivers
v0x1e32790_0 .net "ci_bar", 0 0, L_0x20102d0;  alias, 1 drivers
v0x1e328c0_0 .net "f3", 0 0, L_0x2013b90;  alias, 1 drivers
v0x1e30800_0 .net "input0_out1", 0 0, L_0x2012630;  alias, 1 drivers
v0x1e308a0_0 .net "input0_out2", 0 0, L_0x2012af0;  alias, 1 drivers
v0x1e30940_0 .net "input1_out1", 0 0, L_0x2011ac0;  alias, 1 drivers
v0x1e309e0_0 .net "input1_out2", 0 0, L_0x20120a0;  alias, 1 drivers
v0x1e30b10_0 .net "input2_out1", 0 0, L_0x2010ff0;  alias, 1 drivers
v0x1e2e150_0 .net "input2_out2", 0 0, L_0x20113f0;  alias, 1 drivers
v0x1e2e1f0_0 .net "input3_out1", 0 0, L_0x2010790;  alias, 1 drivers
v0x1e2e290_0 .net "input3_out2", 0 0, L_0x2010b30;  alias, 1 drivers
v0x1e2e330_0 .net "m_bar", 0 0, L_0x2012bb0;  alias, 1 drivers
S_0x1e18800 .scope module, "U2" "ta181_bar" 21 48, 23 8 0, S_0x1f4a010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x2016e20 .functor NOT 1, L_0x201ca50, C4<0>, C4<0>, C4<0>;
L_0x2016eb0 .functor NOT 1, L_0x20101d0, C4<0>, C4<0>, C4<0>;
v0x1e18c00_0 .net "A0_BAR", 0 0, L_0x201d250;  1 drivers
v0x1fcc3c0_0 .net "A1_BAR", 0 0, L_0x201d1b0;  1 drivers
v0x1fcc480_0 .net "A2_BAR", 0 0, L_0x201d110;  1 drivers
v0x1fcc520_0 .net "A3_BAR", 0 0, L_0x201cd60;  1 drivers
v0x1fcc5c0_0 .net "AEQB", 0 0, L_0x1fe3240;  alias, 1 drivers
v0x1fcc660_0 .net "B0_BAR", 0 0, L_0x201d4a0;  1 drivers
v0x1fcc700_0 .net "B1_BAR", 0 0, L_0x201d5e0;  1 drivers
v0x1fcc7f0_0 .net "B2_BAR", 0 0, L_0x201d540;  1 drivers
v0x1fcc8e0_0 .net "B3_BAR", 0 0, L_0x201d2f0;  1 drivers
v0x1fcca10_0 .net "CI", 0 0, L_0x20101d0;  alias, 1 drivers
v0x1fccab0_0 .net "CI_BAR", 0 0, L_0x2016eb0;  1 drivers
v0x1fccb50_0 .net "CO", 0 0, L_0x2016e20;  alias, 1 drivers
v0x1fccbf0_0 .net "CO_BAR", 0 0, L_0x201ca50;  1 drivers
v0x1fccce0_0 .net "F0_BAR", 0 0, L_0x201bd80;  1 drivers
v0x1fccd80_0 .net "F1_BAR", 0 0, L_0x201b940;  1 drivers
v0x1fcce20_0 .net "F2_BAR", 0 0, L_0x201b410;  1 drivers
v0x1fccec0_0 .net "F3_BAR", 0 0, L_0x201aa40;  1 drivers
v0x1fcd070_0 .net "G_BAR", 0 0, L_0x201c680;  alias, 1 drivers
v0x1fcd110_0 .net "M", 0 0, L_0x201db10;  1 drivers
v0x1fcd200_0 .net "P_BAR", 0 0, L_0x201ce50;  alias, 1 drivers
v0x1fcd2f0_0 .net "S0", 0 0, L_0x201d8e0;  1 drivers
v0x1fcd390_0 .net "S1", 0 0, L_0x201d9a0;  1 drivers
v0x1fcd430_0 .net "S2", 0 0, L_0x201d680;  1 drivers
v0x1fcd4d0_0 .net "S3", 0 0, L_0x201d730;  1 drivers
S_0x1e02210 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1e18800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1fca8d0_0 .net "a0", 0 0, L_0x201d250;  alias, 1 drivers
v0x1fca990_0 .net "a1", 0 0, L_0x201d1b0;  alias, 1 drivers
v0x1fcaa30_0 .net "a2", 0 0, L_0x201d110;  alias, 1 drivers
v0x1fcaad0_0 .net "a3", 0 0, L_0x201cd60;  alias, 1 drivers
v0x1fcab70_0 .net "aeqb", 0 0, L_0x1fe3240;  alias, 1 drivers
v0x1fcac10_0 .net "b0", 0 0, L_0x201d4a0;  alias, 1 drivers
v0x1fcacb0_0 .net "b1", 0 0, L_0x201d5e0;  alias, 1 drivers
v0x1fcad50_0 .net "b2", 0 0, L_0x201d540;  alias, 1 drivers
v0x1fcadf0_0 .net "b3", 0 0, L_0x201d2f0;  alias, 1 drivers
v0x1fcaf50_0 .net "ci_bar", 0 0, L_0x2016eb0;  alias, 1 drivers
v0x1fcaff0_0 .net "co_bar", 0 0, L_0x201ca50;  alias, 1 drivers
v0x1fcb0c0_0 .net "f0", 0 0, L_0x201bd80;  alias, 1 drivers
v0x1fcb160_0 .net "f1", 0 0, L_0x201b940;  alias, 1 drivers
v0x1fcb200_0 .net "f2", 0 0, L_0x201b410;  alias, 1 drivers
v0x1fcb2f0_0 .net "f3", 0 0, L_0x201aa40;  alias, 1 drivers
v0x1fcb3e0_0 .net "input0_out1", 0 0, L_0x2019520;  1 drivers
v0x1fcb480_0 .net "input0_out2", 0 0, L_0x20199c0;  1 drivers
v0x1fcb630_0 .net "input1_out1", 0 0, L_0x20189d0;  1 drivers
v0x1fcb6d0_0 .net "input1_out2", 0 0, L_0x2018fb0;  1 drivers
v0x1fcb770_0 .net "input2_out1", 0 0, L_0x2017e60;  1 drivers
v0x1fcb810_0 .net "input2_out2", 0 0, L_0x2018300;  1 drivers
v0x1fcb940_0 .net "input3_out1", 0 0, L_0x2017390;  1 drivers
v0x1fcb9e0_0 .net "input3_out2", 0 0, L_0x2017870;  1 drivers
v0x1fcba80_0 .net "m", 0 0, L_0x201db10;  alias, 1 drivers
v0x1fcbb20_0 .net "m_bar", 0 0, L_0x2019a80;  1 drivers
v0x1fcbbc0_0 .net "s0", 0 0, L_0x201d8e0;  alias, 1 drivers
v0x1fcbcf0_0 .net "s1", 0 0, L_0x201d9a0;  alias, 1 drivers
v0x1fcbe20_0 .net "s2", 0 0, L_0x201d680;  alias, 1 drivers
v0x1fcbf50_0 .net "s3", 0 0, L_0x201d730;  alias, 1 drivers
v0x1fcc080_0 .net "x", 0 0, L_0x201ce50;  alias, 1 drivers
v0x1fcc120_0 .net "y", 0 0, L_0x201c680;  alias, 1 drivers
S_0x1df4e00 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x2005590 .functor AND 1, L_0x201aa40, L_0x201b410, C4<1>, C4<1>;
L_0x1feac60 .functor AND 1, L_0x2005590, L_0x201b940, C4<1>, C4<1>;
L_0x1fe3240 .functor AND 1, L_0x1feac60, L_0x201bd80, C4<1>, C4<1>;
v0x1df5000_0 .net *"_ivl_0", 0 0, L_0x2005590;  1 drivers
v0x1df5100_0 .net *"_ivl_2", 0 0, L_0x1feac60;  1 drivers
v0x1df51e0_0 .net "aeqb", 0 0, L_0x1fe3240;  alias, 1 drivers
v0x1e02610_0 .net "f0", 0 0, L_0x201bd80;  alias, 1 drivers
v0x1e3a590_0 .net "f1", 0 0, L_0x201b940;  alias, 1 drivers
v0x1e3a680_0 .net "f2", 0 0, L_0x201b410;  alias, 1 drivers
v0x1e3a720_0 .net "f3", 0 0, L_0x201aa40;  alias, 1 drivers
S_0x1e3a880 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x201be80 .functor AND 1, L_0x2017390, L_0x2018300, C4<1>, C4<1>;
L_0x1fcb8b0 .functor OR 1, L_0x2017870, L_0x201be80, C4<0>, C4<0>;
L_0x201c050 .functor AND 1, L_0x2017390, L_0x2017e60, C4<1>, C4<1>;
L_0x201c0c0 .functor AND 1, L_0x201c050, L_0x2018fb0, C4<1>, C4<1>;
L_0x201c180 .functor OR 1, L_0x1fcb8b0, L_0x201c0c0, C4<0>, C4<0>;
L_0x201c290 .functor AND 1, L_0x2017390, L_0x2017e60, C4<1>, C4<1>;
L_0x2017400 .functor AND 1, L_0x201c290, L_0x20189d0, C4<1>, C4<1>;
L_0x201c460 .functor AND 1, L_0x2017400, L_0x20199c0, C4<1>, C4<1>;
L_0x201c570 .functor OR 1, L_0x201c180, L_0x201c460, C4<0>, C4<0>;
L_0x201c680 .functor NOT 1, L_0x201c570, C4<0>, C4<0>, C4<0>;
L_0x201c780 .functor NOT 1, L_0x201c680, C4<0>, C4<0>, C4<0>;
L_0x201c7f0 .functor AND 1, L_0x2017390, L_0x2017e60, C4<1>, C4<1>;
L_0x201c8d0 .functor AND 1, L_0x201c7f0, L_0x20189d0, C4<1>, C4<1>;
L_0x201c940 .functor AND 1, L_0x201c8d0, L_0x2019520, C4<1>, C4<1>;
L_0x201c860 .functor AND 1, L_0x201c940, L_0x2016eb0, C4<1>, C4<1>;
L_0x201ca50 .functor OR 1, L_0x201c780, L_0x201c860, C4<0>, C4<0>;
L_0x201cc30 .functor AND 1, L_0x2017390, L_0x2017e60, C4<1>, C4<1>;
L_0x201cca0 .functor AND 1, L_0x201cc30, L_0x20189d0, C4<1>, C4<1>;
L_0x201cba0 .functor AND 1, L_0x201cca0, L_0x2019520, C4<1>, C4<1>;
L_0x201ce50 .functor NOT 1, L_0x201cba0, C4<0>, C4<0>, C4<0>;
v0x1e114b0_0 .net *"_ivl_0", 0 0, L_0x201be80;  1 drivers
v0x1e11590_0 .net *"_ivl_10", 0 0, L_0x201c290;  1 drivers
v0x1e11670_0 .net *"_ivl_12", 0 0, L_0x2017400;  1 drivers
v0x1e11730_0 .net *"_ivl_14", 0 0, L_0x201c460;  1 drivers
v0x1fbf6d0_0 .net *"_ivl_16", 0 0, L_0x201c570;  1 drivers
v0x1fbf770_0 .net *"_ivl_2", 0 0, L_0x1fcb8b0;  1 drivers
v0x1fbf810_0 .net *"_ivl_20", 0 0, L_0x201c780;  1 drivers
v0x1fbf8b0_0 .net *"_ivl_22", 0 0, L_0x201c7f0;  1 drivers
v0x1fbf950_0 .net *"_ivl_24", 0 0, L_0x201c8d0;  1 drivers
v0x1fbf9f0_0 .net *"_ivl_26", 0 0, L_0x201c940;  1 drivers
v0x1fbfa90_0 .net *"_ivl_28", 0 0, L_0x201c860;  1 drivers
v0x1fbfb30_0 .net *"_ivl_32", 0 0, L_0x201cc30;  1 drivers
v0x1fbfbd0_0 .net *"_ivl_34", 0 0, L_0x201cca0;  1 drivers
v0x1fbfc70_0 .net *"_ivl_36", 0 0, L_0x201cba0;  1 drivers
v0x1fbfd50_0 .net *"_ivl_4", 0 0, L_0x201c050;  1 drivers
v0x1fbfe30_0 .net *"_ivl_6", 0 0, L_0x201c0c0;  1 drivers
v0x1fbff10_0 .net *"_ivl_8", 0 0, L_0x201c180;  1 drivers
v0x1fc00c0_0 .net "ci_bar", 0 0, L_0x2016eb0;  alias, 1 drivers
v0x1fc0160_0 .net "co_bar", 0 0, L_0x201ca50;  alias, 1 drivers
v0x1fc0200_0 .net "input0_out1", 0 0, L_0x2019520;  alias, 1 drivers
v0x1fc02c0_0 .net "input0_out2", 0 0, L_0x20199c0;  alias, 1 drivers
v0x1fc0380_0 .net "input1_out1", 0 0, L_0x20189d0;  alias, 1 drivers
v0x1fc0440_0 .net "input1_out2", 0 0, L_0x2018fb0;  alias, 1 drivers
v0x1fc0500_0 .net "input2_out1", 0 0, L_0x2017e60;  alias, 1 drivers
v0x1fc05c0_0 .net "input2_out2", 0 0, L_0x2018300;  alias, 1 drivers
v0x1fc0680_0 .net "input3_out1", 0 0, L_0x2017390;  alias, 1 drivers
v0x1fc0740_0 .net "input3_out2", 0 0, L_0x2017870;  alias, 1 drivers
v0x1fc0800_0 .net "x", 0 0, L_0x201ce50;  alias, 1 drivers
v0x1fc08c0_0 .net "y", 0 0, L_0x201c680;  alias, 1 drivers
S_0x1fc0b70 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x2019070 .functor AND 1, L_0x201d4a0, L_0x201d730, C4<1>, C4<1>;
L_0x20190e0 .functor AND 1, L_0x2019070, L_0x201d250, C4<1>, C4<1>;
L_0x20191a0 .functor AND 1, L_0x201d250, L_0x201d680, C4<1>, C4<1>;
L_0x20192a0 .functor NOT 1, L_0x201d4a0, C4<0>, C4<0>, C4<0>;
L_0x20193a0 .functor AND 1, L_0x20191a0, L_0x20192a0, C4<1>, C4<1>;
L_0x2019410 .functor OR 1, L_0x20190e0, L_0x20193a0, C4<0>, C4<0>;
L_0x2019520 .functor NOT 1, L_0x2019410, C4<0>, C4<0>, C4<0>;
L_0x20195e0 .functor NOT 1, L_0x201d4a0, C4<0>, C4<0>, C4<0>;
L_0x20196a0 .functor AND 1, L_0x20195e0, L_0x201d9a0, C4<1>, C4<1>;
L_0x2019760 .functor AND 1, L_0x201d8e0, L_0x201d4a0, C4<1>, C4<1>;
L_0x20197d0 .functor OR 1, L_0x20196a0, L_0x2019760, C4<0>, C4<0>;
L_0x2019890 .functor OR 1, L_0x20197d0, L_0x201d250, C4<0>, C4<0>;
L_0x20199c0 .functor NOT 1, L_0x2019890, C4<0>, C4<0>, C4<0>;
v0x1fc0e20_0 .net *"_ivl_0", 0 0, L_0x2019070;  1 drivers
v0x1fc0f00_0 .net *"_ivl_10", 0 0, L_0x2019410;  1 drivers
v0x1fc0fe0_0 .net *"_ivl_14", 0 0, L_0x20195e0;  1 drivers
v0x1fc10a0_0 .net *"_ivl_16", 0 0, L_0x20196a0;  1 drivers
v0x1fc1180_0 .net *"_ivl_18", 0 0, L_0x2019760;  1 drivers
v0x1fc12b0_0 .net *"_ivl_2", 0 0, L_0x20190e0;  1 drivers
v0x1fc1390_0 .net *"_ivl_20", 0 0, L_0x20197d0;  1 drivers
v0x1fc1470_0 .net *"_ivl_22", 0 0, L_0x2019890;  1 drivers
v0x1fc1550_0 .net *"_ivl_4", 0 0, L_0x20191a0;  1 drivers
v0x1fc16c0_0 .net *"_ivl_6", 0 0, L_0x20192a0;  1 drivers
v0x1fc17a0_0 .net *"_ivl_8", 0 0, L_0x20193a0;  1 drivers
v0x1fc1880_0 .net "a", 0 0, L_0x201d250;  alias, 1 drivers
v0x1fc1940_0 .net "b", 0 0, L_0x201d4a0;  alias, 1 drivers
v0x1fc1a00_0 .net "out1", 0 0, L_0x2019520;  alias, 1 drivers
v0x1fc1aa0_0 .net "out2", 0 0, L_0x20199c0;  alias, 1 drivers
v0x1fc1b40_0 .net "s0", 0 0, L_0x201d8e0;  alias, 1 drivers
v0x1fc1be0_0 .net "s1", 0 0, L_0x201d9a0;  alias, 1 drivers
v0x1fc1d90_0 .net "s2", 0 0, L_0x201d680;  alias, 1 drivers
v0x1fc1e30_0 .net "s3", 0 0, L_0x201d730;  alias, 1 drivers
S_0x1fc1f90 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x20183c0 .functor AND 1, L_0x201d5e0, L_0x201d730, C4<1>, C4<1>;
L_0x1fcbff0 .functor AND 1, L_0x20183c0, L_0x201d1b0, C4<1>, C4<1>;
L_0x20185b0 .functor AND 1, L_0x201d1b0, L_0x201d680, C4<1>, C4<1>;
L_0x1fcbec0 .functor NOT 1, L_0x201d5e0, C4<0>, C4<0>, C4<0>;
L_0x2018850 .functor AND 1, L_0x20185b0, L_0x1fcbec0, C4<1>, C4<1>;
L_0x20188c0 .functor OR 1, L_0x1fcbff0, L_0x2018850, C4<0>, C4<0>;
L_0x20189d0 .functor NOT 1, L_0x20188c0, C4<0>, C4<0>, C4<0>;
L_0x2018a90 .functor NOT 1, L_0x201d5e0, C4<0>, C4<0>, C4<0>;
L_0x2018b50 .functor AND 1, L_0x2018a90, L_0x201d9a0, C4<1>, C4<1>;
L_0x1fcbd90 .functor AND 1, L_0x201d8e0, L_0x201d5e0, C4<1>, C4<1>;
L_0x1fcbc60 .functor OR 1, L_0x2018b50, L_0x1fcbd90, C4<0>, C4<0>;
L_0x2018e80 .functor OR 1, L_0x1fcbc60, L_0x201d1b0, C4<0>, C4<0>;
L_0x2018fb0 .functor NOT 1, L_0x2018e80, C4<0>, C4<0>, C4<0>;
v0x1fc2240_0 .net *"_ivl_0", 0 0, L_0x20183c0;  1 drivers
v0x1fc2340_0 .net *"_ivl_10", 0 0, L_0x20188c0;  1 drivers
v0x1fc2420_0 .net *"_ivl_14", 0 0, L_0x2018a90;  1 drivers
v0x1fc24e0_0 .net *"_ivl_16", 0 0, L_0x2018b50;  1 drivers
v0x1fc25c0_0 .net *"_ivl_18", 0 0, L_0x1fcbd90;  1 drivers
v0x1fc26f0_0 .net *"_ivl_2", 0 0, L_0x1fcbff0;  1 drivers
v0x1fc27d0_0 .net *"_ivl_20", 0 0, L_0x1fcbc60;  1 drivers
v0x1fc28b0_0 .net *"_ivl_22", 0 0, L_0x2018e80;  1 drivers
v0x1fc2990_0 .net *"_ivl_4", 0 0, L_0x20185b0;  1 drivers
v0x1fc2b00_0 .net *"_ivl_6", 0 0, L_0x1fcbec0;  1 drivers
v0x1fc2be0_0 .net *"_ivl_8", 0 0, L_0x2018850;  1 drivers
v0x1fc2cc0_0 .net "a", 0 0, L_0x201d1b0;  alias, 1 drivers
v0x1fc2d80_0 .net "b", 0 0, L_0x201d5e0;  alias, 1 drivers
v0x1fc2e40_0 .net "out1", 0 0, L_0x20189d0;  alias, 1 drivers
v0x1fc2ee0_0 .net "out2", 0 0, L_0x2018fb0;  alias, 1 drivers
v0x1fc2f80_0 .net "s0", 0 0, L_0x201d8e0;  alias, 1 drivers
v0x1fc3020_0 .net "s1", 0 0, L_0x201d9a0;  alias, 1 drivers
v0x1fc31d0_0 .net "s2", 0 0, L_0x201d680;  alias, 1 drivers
v0x1fc3270_0 .net "s3", 0 0, L_0x201d730;  alias, 1 drivers
S_0x1fc3310 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x2017970 .functor AND 1, L_0x201d540, L_0x201d730, C4<1>, C4<1>;
L_0x2017a00 .functor AND 1, L_0x2017970, L_0x201d110, C4<1>, C4<1>;
L_0x2017ae0 .functor AND 1, L_0x201d110, L_0x201d680, C4<1>, C4<1>;
L_0x2017be0 .functor NOT 1, L_0x201d540, C4<0>, C4<0>, C4<0>;
L_0x2017ce0 .functor AND 1, L_0x2017ae0, L_0x2017be0, C4<1>, C4<1>;
L_0x2017d50 .functor OR 1, L_0x2017a00, L_0x2017ce0, C4<0>, C4<0>;
L_0x2017e60 .functor NOT 1, L_0x2017d50, C4<0>, C4<0>, C4<0>;
L_0x2017f20 .functor NOT 1, L_0x201d540, C4<0>, C4<0>, C4<0>;
L_0x2017fe0 .functor AND 1, L_0x2017f20, L_0x201d9a0, C4<1>, C4<1>;
L_0x20180a0 .functor AND 1, L_0x201d8e0, L_0x201d540, C4<1>, C4<1>;
L_0x2018110 .functor OR 1, L_0x2017fe0, L_0x20180a0, C4<0>, C4<0>;
L_0x20181d0 .functor OR 1, L_0x2018110, L_0x201d110, C4<0>, C4<0>;
L_0x2018300 .functor NOT 1, L_0x20181d0, C4<0>, C4<0>, C4<0>;
v0x1fc35c0_0 .net *"_ivl_0", 0 0, L_0x2017970;  1 drivers
v0x1fc36c0_0 .net *"_ivl_10", 0 0, L_0x2017d50;  1 drivers
v0x1fc37a0_0 .net *"_ivl_14", 0 0, L_0x2017f20;  1 drivers
v0x1fc3860_0 .net *"_ivl_16", 0 0, L_0x2017fe0;  1 drivers
v0x1fc3940_0 .net *"_ivl_18", 0 0, L_0x20180a0;  1 drivers
v0x1fc3a70_0 .net *"_ivl_2", 0 0, L_0x2017a00;  1 drivers
v0x1fc3b50_0 .net *"_ivl_20", 0 0, L_0x2018110;  1 drivers
v0x1fc3c30_0 .net *"_ivl_22", 0 0, L_0x20181d0;  1 drivers
v0x1fc3d10_0 .net *"_ivl_4", 0 0, L_0x2017ae0;  1 drivers
v0x1fc3e80_0 .net *"_ivl_6", 0 0, L_0x2017be0;  1 drivers
v0x1fc3f60_0 .net *"_ivl_8", 0 0, L_0x2017ce0;  1 drivers
v0x1fc4040_0 .net "a", 0 0, L_0x201d110;  alias, 1 drivers
v0x1fc4100_0 .net "b", 0 0, L_0x201d540;  alias, 1 drivers
v0x1fc41c0_0 .net "out1", 0 0, L_0x2017e60;  alias, 1 drivers
v0x1fc4260_0 .net "out2", 0 0, L_0x2018300;  alias, 1 drivers
v0x1fc4300_0 .net "s0", 0 0, L_0x201d8e0;  alias, 1 drivers
v0x1fc43a0_0 .net "s1", 0 0, L_0x201d9a0;  alias, 1 drivers
v0x1fc4550_0 .net "s2", 0 0, L_0x201d680;  alias, 1 drivers
v0x1fc4640_0 .net "s3", 0 0, L_0x201d730;  alias, 1 drivers
S_0x1fc4800 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x2016f40 .functor AND 1, L_0x201d2f0, L_0x201d730, C4<1>, C4<1>;
L_0x2016fd0 .functor AND 1, L_0x2016f40, L_0x201cd60, C4<1>, C4<1>;
L_0x2017060 .functor AND 1, L_0x201cd60, L_0x201d680, C4<1>, C4<1>;
L_0x2017160 .functor NOT 1, L_0x201d2f0, C4<0>, C4<0>, C4<0>;
L_0x2017260 .functor AND 1, L_0x2017060, L_0x2017160, C4<1>, C4<1>;
L_0x20172d0 .functor OR 1, L_0x2016fd0, L_0x2017260, C4<0>, C4<0>;
L_0x2017390 .functor NOT 1, L_0x20172d0, C4<0>, C4<0>, C4<0>;
L_0x2017490 .functor NOT 1, L_0x201d2f0, C4<0>, C4<0>, C4<0>;
L_0x2017550 .functor AND 1, L_0x2017490, L_0x201d9a0, C4<1>, C4<1>;
L_0x2017610 .functor AND 1, L_0x201d8e0, L_0x201d2f0, C4<1>, C4<1>;
L_0x2017680 .functor OR 1, L_0x2017550, L_0x2017610, C4<0>, C4<0>;
L_0x2017740 .functor OR 1, L_0x2017680, L_0x201cd60, C4<0>, C4<0>;
L_0x2017870 .functor NOT 1, L_0x2017740, C4<0>, C4<0>, C4<0>;
v0x1fc4ab0_0 .net *"_ivl_0", 0 0, L_0x2016f40;  1 drivers
v0x1fc4bb0_0 .net *"_ivl_10", 0 0, L_0x20172d0;  1 drivers
v0x1fc4c90_0 .net *"_ivl_14", 0 0, L_0x2017490;  1 drivers
v0x1fc4d50_0 .net *"_ivl_16", 0 0, L_0x2017550;  1 drivers
v0x1fc4e30_0 .net *"_ivl_18", 0 0, L_0x2017610;  1 drivers
v0x1fc4f60_0 .net *"_ivl_2", 0 0, L_0x2016fd0;  1 drivers
v0x1fc5040_0 .net *"_ivl_20", 0 0, L_0x2017680;  1 drivers
v0x1fc5120_0 .net *"_ivl_22", 0 0, L_0x2017740;  1 drivers
v0x1fc5200_0 .net *"_ivl_4", 0 0, L_0x2017060;  1 drivers
v0x1fc5370_0 .net *"_ivl_6", 0 0, L_0x2017160;  1 drivers
v0x1fc5450_0 .net *"_ivl_8", 0 0, L_0x2017260;  1 drivers
v0x1fc5530_0 .net "a", 0 0, L_0x201cd60;  alias, 1 drivers
v0x1fc55f0_0 .net "b", 0 0, L_0x201d2f0;  alias, 1 drivers
v0x1fc56b0_0 .net "out1", 0 0, L_0x2017390;  alias, 1 drivers
v0x1fc5750_0 .net "out2", 0 0, L_0x2017870;  alias, 1 drivers
v0x1fc57f0_0 .net "s0", 0 0, L_0x201d8e0;  alias, 1 drivers
v0x1fc5890_0 .net "s1", 0 0, L_0x201d9a0;  alias, 1 drivers
v0x1fc5a40_0 .net "s2", 0 0, L_0x201d680;  alias, 1 drivers
v0x1fc5ae0_0 .net "s3", 0 0, L_0x201d730;  alias, 1 drivers
S_0x1fc5bc0 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x2019a80 .functor NOT 1, L_0x201db10, C4<0>, C4<0>, C4<0>;
v0x1fc5d70_0 .net "a", 0 0, L_0x201db10;  alias, 1 drivers
v0x1fc5e50_0 .net "y", 0 0, L_0x2019a80;  alias, 1 drivers
S_0x1fc5f70 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x201ba90 .functor XOR 1, L_0x2019520, L_0x20199c0, C4<0>, C4<0>;
L_0x201bb00 .functor AND 1, L_0x2016eb0, L_0x2019a80, C4<1>, C4<1>;
L_0x201a300 .functor NOT 1, L_0x201bb00, C4<0>, C4<0>, C4<0>;
L_0x201bd80 .functor XOR 1, L_0x201ba90, L_0x201a300, C4<0>, C4<0>;
v0x1fc61d0_0 .net *"_ivl_0", 0 0, L_0x201ba90;  1 drivers
v0x1fc62b0_0 .net *"_ivl_2", 0 0, L_0x201bb00;  1 drivers
v0x1fc6390_0 .net *"_ivl_4", 0 0, L_0x201a300;  1 drivers
v0x1fc6450_0 .net "ci_bar", 0 0, L_0x2016eb0;  alias, 1 drivers
v0x1fc6520_0 .net "f0", 0 0, L_0x201bd80;  alias, 1 drivers
v0x1fc6610_0 .net "input0_out1", 0 0, L_0x2019520;  alias, 1 drivers
v0x1fc6700_0 .net "input0_out2", 0 0, L_0x20199c0;  alias, 1 drivers
v0x1fc67f0_0 .net "m_bar", 0 0, L_0x2019a80;  alias, 1 drivers
S_0x1fc68d0 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x201b560 .functor XOR 1, L_0x20189d0, L_0x2018fb0, C4<0>, C4<0>;
L_0x201b5d0 .functor AND 1, L_0x2016eb0, L_0x2019520, C4<1>, C4<1>;
L_0x201b640 .functor AND 1, L_0x201b5d0, L_0x2019a80, C4<1>, C4<1>;
L_0x201b700 .functor AND 1, L_0x20199c0, L_0x2019a80, C4<1>, C4<1>;
L_0x201b770 .functor OR 1, L_0x201b640, L_0x201b700, C4<0>, C4<0>;
L_0x201b880 .functor NOT 1, L_0x201b770, C4<0>, C4<0>, C4<0>;
L_0x201b940 .functor XOR 1, L_0x201b560, L_0x201b880, C4<0>, C4<0>;
v0x1fc6c30_0 .net *"_ivl_0", 0 0, L_0x201b560;  1 drivers
v0x1fc6d30_0 .net *"_ivl_10", 0 0, L_0x201b880;  1 drivers
v0x1fc6e10_0 .net *"_ivl_2", 0 0, L_0x201b5d0;  1 drivers
v0x1fc6ed0_0 .net *"_ivl_4", 0 0, L_0x201b640;  1 drivers
v0x1fc6fb0_0 .net *"_ivl_6", 0 0, L_0x201b700;  1 drivers
v0x1fc7090_0 .net *"_ivl_8", 0 0, L_0x201b770;  1 drivers
v0x1fc7170_0 .net "ci_bar", 0 0, L_0x2016eb0;  alias, 1 drivers
v0x1fc7260_0 .net "f1", 0 0, L_0x201b940;  alias, 1 drivers
v0x1fc7300_0 .net "input0_out1", 0 0, L_0x2019520;  alias, 1 drivers
v0x1fc7430_0 .net "input0_out2", 0 0, L_0x20199c0;  alias, 1 drivers
v0x1fc74d0_0 .net "input1_out1", 0 0, L_0x20189d0;  alias, 1 drivers
v0x1fc7570_0 .net "input1_out2", 0 0, L_0x2018fb0;  alias, 1 drivers
v0x1fc7660_0 .net "m_bar", 0 0, L_0x2019a80;  alias, 1 drivers
S_0x1fc7850 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x201ac20 .functor XOR 1, L_0x2017e60, L_0x2018300, C4<0>, C4<0>;
L_0x201ac90 .functor AND 1, L_0x2016eb0, L_0x2019520, C4<1>, C4<1>;
L_0x201ad00 .functor AND 1, L_0x201ac90, L_0x20189d0, C4<1>, C4<1>;
L_0x201adc0 .functor AND 1, L_0x201ad00, L_0x2019a80, C4<1>, C4<1>;
L_0x201ae80 .functor AND 1, L_0x20189d0, L_0x20199c0, C4<1>, C4<1>;
L_0x201aef0 .functor AND 1, L_0x201ae80, L_0x2019a80, C4<1>, C4<1>;
L_0x201afb0 .functor OR 1, L_0x201adc0, L_0x201aef0, C4<0>, C4<0>;
L_0x201b0c0 .functor AND 1, L_0x2018fb0, L_0x2019a80, C4<1>, C4<1>;
L_0x201b240 .functor OR 1, L_0x201afb0, L_0x201b0c0, C4<0>, C4<0>;
L_0x201b350 .functor NOT 1, L_0x201b240, C4<0>, C4<0>, C4<0>;
L_0x201b410 .functor XOR 1, L_0x201ac20, L_0x201b350, C4<0>, C4<0>;
v0x1fc7b60_0 .net *"_ivl_0", 0 0, L_0x201ac20;  1 drivers
v0x1fc7c60_0 .net *"_ivl_10", 0 0, L_0x201aef0;  1 drivers
v0x1fc7d40_0 .net *"_ivl_12", 0 0, L_0x201afb0;  1 drivers
v0x1fc7e00_0 .net *"_ivl_14", 0 0, L_0x201b0c0;  1 drivers
v0x1fc7ee0_0 .net *"_ivl_16", 0 0, L_0x201b240;  1 drivers
v0x1fc8010_0 .net *"_ivl_18", 0 0, L_0x201b350;  1 drivers
v0x1fc80f0_0 .net *"_ivl_2", 0 0, L_0x201ac90;  1 drivers
v0x1fc81d0_0 .net *"_ivl_4", 0 0, L_0x201ad00;  1 drivers
v0x1fc82b0_0 .net *"_ivl_6", 0 0, L_0x201adc0;  1 drivers
v0x1fc8420_0 .net *"_ivl_8", 0 0, L_0x201ae80;  1 drivers
v0x1fc8500_0 .net "ci_bar", 0 0, L_0x2016eb0;  alias, 1 drivers
v0x1fc85a0_0 .net "f2", 0 0, L_0x201b410;  alias, 1 drivers
v0x1fc8640_0 .net "input0_out1", 0 0, L_0x2019520;  alias, 1 drivers
v0x1fc8770_0 .net "input0_out2", 0 0, L_0x20199c0;  alias, 1 drivers
v0x1fc88a0_0 .net "input1_out1", 0 0, L_0x20189d0;  alias, 1 drivers
v0x1fc8940_0 .net "input1_out2", 0 0, L_0x2018fb0;  alias, 1 drivers
v0x1fc89e0_0 .net "input2_out1", 0 0, L_0x2017e60;  alias, 1 drivers
v0x1fc8b90_0 .net "input2_out2", 0 0, L_0x2018300;  alias, 1 drivers
v0x1fc8c30_0 .net "m_bar", 0 0, L_0x2019a80;  alias, 1 drivers
S_0x1fc8d50 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1e02210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x2019b10 .functor XOR 1, L_0x2017390, L_0x2017870, C4<0>, C4<0>;
L_0x2019ba0 .functor AND 1, L_0x2016eb0, L_0x2019520, C4<1>, C4<1>;
L_0x1fc9e90 .functor AND 1, L_0x2019ba0, L_0x20189d0, C4<1>, C4<1>;
L_0x2019e50 .functor AND 1, L_0x1fc9e90, L_0x2017e60, C4<1>, C4<1>;
L_0x2019f10 .functor AND 1, L_0x2019e50, L_0x2019a80, C4<1>, C4<1>;
L_0x2019fd0 .functor AND 1, L_0x20189d0, L_0x2017e60, C4<1>, C4<1>;
L_0x1fc97e0 .functor AND 1, L_0x2019fd0, L_0x20199c0, C4<1>, C4<1>;
L_0x1fc8810 .functor AND 1, L_0x1fc97e0, L_0x2019a80, C4<1>, C4<1>;
L_0x201a410 .functor OR 1, L_0x2019f10, L_0x1fc8810, C4<0>, C4<0>;
L_0x201a520 .functor AND 1, L_0x2017e60, L_0x2018fb0, C4<1>, C4<1>;
L_0x1fcae90 .functor AND 1, L_0x201a520, L_0x2019a80, C4<1>, C4<1>;
L_0x201a6f0 .functor OR 1, L_0x201a410, L_0x1fcae90, C4<0>, C4<0>;
L_0x201a870 .functor AND 1, L_0x2018300, L_0x2019a80, C4<1>, C4<1>;
L_0x201a8e0 .functor OR 1, L_0x201a6f0, L_0x201a870, C4<0>, C4<0>;
L_0x201a800 .functor NOT 1, L_0x201a8e0, C4<0>, C4<0>, C4<0>;
L_0x201aa40 .functor XOR 1, L_0x2019b10, L_0x201a800, C4<0>, C4<0>;
v0x1fc8ff0_0 .net *"_ivl_0", 0 0, L_0x2019b10;  1 drivers
v0x1fc90f0_0 .net *"_ivl_10", 0 0, L_0x2019fd0;  1 drivers
v0x1fc91d0_0 .net *"_ivl_12", 0 0, L_0x1fc97e0;  1 drivers
v0x1fc9290_0 .net *"_ivl_14", 0 0, L_0x1fc8810;  1 drivers
v0x1fc9370_0 .net *"_ivl_16", 0 0, L_0x201a410;  1 drivers
v0x1fc94a0_0 .net *"_ivl_18", 0 0, L_0x201a520;  1 drivers
v0x1fc9580_0 .net *"_ivl_2", 0 0, L_0x2019ba0;  1 drivers
v0x1fc9660_0 .net *"_ivl_20", 0 0, L_0x1fcae90;  1 drivers
v0x1fc9740_0 .net *"_ivl_22", 0 0, L_0x201a6f0;  1 drivers
v0x1fc98b0_0 .net *"_ivl_24", 0 0, L_0x201a870;  1 drivers
v0x1fc9990_0 .net *"_ivl_26", 0 0, L_0x201a8e0;  1 drivers
v0x1fc9a70_0 .net *"_ivl_28", 0 0, L_0x201a800;  1 drivers
v0x1fc9b50_0 .net *"_ivl_4", 0 0, L_0x1fc9e90;  1 drivers
v0x1fc9c30_0 .net *"_ivl_6", 0 0, L_0x2019e50;  1 drivers
v0x1fc9d10_0 .net *"_ivl_8", 0 0, L_0x2019f10;  1 drivers
v0x1fc9df0_0 .net "ci_bar", 0 0, L_0x2016eb0;  alias, 1 drivers
v0x1fc9f20_0 .net "f3", 0 0, L_0x201aa40;  alias, 1 drivers
v0x1fca0d0_0 .net "input0_out1", 0 0, L_0x2019520;  alias, 1 drivers
v0x1fca170_0 .net "input0_out2", 0 0, L_0x20199c0;  alias, 1 drivers
v0x1fca210_0 .net "input1_out1", 0 0, L_0x20189d0;  alias, 1 drivers
v0x1fca2b0_0 .net "input1_out2", 0 0, L_0x2018fb0;  alias, 1 drivers
v0x1fca3e0_0 .net "input2_out1", 0 0, L_0x2017e60;  alias, 1 drivers
v0x1fca480_0 .net "input2_out2", 0 0, L_0x2018300;  alias, 1 drivers
v0x1fca520_0 .net "input3_out1", 0 0, L_0x2017390;  alias, 1 drivers
v0x1fca5c0_0 .net "input3_out2", 0 0, L_0x2017870;  alias, 1 drivers
v0x1fca660_0 .net "m_bar", 0 0, L_0x2019a80;  alias, 1 drivers
S_0x1fce480 .scope module, "F_REGISTER" "register_ab8" 20 104, 33 6 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1fd56c0_0 .net "DATA_IN", 7 0, L_0x201da40;  alias, 1 drivers
v0x1fd57d0_0 .net "DATA_OUT", 7 0, L_0x200eaf0;  alias, 1 drivers
v0x1fd5890_0 .net "ENABLE_CLK", 0 0, L_0x20206b0;  1 drivers
L_0x7f9b6dd10408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fd5990_0 .net "LOW", 0 0, L_0x7f9b6dd10408;  1 drivers
v0x1fd5a80_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fd5b70_0 .net "W1", 0 0, L_0x1e2e3d0;  1 drivers
S_0x1fce680 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1fce480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x20163d0 .functor NOT 1, L_0x7f9b6dd10408, C4<0>, C4<0>, C4<0>;
v0x1fcead0_0 .net "CLK", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd4e40_0 .net "D", 7 0, L_0x201da40;  alias, 1 drivers
v0x1fd4f30_0 .net "EN", 0 0, L_0x20163d0;  1 drivers
v0x1fd5000_0 .net "EN_BAR", 0 0, L_0x7f9b6dd10408;  alias, 1 drivers
v0x1fd50d0_0 .net "Q", 7 0, L_0x200eaf0;  alias, 1 drivers
L_0x1fd25b0 .part L_0x201da40, 0, 1;
L_0x201f940 .part L_0x201da40, 1, 1;
L_0x201fa30 .part L_0x201da40, 2, 1;
L_0x201fb20 .part L_0x201da40, 3, 1;
L_0x201fc10 .part L_0x201da40, 4, 1;
L_0x201fd00 .part L_0x201da40, 5, 1;
L_0x201fdf0 .part L_0x201da40, 6, 1;
L_0x201fee0 .part L_0x201da40, 7, 1;
LS_0x200eaf0_0_0 .concat8 [ 1 1 1 1], v0x1fcf230_0, v0x1fcf900_0, v0x1fcfff0_0, v0x1fd06f0_0;
LS_0x200eaf0_0_4 .concat8 [ 1 1 1 1], v0x1fd0f10_0, v0x1fd15b0_0, v0x1fd1c10_0, v0x1fd22c0_0;
L_0x200eaf0 .concat8 [ 4 4 0 0], LS_0x200eaf0_0_0, LS_0x200eaf0_0_4;
S_0x1fce8d0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1fce680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1fdb840 .functor NOT 1, L_0x7f9b6dd10408, C4<0>, C4<0>, C4<0>;
L_0x2016ab0 .functor AND 1, L_0x201fee0, L_0x1fdb840, C4<1>, C4<1>;
L_0x201dc90 .functor AND 1, L_0x7f9b6dd10408, v0x1fd22c0_0, C4<1>, C4<1>;
L_0x201dd00 .functor OR 1, L_0x2016ab0, L_0x201dc90, C4<0>, C4<0>;
L_0x201de10 .functor AND 1, L_0x201fdf0, L_0x1fdb840, C4<1>, C4<1>;
L_0x201de80 .functor AND 1, L_0x7f9b6dd10408, v0x1fd1c10_0, C4<1>, C4<1>;
L_0x201df40 .functor OR 1, L_0x201de10, L_0x201de80, C4<0>, C4<0>;
L_0x201e0a0 .functor AND 1, L_0x201fd00, L_0x1fdb840, C4<1>, C4<1>;
L_0x201e1a0 .functor AND 1, L_0x7f9b6dd10408, v0x1fd15b0_0, C4<1>, C4<1>;
L_0x201e320 .functor OR 1, L_0x201e0a0, L_0x201e1a0, C4<0>, C4<0>;
L_0x201e4e0 .functor AND 1, L_0x201fc10, L_0x1fdb840, C4<1>, C4<1>;
L_0x201e550 .functor AND 1, L_0x7f9b6dd10408, v0x1fd0f10_0, C4<1>, C4<1>;
L_0x201e630 .functor OR 1, L_0x201e4e0, L_0x201e550, C4<0>, C4<0>;
L_0x201e790 .functor AND 1, L_0x201fb20, L_0x1fdb840, C4<1>, C4<1>;
L_0x201e5c0 .functor AND 1, L_0x7f9b6dd10408, v0x1fd06f0_0, C4<1>, C4<1>;
L_0x201e8d0 .functor OR 1, L_0x201e790, L_0x201e5c0, C4<0>, C4<0>;
L_0x201eac0 .functor AND 1, L_0x201fa30, L_0x1fdb840, C4<1>, C4<1>;
L_0x201eb30 .functor AND 1, L_0x7f9b6dd10408, v0x1fcfff0_0, C4<1>, C4<1>;
L_0x201ea30 .functor OR 1, L_0x201eac0, L_0x201eb30, C4<0>, C4<0>;
L_0x201ed80 .functor AND 1, L_0x201f940, L_0x1fdb840, C4<1>, C4<1>;
L_0x201e110 .functor AND 1, L_0x7f9b6dd10408, v0x1fcf900_0, C4<1>, C4<1>;
L_0x201efb0 .functor OR 1, L_0x201ed80, L_0x201e110, C4<0>, C4<0>;
L_0x201ef00 .functor AND 1, L_0x1fd25b0, L_0x1fdb840, C4<1>, C4<1>;
L_0x201f180 .functor AND 1, L_0x7f9b6dd10408, v0x1fcf230_0, C4<1>, C4<1>;
L_0x201f0c0 .functor OR 1, L_0x201ef00, L_0x201f180, C4<0>, C4<0>;
RS_0x7f9b6dd6b0e8 .resolv tri, L_0x201f3b0, L_0x201f420, L_0x201f490, L_0x201f500, L_0x201f570, L_0x201f5e0, L_0x201f650, L_0x201f6c0;
v0x1fd24f0_0 .net8 "NOTHING", 0 0, RS_0x7f9b6dd6b0e8;  8 drivers
v0x1fd26c0_0 .net *"_ivl_10", 0 0, L_0x201de10;  1 drivers
v0x1fd2760_0 .net *"_ivl_12", 0 0, L_0x201de80;  1 drivers
v0x1fd2800_0 .net *"_ivl_16", 0 0, L_0x201e0a0;  1 drivers
v0x1fd28c0_0 .net *"_ivl_18", 0 0, L_0x201e1a0;  1 drivers
v0x1fd29f0_0 .net *"_ivl_22", 0 0, L_0x201e4e0;  1 drivers
v0x1fd2ad0_0 .net *"_ivl_24", 0 0, L_0x201e550;  1 drivers
v0x1fd2bb0_0 .net *"_ivl_28", 0 0, L_0x201e790;  1 drivers
v0x1fd2c90_0 .net *"_ivl_30", 0 0, L_0x201e5c0;  1 drivers
v0x1fd2e00_0 .net *"_ivl_34", 0 0, L_0x201eac0;  1 drivers
v0x1fd2ee0_0 .net *"_ivl_36", 0 0, L_0x201eb30;  1 drivers
v0x1fd2fc0_0 .net *"_ivl_4", 0 0, L_0x2016ab0;  1 drivers
v0x1fd30a0_0 .net *"_ivl_40", 0 0, L_0x201ed80;  1 drivers
v0x1fd3180_0 .net *"_ivl_42", 0 0, L_0x201e110;  1 drivers
v0x1fd3260_0 .net *"_ivl_46", 0 0, L_0x201ef00;  1 drivers
v0x1fd3340_0 .net *"_ivl_48", 0 0, L_0x201f180;  1 drivers
v0x1fd3420_0 .net *"_ivl_6", 0 0, L_0x201dc90;  1 drivers
v0x1fd35d0_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd3780_0 .net "d0", 0 0, L_0x1fd25b0;  1 drivers
v0x1fd3820_0 .net "d1", 0 0, L_0x201f940;  1 drivers
v0x1fd38c0_0 .net "d2", 0 0, L_0x201fa30;  1 drivers
v0x1fd3960_0 .net "d3", 0 0, L_0x201fb20;  1 drivers
v0x1fd3a00_0 .net "d4", 0 0, L_0x201fc10;  1 drivers
v0x1fd3aa0_0 .net "d5", 0 0, L_0x201fd00;  1 drivers
v0x1fd3b40_0 .net "d6", 0 0, L_0x201fdf0;  1 drivers
v0x1fd3c00_0 .net "d7", 0 0, L_0x201fee0;  1 drivers
v0x1fd3cc0_0 .net "en", 0 0, L_0x1fdb840;  1 drivers
v0x1fd3d80_0 .net "en_bar", 0 0, L_0x7f9b6dd10408;  alias, 1 drivers
v0x1fd3e40_0 .net "from_d0", 0 0, L_0x201f0c0;  1 drivers
v0x1fd3ee0_0 .net "from_d1", 0 0, L_0x201efb0;  1 drivers
v0x1fd3fb0_0 .net "from_d2", 0 0, L_0x201ea30;  1 drivers
v0x1fd4080_0 .net "from_d3", 0 0, L_0x201e8d0;  1 drivers
v0x1fd4150_0 .net "from_d4", 0 0, L_0x201e630;  1 drivers
v0x1fd34f0_0 .net "from_d5", 0 0, L_0x201e320;  1 drivers
v0x1fd4400_0 .net "from_d6", 0 0, L_0x201df40;  1 drivers
v0x1fd44d0_0 .net "from_d7", 0 0, L_0x201dd00;  1 drivers
L_0x7f9b6dd10450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fd45a0_0 .net "high", 0 0, L_0x7f9b6dd10450;  1 drivers
v0x1fd4750_0 .net "q0", 0 0, v0x1fcf230_0;  1 drivers
v0x1fd47f0_0 .net "q1", 0 0, v0x1fcf900_0;  1 drivers
v0x1fd4890_0 .net "q2", 0 0, v0x1fcfff0_0;  1 drivers
v0x1fd4930_0 .net "q3", 0 0, v0x1fd06f0_0;  1 drivers
v0x1fd4a00_0 .net "q4", 0 0, v0x1fd0f10_0;  1 drivers
v0x1fd4ad0_0 .net "q5", 0 0, v0x1fd15b0_0;  1 drivers
v0x1fd4ba0_0 .net "q6", 0 0, v0x1fd1c10_0;  1 drivers
v0x1fd4c70_0 .net "q7", 0 0, v0x1fd22c0_0;  1 drivers
S_0x1fced30 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f6c0 .functor NOT 1, v0x1fcf230_0, C4<0>, C4<0>, C4<0>;
v0x1fceff0_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fcf0d0_0 .net "d", 0 0, L_0x201f0c0;  alias, 1 drivers
v0x1fcf190_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fcf230_0 .var "q", 0 0;
v0x1fcf2f0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
E_0x1fc6b40 .event posedge, v0x1fcf190_0, v0x1fceff0_0;
S_0x1fcf4a0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f650 .functor NOT 1, v0x1fcf900_0, C4<0>, C4<0>, C4<0>;
v0x1fcf720_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fcf7c0_0 .net "d", 0 0, L_0x201efb0;  alias, 1 drivers
v0x1fcf860_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fcf900_0 .var "q", 0 0;
v0x1fcf9a0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fcfaf0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f5e0 .functor NOT 1, v0x1fcfff0_0, C4<0>, C4<0>, C4<0>;
v0x1fcfd50_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fcfe40_0 .net "d", 0 0, L_0x201ea30;  alias, 1 drivers
v0x1fcff00_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fcfff0_0 .var "q", 0 0;
v0x1fd0090_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fd0270 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f570 .functor NOT 1, v0x1fd06f0_0, C4<0>, C4<0>, C4<0>;
v0x1fd04d0_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd0590_0 .net "d", 0 0, L_0x201e8d0;  alias, 1 drivers
v0x1fd0650_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fd06f0_0 .var "q", 0 0;
v0x1fd0790_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fd0920 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f500 .functor NOT 1, v0x1fd0f10_0, C4<0>, C4<0>, C4<0>;
v0x1fd0bd0_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd0d20_0 .net "d", 0 0, L_0x201e630;  alias, 1 drivers
v0x1fd0de0_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fd0f10_0 .var "q", 0 0;
v0x1fd0fb0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fd1180 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f490 .functor NOT 1, v0x1fd15b0_0, C4<0>, C4<0>, C4<0>;
v0x1fd1390_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd1450_0 .net "d", 0 0, L_0x201e320;  alias, 1 drivers
v0x1fd1510_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fd15b0_0 .var "q", 0 0;
v0x1fd1650_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fd1790 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f420 .functor NOT 1, v0x1fd1c10_0, C4<0>, C4<0>, C4<0>;
v0x1fd19f0_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd1ab0_0 .net "d", 0 0, L_0x201df40;  alias, 1 drivers
v0x1fd1b70_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fd1c10_0 .var "q", 0 0;
v0x1fd1cb0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fd1e40 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1fce8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x201f3b0 .functor NOT 1, v0x1fd22c0_0, C4<0>, C4<0>, C4<0>;
v0x1fd20a0_0 .net "clk", 0 0, L_0x1e2e3d0;  alias, 1 drivers
v0x1fd2160_0 .net "d", 0 0, L_0x201dd00;  alias, 1 drivers
v0x1fd2220_0 .net "en", 0 0, L_0x7f9b6dd10450;  alias, 1 drivers
v0x1fd22c0_0 .var "q", 0 0;
v0x1fd2360_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6b0e8;  alias, 8 drivers
S_0x1fd51f0 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1fce480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1e2e3d0 .functor OR 1, v0x1ffc630_0, L_0x20206b0, C4<0>, C4<0>;
v0x1fd5440_0 .net "a", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fd5500_0 .net "b", 0 0, L_0x20206b0;  alias, 1 drivers
v0x1fd55c0_0 .net "y", 0 0, L_0x1e2e3d0;  alias, 1 drivers
S_0x1fd5c30 .scope module, "MUX_A" "ta157_8" 20 74, 14 7 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x200f990 .functor NOT 1, L_0x7f9b6dd10180, C4<0>, C4<0>, C4<0>;
v0x1fd6f00_0 .net "A8", 7 0, L_0x200c640;  alias, 1 drivers
v0x1fd7000_0 .net "B8", 7 0, L_0x2006fb0;  alias, 1 drivers
v0x1fd70e0_0 .net "EN", 0 0, L_0x200f990;  1 drivers
v0x1fd71d0_0 .net "EN_BAR", 0 0, L_0x7f9b6dd10180;  alias, 1 drivers
v0x1fd7270_0 .net "S", 0 0, L_0x2004190;  alias, 1 drivers
v0x1fd73b0_0 .net "Y8", 7 0, L_0x200fd30;  alias, 1 drivers
L_0x200fab0 .part L_0x200c640, 0, 4;
L_0x200fb50 .part L_0x2006fb0, 0, 4;
L_0x200fbf0 .part L_0x200c640, 4, 4;
L_0x200fc90 .part L_0x2006fb0, 4, 4;
L_0x200fd30 .concat8 [ 4 4 0 0], v0x1fd6520_0, v0x1fd6d90_0;
S_0x1fd5e90 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1fd5c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1fd61b0_0 .net "a", 3 0, L_0x200fab0;  1 drivers
v0x1fd62b0_0 .net "b", 3 0, L_0x200fb50;  1 drivers
v0x1fd6390_0 .net "en", 0 0, L_0x200f990;  alias, 1 drivers
v0x1fd6460_0 .net "s", 0 0, L_0x2004190;  alias, 1 drivers
v0x1fd6520_0 .var "y", 3 0;
E_0x1fd6120 .event edge, v0x1fd6390_0, v0x1fd6460_0, v0x1fd61b0_0, v0x1fd62b0_0;
S_0x1fd66f0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1fd5c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1fd69e0_0 .net "a", 3 0, L_0x200fbf0;  1 drivers
v0x1fd6ae0_0 .net "b", 3 0, L_0x200fc90;  1 drivers
v0x1fd6bc0_0 .net "en", 0 0, L_0x200f990;  alias, 1 drivers
v0x1fd6cc0_0 .net "s", 0 0, L_0x2004190;  alias, 1 drivers
v0x1fd6d90_0 .var "y", 3 0;
E_0x1fd6970 .event edge, v0x1fd6390_0, v0x1fd6460_0, v0x1fd69e0_0, v0x1fd6ae0_0;
S_0x1fd74f0 .scope module, "MUX_B" "ta157_8" 20 83, 14 7 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x200fdd0 .functor NOT 1, L_0x7f9b6dd10180, C4<0>, C4<0>, C4<0>;
v0x1fd87b0_0 .net "A8", 7 0, L_0x200f2f0;  alias, 1 drivers
v0x1fd88b0_0 .net "B8", 7 0, L_0x2009b00;  alias, 1 drivers
v0x1fd8990_0 .net "EN", 0 0, L_0x200fdd0;  1 drivers
v0x1fd8a80_0 .net "EN_BAR", 0 0, L_0x7f9b6dd10180;  alias, 1 drivers
v0x1fd8b20_0 .net "S", 0 0, L_0x2004350;  alias, 1 drivers
v0x1fd8c60_0 .net "Y8", 7 0, L_0x20100c0;  alias, 1 drivers
L_0x200fe40 .part L_0x200f2f0, 0, 4;
L_0x200fee0 .part L_0x2009b00, 0, 4;
L_0x200ff80 .part L_0x200f2f0, 4, 4;
L_0x2010020 .part L_0x2009b00, 4, 4;
L_0x20100c0 .concat8 [ 4 4 0 0], v0x1fd7dd0_0, v0x1fd8640_0;
S_0x1fd7750 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1fd74f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1fd7a60_0 .net "a", 3 0, L_0x200fe40;  1 drivers
v0x1fd7b60_0 .net "b", 3 0, L_0x200fee0;  1 drivers
v0x1fd7c40_0 .net "en", 0 0, L_0x200fdd0;  alias, 1 drivers
v0x1fd7d10_0 .net "s", 0 0, L_0x2004350;  alias, 1 drivers
v0x1fd7dd0_0 .var "y", 3 0;
E_0x1fd79d0 .event edge, v0x1fd7c40_0, v0x1fd7d10_0, v0x1fd7a60_0, v0x1fd7b60_0;
S_0x1fd7fa0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1fd74f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1fd8290_0 .net "a", 3 0, L_0x200ff80;  1 drivers
v0x1fd8390_0 .net "b", 3 0, L_0x2010020;  1 drivers
v0x1fd8470_0 .net "en", 0 0, L_0x200fdd0;  alias, 1 drivers
v0x1fd8570_0 .net "s", 0 0, L_0x2004350;  alias, 1 drivers
v0x1fd8640_0 .var "y", 3 0;
E_0x1fd8220 .event edge, v0x1fd7c40_0, v0x1fd7d10_0, v0x1fd8290_0, v0x1fd8390_0;
S_0x1fd8d60 .scope module, "REGISTERA" "register_ab8" 20 42, 33 6 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1fe0110_0 .net "DATA_IN", 7 0, v0x1ffbd60_0;  alias, 1 drivers
v0x1fe01d0_0 .net "DATA_OUT", 7 0, L_0x2006fb0;  alias, 1 drivers
v0x1fe02c0_0 .net "ENABLE_CLK", 0 0, L_0x2002e80;  alias, 1 drivers
L_0x7f9b6dd101c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fe0360_0 .net "LOW", 0 0, L_0x7f9b6dd101c8;  1 drivers
v0x1fe0450_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fe0540_0 .net "W1", 0 0, L_0x2004800;  1 drivers
S_0x1fd9000 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1fd8d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x2004890 .functor NOT 1, L_0x7f9b6dd101c8, C4<0>, C4<0>, C4<0>;
v0x1fd9470_0 .net "CLK", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fdf860_0 .net "D", 7 0, v0x1ffbd60_0;  alias, 1 drivers
v0x1fdf940_0 .net "EN", 0 0, L_0x2004890;  1 drivers
v0x1fdfa10_0 .net "EN_BAR", 0 0, L_0x7f9b6dd101c8;  alias, 1 drivers
v0x1fdfae0_0 .net "Q", 7 0, L_0x2006fb0;  alias, 1 drivers
L_0x1fdcff0 .part v0x1ffbd60_0, 0, 1;
L_0x2006810 .part v0x1ffbd60_0, 1, 1;
L_0x2006900 .part v0x1ffbd60_0, 2, 1;
L_0x20069f0 .part v0x1ffbd60_0, 3, 1;
L_0x2006bf0 .part v0x1ffbd60_0, 4, 1;
L_0x2006c90 .part v0x1ffbd60_0, 5, 1;
L_0x2006d80 .part v0x1ffbd60_0, 6, 1;
L_0x2006e70 .part v0x1ffbd60_0, 7, 1;
LS_0x2006fb0_0_0 .concat8 [ 1 1 1 1], v0x1fd9c70_0, v0x1fda3d0_0, v0x1fdab20_0, v0x1fdb1e0_0;
LS_0x2006fb0_0_4 .concat8 [ 1 1 1 1], v0x1fdb8d0_0, v0x1fdbf70_0, v0x1fdc600_0, v0x1fdcce0_0;
L_0x2006fb0 .concat8 [ 4 4 0 0], LS_0x2006fb0_0_0, LS_0x2006fb0_0_4;
S_0x1fd9270 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1fd9000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x20049b0 .functor NOT 1, L_0x7f9b6dd101c8, C4<0>, C4<0>, C4<0>;
L_0x2004a40 .functor AND 1, L_0x2006e70, L_0x20049b0, C4<1>, C4<1>;
L_0x2004ad0 .functor AND 1, L_0x7f9b6dd101c8, v0x1fdcce0_0, C4<1>, C4<1>;
L_0x2004b40 .functor OR 1, L_0x2004a40, L_0x2004ad0, C4<0>, C4<0>;
L_0x2004c00 .functor AND 1, L_0x2006d80, L_0x20049b0, C4<1>, C4<1>;
L_0x2004c70 .functor AND 1, L_0x7f9b6dd101c8, v0x1fdc600_0, C4<1>, C4<1>;
L_0x2004d30 .functor OR 1, L_0x2004c00, L_0x2004c70, C4<0>, C4<0>;
L_0x2004e90 .functor AND 1, L_0x2006c90, L_0x20049b0, C4<1>, C4<1>;
L_0x2004f90 .functor AND 1, L_0x7f9b6dd101c8, v0x1fdbf70_0, C4<1>, C4<1>;
L_0x2005110 .functor OR 1, L_0x2004e90, L_0x2004f90, C4<0>, C4<0>;
L_0x2005270 .functor AND 1, L_0x2006bf0, L_0x20049b0, C4<1>, C4<1>;
L_0x20052e0 .functor AND 1, L_0x7f9b6dd101c8, v0x1fdb8d0_0, C4<1>, C4<1>;
L_0x20053c0 .functor OR 1, L_0x2005270, L_0x20052e0, C4<0>, C4<0>;
L_0x2005520 .functor AND 1, L_0x20069f0, L_0x20049b0, C4<1>, C4<1>;
L_0x2005350 .functor AND 1, L_0x7f9b6dd101c8, v0x1fdb1e0_0, C4<1>, C4<1>;
L_0x2005660 .functor OR 1, L_0x2005520, L_0x2005350, C4<0>, C4<0>;
L_0x2005850 .functor AND 1, L_0x2006900, L_0x20049b0, C4<1>, C4<1>;
L_0x20058c0 .functor AND 1, L_0x7f9b6dd101c8, v0x1fdab20_0, C4<1>, C4<1>;
L_0x20057c0 .functor OR 1, L_0x2005850, L_0x20058c0, C4<0>, C4<0>;
L_0x2005b10 .functor AND 1, L_0x2006810, L_0x20049b0, C4<1>, C4<1>;
L_0x2004f00 .functor AND 1, L_0x7f9b6dd101c8, v0x1fda3d0_0, C4<1>, C4<1>;
L_0x2005d40 .functor OR 1, L_0x2005b10, L_0x2004f00, C4<0>, C4<0>;
L_0x2005c90 .functor AND 1, L_0x1fdcff0, L_0x20049b0, C4<1>, C4<1>;
L_0x2005f10 .functor AND 1, L_0x7f9b6dd101c8, v0x1fd9c70_0, C4<1>, C4<1>;
L_0x2005e50 .functor OR 1, L_0x2005c90, L_0x2005f10, C4<0>, C4<0>;
RS_0x7f9b6dd6d068 .resolv tri, L_0x2006140, L_0x20061b0, L_0x2006220, L_0x2006290, L_0x2006340, L_0x20063f0, L_0x20064a0, L_0x2006550;
v0x1fdcf10_0 .net8 "NOTHING", 0 0, RS_0x7f9b6dd6d068;  8 drivers
v0x1fdd0e0_0 .net *"_ivl_10", 0 0, L_0x2004c00;  1 drivers
v0x1fdd180_0 .net *"_ivl_12", 0 0, L_0x2004c70;  1 drivers
v0x1fdd220_0 .net *"_ivl_16", 0 0, L_0x2004e90;  1 drivers
v0x1fdd2e0_0 .net *"_ivl_18", 0 0, L_0x2004f90;  1 drivers
v0x1fdd410_0 .net *"_ivl_22", 0 0, L_0x2005270;  1 drivers
v0x1fdd4f0_0 .net *"_ivl_24", 0 0, L_0x20052e0;  1 drivers
v0x1fdd5d0_0 .net *"_ivl_28", 0 0, L_0x2005520;  1 drivers
v0x1fdd6b0_0 .net *"_ivl_30", 0 0, L_0x2005350;  1 drivers
v0x1fdd820_0 .net *"_ivl_34", 0 0, L_0x2005850;  1 drivers
v0x1fdd900_0 .net *"_ivl_36", 0 0, L_0x20058c0;  1 drivers
v0x1fdd9e0_0 .net *"_ivl_4", 0 0, L_0x2004a40;  1 drivers
v0x1fddac0_0 .net *"_ivl_40", 0 0, L_0x2005b10;  1 drivers
v0x1fddba0_0 .net *"_ivl_42", 0 0, L_0x2004f00;  1 drivers
v0x1fddc80_0 .net *"_ivl_46", 0 0, L_0x2005c90;  1 drivers
v0x1fddd60_0 .net *"_ivl_48", 0 0, L_0x2005f10;  1 drivers
v0x1fdde40_0 .net *"_ivl_6", 0 0, L_0x2004ad0;  1 drivers
v0x1fddff0_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fde1a0_0 .net "d0", 0 0, L_0x1fdcff0;  1 drivers
v0x1fde240_0 .net "d1", 0 0, L_0x2006810;  1 drivers
v0x1fde2e0_0 .net "d2", 0 0, L_0x2006900;  1 drivers
v0x1fde380_0 .net "d3", 0 0, L_0x20069f0;  1 drivers
v0x1fde420_0 .net "d4", 0 0, L_0x2006bf0;  1 drivers
v0x1fde4c0_0 .net "d5", 0 0, L_0x2006c90;  1 drivers
v0x1fde560_0 .net "d6", 0 0, L_0x2006d80;  1 drivers
v0x1fde620_0 .net "d7", 0 0, L_0x2006e70;  1 drivers
v0x1fde6e0_0 .net "en", 0 0, L_0x20049b0;  1 drivers
v0x1fde7a0_0 .net "en_bar", 0 0, L_0x7f9b6dd101c8;  alias, 1 drivers
v0x1fde860_0 .net "from_d0", 0 0, L_0x2005e50;  1 drivers
v0x1fde900_0 .net "from_d1", 0 0, L_0x2005d40;  1 drivers
v0x1fde9d0_0 .net "from_d2", 0 0, L_0x20057c0;  1 drivers
v0x1fdeaa0_0 .net "from_d3", 0 0, L_0x2005660;  1 drivers
v0x1fdeb70_0 .net "from_d4", 0 0, L_0x20053c0;  1 drivers
v0x1fddf10_0 .net "from_d5", 0 0, L_0x2005110;  1 drivers
v0x1fdee20_0 .net "from_d6", 0 0, L_0x2004d30;  1 drivers
v0x1fdeef0_0 .net "from_d7", 0 0, L_0x2004b40;  1 drivers
L_0x7f9b6dd10210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fdefc0_0 .net "high", 0 0, L_0x7f9b6dd10210;  1 drivers
v0x1fdf170_0 .net "q0", 0 0, v0x1fd9c70_0;  1 drivers
v0x1fdf210_0 .net "q1", 0 0, v0x1fda3d0_0;  1 drivers
v0x1fdf2b0_0 .net "q2", 0 0, v0x1fdab20_0;  1 drivers
v0x1fdf350_0 .net "q3", 0 0, v0x1fdb1e0_0;  1 drivers
v0x1fdf420_0 .net "q4", 0 0, v0x1fdb8d0_0;  1 drivers
v0x1fdf4f0_0 .net "q5", 0 0, v0x1fdbf70_0;  1 drivers
v0x1fdf5c0_0 .net "q6", 0 0, v0x1fdc600_0;  1 drivers
v0x1fdf690_0 .net "q7", 0 0, v0x1fdcce0_0;  1 drivers
S_0x1fd96d0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2006550 .functor NOT 1, v0x1fd9c70_0, C4<0>, C4<0>, C4<0>;
v0x1fd9a00_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fd9ae0_0 .net "d", 0 0, L_0x2005e50;  alias, 1 drivers
v0x1fd9ba0_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fd9c70_0 .var "q", 0 0;
v0x1fd9d30_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
E_0x1fd9980 .event posedge, v0x1fd9ba0_0, v0x1fd9a00_0;
S_0x1fd9ee0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x20064a0 .functor NOT 1, v0x1fda3d0_0, C4<0>, C4<0>, C4<0>;
v0x1fda160_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fda230_0 .net "d", 0 0, L_0x2005d40;  alias, 1 drivers
v0x1fda2d0_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fda3d0_0 .var "q", 0 0;
v0x1fda470_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fda5f0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x20063f0 .functor NOT 1, v0x1fdab20_0, C4<0>, C4<0>, C4<0>;
v0x1fda880_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fda970_0 .net "d", 0 0, L_0x20057c0;  alias, 1 drivers
v0x1fdaa30_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fdab20_0 .var "q", 0 0;
v0x1fdabc0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fdada0 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2006340 .functor NOT 1, v0x1fdb1e0_0, C4<0>, C4<0>, C4<0>;
v0x1fdb000_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fdb0a0_0 .net "d", 0 0, L_0x2005660;  alias, 1 drivers
v0x1fdb140_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fdb1e0_0 .var "q", 0 0;
v0x1fdb280_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fdb320 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2006290 .functor NOT 1, v0x1fdb8d0_0, C4<0>, C4<0>, C4<0>;
v0x1fdb5d0_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fdb700_0 .net "d", 0 0, L_0x20053c0;  alias, 1 drivers
v0x1fdb7a0_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fdb8d0_0 .var "q", 0 0;
v0x1fdb970_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fdbb40 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2006220 .functor NOT 1, v0x1fdbf70_0, C4<0>, C4<0>, C4<0>;
v0x1fdbd50_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fdbe10_0 .net "d", 0 0, L_0x2005110;  alias, 1 drivers
v0x1fdbed0_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fdbf70_0 .var "q", 0 0;
v0x1fdc010_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fdc150 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x20061b0 .functor NOT 1, v0x1fdc600_0, C4<0>, C4<0>, C4<0>;
v0x1fdc3b0_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fdc470_0 .net "d", 0 0, L_0x2004d30;  alias, 1 drivers
v0x1fdc530_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fdc600_0 .var "q", 0 0;
v0x1fdc6a0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fdc830 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1fd9270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2006140 .functor NOT 1, v0x1fdcce0_0, C4<0>, C4<0>, C4<0>;
v0x1fdca90_0 .net "clk", 0 0, L_0x2004800;  alias, 1 drivers
v0x1fdcb50_0 .net "d", 0 0, L_0x2004b40;  alias, 1 drivers
v0x1fdcc10_0 .net "en", 0 0, L_0x7f9b6dd10210;  alias, 1 drivers
v0x1fdcce0_0 .var "q", 0 0;
v0x1fdcd80_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6d068;  alias, 8 drivers
S_0x1fdfc10 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1fd8d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2004800 .functor OR 1, v0x1ffc630_0, L_0x2002e80, C4<0>, C4<0>;
v0x1fdfe60_0 .net "a", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fdff20_0 .net "b", 0 0, L_0x2002e80;  alias, 1 drivers
v0x1fe0030_0 .net "y", 0 0, L_0x2004800;  alias, 1 drivers
S_0x1fe0640 .scope module, "REGISTERB" "register_ab8" 20 50, 33 6 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1fe7b50_0 .net "DATA_IN", 7 0, v0x1ffbed0_0;  alias, 1 drivers
v0x1fe7c40_0 .net "DATA_OUT", 7 0, L_0x2009b00;  alias, 1 drivers
v0x1fe7ce0_0 .net "ENABLE_CLK", 0 0, L_0x2002e80;  alias, 1 drivers
L_0x7f9b6dd10258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fe7d80_0 .net "LOW", 0 0, L_0x7f9b6dd10258;  1 drivers
v0x1fe7e70_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fe7f60_0 .net "W1", 0 0, L_0x2007640;  1 drivers
S_0x1fe0890 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1fe0640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x20076b0 .functor NOT 1, L_0x7f9b6dd10258, C4<0>, C4<0>, C4<0>;
v0x1fe0d00_0 .net "CLK", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe7260_0 .net "D", 7 0, v0x1ffbed0_0;  alias, 1 drivers
v0x1fe7340_0 .net "EN", 0 0, L_0x20076b0;  1 drivers
v0x1fe7410_0 .net "EN_BAR", 0 0, L_0x7f9b6dd10258;  alias, 1 drivers
v0x1fe74e0_0 .net "Q", 7 0, L_0x2009b00;  alias, 1 drivers
L_0x1fe49f0 .part v0x1ffbed0_0, 0, 1;
L_0x2009360 .part v0x1ffbed0_0, 1, 1;
L_0x2009450 .part v0x1ffbed0_0, 2, 1;
L_0x2009540 .part v0x1ffbed0_0, 3, 1;
L_0x2009740 .part v0x1ffbed0_0, 4, 1;
L_0x20097e0 .part v0x1ffbed0_0, 5, 1;
L_0x20098d0 .part v0x1ffbed0_0, 6, 1;
L_0x20099c0 .part v0x1ffbed0_0, 7, 1;
LS_0x2009b00_0_0 .concat8 [ 1 1 1 1], v0x1fe1500_0, v0x1fe1c60_0, v0x1fe23b0_0, v0x1fe2ab0_0;
LS_0x2009b00_0_4 .concat8 [ 1 1 1 1], v0x1fe32d0_0, v0x1fe3970_0, v0x1fe4000_0, v0x1fe46e0_0;
L_0x2009b00 .concat8 [ 4 4 0 0], LS_0x2009b00_0_0, LS_0x2009b00_0_4;
S_0x1fe0b00 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1fe0890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x20077b0 .functor NOT 1, L_0x7f9b6dd10258, C4<0>, C4<0>, C4<0>;
L_0x2007840 .functor AND 1, L_0x20099c0, L_0x20077b0, C4<1>, C4<1>;
L_0x20078d0 .functor AND 1, L_0x7f9b6dd10258, v0x1fe46e0_0, C4<1>, C4<1>;
L_0x2007940 .functor OR 1, L_0x2007840, L_0x20078d0, C4<0>, C4<0>;
L_0x20079b0 .functor AND 1, L_0x20098d0, L_0x20077b0, C4<1>, C4<1>;
L_0x2007a20 .functor AND 1, L_0x7f9b6dd10258, v0x1fe4000_0, C4<1>, C4<1>;
L_0x2007a90 .functor OR 1, L_0x20079b0, L_0x2007a20, C4<0>, C4<0>;
L_0x2007b00 .functor AND 1, L_0x20097e0, L_0x20077b0, C4<1>, C4<1>;
L_0x2007c00 .functor AND 1, L_0x7f9b6dd10258, v0x1fe3970_0, C4<1>, C4<1>;
L_0x2007720 .functor OR 1, L_0x2007b00, L_0x2007c00, C4<0>, C4<0>;
L_0x2007e20 .functor AND 1, L_0x2009740, L_0x20077b0, C4<1>, C4<1>;
L_0x2007e90 .functor AND 1, L_0x7f9b6dd10258, v0x1fe32d0_0, C4<1>, C4<1>;
L_0x2007f70 .functor OR 1, L_0x2007e20, L_0x2007e90, C4<0>, C4<0>;
L_0x20080d0 .functor AND 1, L_0x2009540, L_0x20077b0, C4<1>, C4<1>;
L_0x2007f00 .functor AND 1, L_0x7f9b6dd10258, v0x1fe2ab0_0, C4<1>, C4<1>;
L_0x2008190 .functor OR 1, L_0x20080d0, L_0x2007f00, C4<0>, C4<0>;
L_0x2008380 .functor AND 1, L_0x2009450, L_0x20077b0, C4<1>, C4<1>;
L_0x20083f0 .functor AND 1, L_0x7f9b6dd10258, v0x1fe23b0_0, C4<1>, C4<1>;
L_0x20082f0 .functor OR 1, L_0x2008380, L_0x20083f0, C4<0>, C4<0>;
L_0x2008640 .functor AND 1, L_0x2009360, L_0x20077b0, C4<1>, C4<1>;
L_0x2007b70 .functor AND 1, L_0x7f9b6dd10258, v0x1fe1c60_0, C4<1>, C4<1>;
L_0x2008870 .functor OR 1, L_0x2008640, L_0x2007b70, C4<0>, C4<0>;
L_0x20087c0 .functor AND 1, L_0x1fe49f0, L_0x20077b0, C4<1>, C4<1>;
L_0x2008a40 .functor AND 1, L_0x7f9b6dd10258, v0x1fe1500_0, C4<1>, C4<1>;
L_0x2008980 .functor OR 1, L_0x20087c0, L_0x2008a40, C4<0>, C4<0>;
RS_0x7f9b6dd6e628 .resolv tri, L_0x2008c70, L_0x2008ce0, L_0x2008d50, L_0x2008de0, L_0x2008e90, L_0x2008f40, L_0x2008ff0, L_0x20090a0;
v0x1fe4910_0 .net8 "NOTHING", 0 0, RS_0x7f9b6dd6e628;  8 drivers
v0x1fe4ae0_0 .net *"_ivl_10", 0 0, L_0x20079b0;  1 drivers
v0x1fe4b80_0 .net *"_ivl_12", 0 0, L_0x2007a20;  1 drivers
v0x1fe4c20_0 .net *"_ivl_16", 0 0, L_0x2007b00;  1 drivers
v0x1fe4ce0_0 .net *"_ivl_18", 0 0, L_0x2007c00;  1 drivers
v0x1fe4e10_0 .net *"_ivl_22", 0 0, L_0x2007e20;  1 drivers
v0x1fe4ef0_0 .net *"_ivl_24", 0 0, L_0x2007e90;  1 drivers
v0x1fe4fd0_0 .net *"_ivl_28", 0 0, L_0x20080d0;  1 drivers
v0x1fe50b0_0 .net *"_ivl_30", 0 0, L_0x2007f00;  1 drivers
v0x1fe5220_0 .net *"_ivl_34", 0 0, L_0x2008380;  1 drivers
v0x1fe5300_0 .net *"_ivl_36", 0 0, L_0x20083f0;  1 drivers
v0x1fe53e0_0 .net *"_ivl_4", 0 0, L_0x2007840;  1 drivers
v0x1fe54c0_0 .net *"_ivl_40", 0 0, L_0x2008640;  1 drivers
v0x1fe55a0_0 .net *"_ivl_42", 0 0, L_0x2007b70;  1 drivers
v0x1fe5680_0 .net *"_ivl_46", 0 0, L_0x20087c0;  1 drivers
v0x1fe5760_0 .net *"_ivl_48", 0 0, L_0x2008a40;  1 drivers
v0x1fe5840_0 .net *"_ivl_6", 0 0, L_0x20078d0;  1 drivers
v0x1fe59f0_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe5ba0_0 .net "d0", 0 0, L_0x1fe49f0;  1 drivers
v0x1fe5c40_0 .net "d1", 0 0, L_0x2009360;  1 drivers
v0x1fe5ce0_0 .net "d2", 0 0, L_0x2009450;  1 drivers
v0x1fe5d80_0 .net "d3", 0 0, L_0x2009540;  1 drivers
v0x1fe5e20_0 .net "d4", 0 0, L_0x2009740;  1 drivers
v0x1fe5ec0_0 .net "d5", 0 0, L_0x20097e0;  1 drivers
v0x1fe5f60_0 .net "d6", 0 0, L_0x20098d0;  1 drivers
v0x1fe6020_0 .net "d7", 0 0, L_0x20099c0;  1 drivers
v0x1fe60e0_0 .net "en", 0 0, L_0x20077b0;  1 drivers
v0x1fe61a0_0 .net "en_bar", 0 0, L_0x7f9b6dd10258;  alias, 1 drivers
v0x1fe6260_0 .net "from_d0", 0 0, L_0x2008980;  1 drivers
v0x1fe6300_0 .net "from_d1", 0 0, L_0x2008870;  1 drivers
v0x1fe63d0_0 .net "from_d2", 0 0, L_0x20082f0;  1 drivers
v0x1fe64a0_0 .net "from_d3", 0 0, L_0x2008190;  1 drivers
v0x1fe6570_0 .net "from_d4", 0 0, L_0x2007f70;  1 drivers
v0x1fe5910_0 .net "from_d5", 0 0, L_0x2007720;  1 drivers
v0x1fe6820_0 .net "from_d6", 0 0, L_0x2007a90;  1 drivers
v0x1fe68f0_0 .net "from_d7", 0 0, L_0x2007940;  1 drivers
L_0x7f9b6dd102a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fe69c0_0 .net "high", 0 0, L_0x7f9b6dd102a0;  1 drivers
v0x1fe6b70_0 .net "q0", 0 0, v0x1fe1500_0;  1 drivers
v0x1fe6c10_0 .net "q1", 0 0, v0x1fe1c60_0;  1 drivers
v0x1fe6cb0_0 .net "q2", 0 0, v0x1fe23b0_0;  1 drivers
v0x1fe6d50_0 .net "q3", 0 0, v0x1fe2ab0_0;  1 drivers
v0x1fe6e20_0 .net "q4", 0 0, v0x1fe32d0_0;  1 drivers
v0x1fe6ef0_0 .net "q5", 0 0, v0x1fe3970_0;  1 drivers
v0x1fe6fc0_0 .net "q6", 0 0, v0x1fe4000_0;  1 drivers
v0x1fe7090_0 .net "q7", 0 0, v0x1fe46e0_0;  1 drivers
S_0x1fe0f60 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x20090a0 .functor NOT 1, v0x1fe1500_0, C4<0>, C4<0>, C4<0>;
v0x1fe1290_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe1370_0 .net "d", 0 0, L_0x2008980;  alias, 1 drivers
v0x1fe1430_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe1500_0 .var "q", 0 0;
v0x1fe15c0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
E_0x1fe1210 .event posedge, v0x1fe1430_0, v0x1fe1290_0;
S_0x1fe1770 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008ff0 .functor NOT 1, v0x1fe1c60_0, C4<0>, C4<0>, C4<0>;
v0x1fe19f0_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe1ac0_0 .net "d", 0 0, L_0x2008870;  alias, 1 drivers
v0x1fe1b60_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe1c60_0 .var "q", 0 0;
v0x1fe1d00_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe1e80 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008f40 .functor NOT 1, v0x1fe23b0_0, C4<0>, C4<0>, C4<0>;
v0x1fe2110_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe2200_0 .net "d", 0 0, L_0x20082f0;  alias, 1 drivers
v0x1fe22c0_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe23b0_0 .var "q", 0 0;
v0x1fe2450_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe2630 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008e90 .functor NOT 1, v0x1fe2ab0_0, C4<0>, C4<0>, C4<0>;
v0x1fe2890_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe2950_0 .net "d", 0 0, L_0x2008190;  alias, 1 drivers
v0x1fe2a10_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe2ab0_0 .var "q", 0 0;
v0x1fe2b50_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe2ce0 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008de0 .functor NOT 1, v0x1fe32d0_0, C4<0>, C4<0>, C4<0>;
v0x1fe2f90_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe30e0_0 .net "d", 0 0, L_0x2007f70;  alias, 1 drivers
v0x1fe31a0_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe32d0_0 .var "q", 0 0;
v0x1fe3370_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe3540 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008d50 .functor NOT 1, v0x1fe3970_0, C4<0>, C4<0>, C4<0>;
v0x1fe3750_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe3810_0 .net "d", 0 0, L_0x2007720;  alias, 1 drivers
v0x1fe38d0_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe3970_0 .var "q", 0 0;
v0x1fe3a10_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe3b50 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008ce0 .functor NOT 1, v0x1fe4000_0, C4<0>, C4<0>, C4<0>;
v0x1fe3db0_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe3e70_0 .net "d", 0 0, L_0x2007a90;  alias, 1 drivers
v0x1fe3f30_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe4000_0 .var "q", 0 0;
v0x1fe40a0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe4230 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1fe0b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x2008c70 .functor NOT 1, v0x1fe46e0_0, C4<0>, C4<0>, C4<0>;
v0x1fe4490_0 .net "clk", 0 0, L_0x2007640;  alias, 1 drivers
v0x1fe4550_0 .net "d", 0 0, L_0x2007940;  alias, 1 drivers
v0x1fe4610_0 .net "en", 0 0, L_0x7f9b6dd102a0;  alias, 1 drivers
v0x1fe46e0_0 .var "q", 0 0;
v0x1fe4780_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6e628;  alias, 8 drivers
S_0x1fe7610 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1fe0640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2007640 .functor OR 1, v0x1ffc630_0, L_0x2002e80, C4<0>, C4<0>;
v0x1fe7860_0 .net "a", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fe7920_0 .net "b", 0 0, L_0x2002e80;  alias, 1 drivers
v0x1fe7a70_0 .net "y", 0 0, L_0x2007640;  alias, 1 drivers
S_0x1fe8060 .scope module, "TEMP_REGISTER_A" "register_ab8" 20 58, 33 6 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1fef4e0_0 .net "DATA_IN", 7 0, L_0x201da40;  alias, 1 drivers
v0x1fef630_0 .net "DATA_OUT", 7 0, L_0x200c640;  alias, 1 drivers
v0x1fef6f0_0 .net "ENABLE_CLK", 0 0, L_0x200cc40;  1 drivers
L_0x7f9b6dd102e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1fef7c0_0 .net "LOW", 0 0, L_0x7f9b6dd102e8;  1 drivers
v0x1fef8b0_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fef9a0_0 .net "W1", 0 0, L_0x200a100;  1 drivers
S_0x1fe82b0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1fe8060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x200a170 .functor NOT 1, L_0x7f9b6dd102e8, C4<0>, C4<0>, C4<0>;
v0x1fe8720_0 .net "CLK", 0 0, L_0x200a100;  alias, 1 drivers
v0x1feec80_0 .net "D", 7 0, L_0x201da40;  alias, 1 drivers
v0x1feed40_0 .net "EN", 0 0, L_0x200a170;  1 drivers
v0x1feee10_0 .net "EN_BAR", 0 0, L_0x7f9b6dd102e8;  alias, 1 drivers
v0x1feeee0_0 .net "Q", 7 0, L_0x200c640;  alias, 1 drivers
L_0x1fec410 .part L_0x201da40, 0, 1;
L_0x200bfb0 .part L_0x201da40, 1, 1;
L_0x200c050 .part L_0x201da40, 2, 1;
L_0x200c140 .part L_0x201da40, 3, 1;
L_0x200c230 .part L_0x201da40, 4, 1;
L_0x200c320 .part L_0x201da40, 5, 1;
L_0x200c410 .part L_0x201da40, 6, 1;
L_0x200c500 .part L_0x201da40, 7, 1;
LS_0x200c640_0_0 .concat8 [ 1 1 1 1], v0x1fe8f20_0, v0x1fe9680_0, v0x1fe9dd0_0, v0x1fea4d0_0;
LS_0x200c640_0_4 .concat8 [ 1 1 1 1], v0x1feacf0_0, v0x1feb390_0, v0x1feba20_0, v0x1fec100_0;
L_0x200c640 .concat8 [ 4 4 0 0], LS_0x200c640_0_0, LS_0x200c640_0_4;
S_0x1fe8520 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1fe82b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x200a270 .functor NOT 1, L_0x7f9b6dd102e8, C4<0>, C4<0>, C4<0>;
L_0x200a300 .functor AND 1, L_0x200c500, L_0x200a270, C4<1>, C4<1>;
L_0x200a390 .functor AND 1, L_0x7f9b6dd102e8, v0x1fec100_0, C4<1>, C4<1>;
L_0x200a400 .functor OR 1, L_0x200a300, L_0x200a390, C4<0>, C4<0>;
L_0x200a470 .functor AND 1, L_0x200c410, L_0x200a270, C4<1>, C4<1>;
L_0x200a4e0 .functor AND 1, L_0x7f9b6dd102e8, v0x1feba20_0, C4<1>, C4<1>;
L_0x200a550 .functor OR 1, L_0x200a470, L_0x200a4e0, C4<0>, C4<0>;
L_0x200a5c0 .functor AND 1, L_0x200c320, L_0x200a270, C4<1>, C4<1>;
L_0x200a6c0 .functor AND 1, L_0x7f9b6dd102e8, v0x1feb390_0, C4<1>, C4<1>;
L_0x200a840 .functor OR 1, L_0x200a5c0, L_0x200a6c0, C4<0>, C4<0>;
L_0x200a9a0 .functor AND 1, L_0x200c230, L_0x200a270, C4<1>, C4<1>;
L_0x200aa10 .functor AND 1, L_0x7f9b6dd102e8, v0x1feacf0_0, C4<1>, C4<1>;
L_0x200aaf0 .functor OR 1, L_0x200a9a0, L_0x200aa10, C4<0>, C4<0>;
L_0x200ac50 .functor AND 1, L_0x200c140, L_0x200a270, C4<1>, C4<1>;
L_0x200aa80 .functor AND 1, L_0x7f9b6dd102e8, v0x1fea4d0_0, C4<1>, C4<1>;
L_0x200ad10 .functor OR 1, L_0x200ac50, L_0x200aa80, C4<0>, C4<0>;
L_0x200af00 .functor AND 1, L_0x200c050, L_0x200a270, C4<1>, C4<1>;
L_0x200af70 .functor AND 1, L_0x7f9b6dd102e8, v0x1fe9dd0_0, C4<1>, C4<1>;
L_0x200ae70 .functor OR 1, L_0x200af00, L_0x200af70, C4<0>, C4<0>;
L_0x200b1c0 .functor AND 1, L_0x200bfb0, L_0x200a270, C4<1>, C4<1>;
L_0x200a630 .functor AND 1, L_0x7f9b6dd102e8, v0x1fe9680_0, C4<1>, C4<1>;
L_0x200b3f0 .functor OR 1, L_0x200b1c0, L_0x200a630, C4<0>, C4<0>;
L_0x200b340 .functor AND 1, L_0x1fec410, L_0x200a270, C4<1>, C4<1>;
L_0x200b5c0 .functor AND 1, L_0x7f9b6dd102e8, v0x1fe8f20_0, C4<1>, C4<1>;
L_0x200b500 .functor OR 1, L_0x200b340, L_0x200b5c0, C4<0>, C4<0>;
RS_0x7f9b6dd6fbe8 .resolv tri, L_0x200b7f0, L_0x200b860, L_0x200b8d0, L_0x200b940, L_0x200b9f0, L_0x200baa0, L_0x200bb50, L_0x200bc00;
v0x1fec330_0 .net8 "NOTHING", 0 0, RS_0x7f9b6dd6fbe8;  8 drivers
v0x1fec500_0 .net *"_ivl_10", 0 0, L_0x200a470;  1 drivers
v0x1fec5a0_0 .net *"_ivl_12", 0 0, L_0x200a4e0;  1 drivers
v0x1fec640_0 .net *"_ivl_16", 0 0, L_0x200a5c0;  1 drivers
v0x1fec700_0 .net *"_ivl_18", 0 0, L_0x200a6c0;  1 drivers
v0x1fec830_0 .net *"_ivl_22", 0 0, L_0x200a9a0;  1 drivers
v0x1fec910_0 .net *"_ivl_24", 0 0, L_0x200aa10;  1 drivers
v0x1fec9f0_0 .net *"_ivl_28", 0 0, L_0x200ac50;  1 drivers
v0x1fecad0_0 .net *"_ivl_30", 0 0, L_0x200aa80;  1 drivers
v0x1fecc40_0 .net *"_ivl_34", 0 0, L_0x200af00;  1 drivers
v0x1fecd20_0 .net *"_ivl_36", 0 0, L_0x200af70;  1 drivers
v0x1fece00_0 .net *"_ivl_4", 0 0, L_0x200a300;  1 drivers
v0x1fecee0_0 .net *"_ivl_40", 0 0, L_0x200b1c0;  1 drivers
v0x1fecfc0_0 .net *"_ivl_42", 0 0, L_0x200a630;  1 drivers
v0x1fed0a0_0 .net *"_ivl_46", 0 0, L_0x200b340;  1 drivers
v0x1fed180_0 .net *"_ivl_48", 0 0, L_0x200b5c0;  1 drivers
v0x1fed260_0 .net *"_ivl_6", 0 0, L_0x200a390;  1 drivers
v0x1fed410_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1fed5c0_0 .net "d0", 0 0, L_0x1fec410;  1 drivers
v0x1fed660_0 .net "d1", 0 0, L_0x200bfb0;  1 drivers
v0x1fed700_0 .net "d2", 0 0, L_0x200c050;  1 drivers
v0x1fed7a0_0 .net "d3", 0 0, L_0x200c140;  1 drivers
v0x1fed840_0 .net "d4", 0 0, L_0x200c230;  1 drivers
v0x1fed8e0_0 .net "d5", 0 0, L_0x200c320;  1 drivers
v0x1fed980_0 .net "d6", 0 0, L_0x200c410;  1 drivers
v0x1feda40_0 .net "d7", 0 0, L_0x200c500;  1 drivers
v0x1fedb00_0 .net "en", 0 0, L_0x200a270;  1 drivers
v0x1fedbc0_0 .net "en_bar", 0 0, L_0x7f9b6dd102e8;  alias, 1 drivers
v0x1fedc80_0 .net "from_d0", 0 0, L_0x200b500;  1 drivers
v0x1fedd20_0 .net "from_d1", 0 0, L_0x200b3f0;  1 drivers
v0x1feddf0_0 .net "from_d2", 0 0, L_0x200ae70;  1 drivers
v0x1fedec0_0 .net "from_d3", 0 0, L_0x200ad10;  1 drivers
v0x1fedf90_0 .net "from_d4", 0 0, L_0x200aaf0;  1 drivers
v0x1fed330_0 .net "from_d5", 0 0, L_0x200a840;  1 drivers
v0x1fee240_0 .net "from_d6", 0 0, L_0x200a550;  1 drivers
v0x1fee310_0 .net "from_d7", 0 0, L_0x200a400;  1 drivers
L_0x7f9b6dd10330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fee3e0_0 .net "high", 0 0, L_0x7f9b6dd10330;  1 drivers
v0x1fee590_0 .net "q0", 0 0, v0x1fe8f20_0;  1 drivers
v0x1fee630_0 .net "q1", 0 0, v0x1fe9680_0;  1 drivers
v0x1fee6d0_0 .net "q2", 0 0, v0x1fe9dd0_0;  1 drivers
v0x1fee770_0 .net "q3", 0 0, v0x1fea4d0_0;  1 drivers
v0x1fee840_0 .net "q4", 0 0, v0x1feacf0_0;  1 drivers
v0x1fee910_0 .net "q5", 0 0, v0x1feb390_0;  1 drivers
v0x1fee9e0_0 .net "q6", 0 0, v0x1feba20_0;  1 drivers
v0x1feeab0_0 .net "q7", 0 0, v0x1fec100_0;  1 drivers
S_0x1fe8980 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200bc00 .functor NOT 1, v0x1fe8f20_0, C4<0>, C4<0>, C4<0>;
v0x1fe8cb0_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1fe8d90_0 .net "d", 0 0, L_0x200b500;  alias, 1 drivers
v0x1fe8e50_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1fe8f20_0 .var "q", 0 0;
v0x1fe8fe0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
E_0x1fe8c30 .event posedge, v0x1fe8e50_0, v0x1fe8cb0_0;
S_0x1fe9190 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200bb50 .functor NOT 1, v0x1fe9680_0, C4<0>, C4<0>, C4<0>;
v0x1fe9410_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1fe94e0_0 .net "d", 0 0, L_0x200b3f0;  alias, 1 drivers
v0x1fe9580_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1fe9680_0 .var "q", 0 0;
v0x1fe9720_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1fe98a0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200baa0 .functor NOT 1, v0x1fe9dd0_0, C4<0>, C4<0>, C4<0>;
v0x1fe9b30_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1fe9c20_0 .net "d", 0 0, L_0x200ae70;  alias, 1 drivers
v0x1fe9ce0_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1fe9dd0_0 .var "q", 0 0;
v0x1fe9e70_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1fea050 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200b9f0 .functor NOT 1, v0x1fea4d0_0, C4<0>, C4<0>, C4<0>;
v0x1fea2b0_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1fea370_0 .net "d", 0 0, L_0x200ad10;  alias, 1 drivers
v0x1fea430_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1fea4d0_0 .var "q", 0 0;
v0x1fea570_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1fea700 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200b940 .functor NOT 1, v0x1feacf0_0, C4<0>, C4<0>, C4<0>;
v0x1fea9b0_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1feab00_0 .net "d", 0 0, L_0x200aaf0;  alias, 1 drivers
v0x1feabc0_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1feacf0_0 .var "q", 0 0;
v0x1fead90_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1feaf60 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200b8d0 .functor NOT 1, v0x1feb390_0, C4<0>, C4<0>, C4<0>;
v0x1feb170_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1feb230_0 .net "d", 0 0, L_0x200a840;  alias, 1 drivers
v0x1feb2f0_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1feb390_0 .var "q", 0 0;
v0x1feb430_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1feb570 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200b860 .functor NOT 1, v0x1feba20_0, C4<0>, C4<0>, C4<0>;
v0x1feb7d0_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1feb890_0 .net "d", 0 0, L_0x200a550;  alias, 1 drivers
v0x1feb950_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1feba20_0 .var "q", 0 0;
v0x1febac0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1febc50 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1fe8520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200b7f0 .functor NOT 1, v0x1fec100_0, C4<0>, C4<0>, C4<0>;
v0x1febeb0_0 .net "clk", 0 0, L_0x200a100;  alias, 1 drivers
v0x1febf70_0 .net "d", 0 0, L_0x200a400;  alias, 1 drivers
v0x1fec030_0 .net "en", 0 0, L_0x7f9b6dd10330;  alias, 1 drivers
v0x1fec100_0 .var "q", 0 0;
v0x1fec1a0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd6fbe8;  alias, 8 drivers
S_0x1fef010 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1fe8060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x200a100 .functor OR 1, v0x1ffc630_0, L_0x200cc40, C4<0>, C4<0>;
v0x1fef260_0 .net "a", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1fef320_0 .net "b", 0 0, L_0x200cc40;  alias, 1 drivers
v0x1fef3e0_0 .net "y", 0 0, L_0x200a100;  alias, 1 drivers
S_0x1fefa80 .scope module, "TEMP_REGISTER_B" "register_ab8" 20 66, 33 6 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ff6f00_0 .net "DATA_IN", 7 0, L_0x201da40;  alias, 1 drivers
v0x1ff6fc0_0 .net "DATA_OUT", 7 0, L_0x200f2f0;  alias, 1 drivers
v0x1ff70d0_0 .net "ENABLE_CLK", 0 0, L_0x200f8f0;  1 drivers
L_0x7f9b6dd10378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ff71a0_0 .net "LOW", 0 0, L_0x7f9b6dd10378;  1 drivers
v0x1ff7290_0 .net "SYSTEM_CLK", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1ff7380_0 .net "W1", 0 0, L_0x200cce0;  1 drivers
S_0x1fefcd0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1fefa80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x200cd50 .functor NOT 1, L_0x7f9b6dd10378, C4<0>, C4<0>, C4<0>;
v0x1ff0140_0 .net "CLK", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff66a0_0 .net "D", 7 0, L_0x201da40;  alias, 1 drivers
v0x1ff6760_0 .net "EN", 0 0, L_0x200cd50;  1 drivers
v0x1ff6830_0 .net "EN_BAR", 0 0, L_0x7f9b6dd10378;  alias, 1 drivers
v0x1ff6900_0 .net "Q", 7 0, L_0x200f2f0;  alias, 1 drivers
L_0x1ff3e30 .part L_0x201da40, 0, 1;
L_0x200bec0 .part L_0x201da40, 1, 1;
L_0x200ed00 .part L_0x201da40, 2, 1;
L_0x200edf0 .part L_0x201da40, 3, 1;
L_0x200eee0 .part L_0x201da40, 4, 1;
L_0x200efd0 .part L_0x201da40, 5, 1;
L_0x200f0c0 .part L_0x201da40, 6, 1;
L_0x200f1b0 .part L_0x201da40, 7, 1;
LS_0x200f2f0_0_0 .concat8 [ 1 1 1 1], v0x1ff0940_0, v0x1ff10a0_0, v0x1ff17f0_0, v0x1ff1ef0_0;
LS_0x200f2f0_0_4 .concat8 [ 1 1 1 1], v0x1ff2710_0, v0x1ff2db0_0, v0x1ff3440_0, v0x1ff3b20_0;
L_0x200f2f0 .concat8 [ 4 4 0 0], LS_0x200f2f0_0_0, LS_0x200f2f0_0_4;
S_0x1feff40 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1fefcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x200ce70 .functor NOT 1, L_0x7f9b6dd10378, C4<0>, C4<0>, C4<0>;
L_0x200cf00 .functor AND 1, L_0x200f1b0, L_0x200ce70, C4<1>, C4<1>;
L_0x200cf90 .functor AND 1, L_0x7f9b6dd10378, v0x1ff3b20_0, C4<1>, C4<1>;
L_0x200d000 .functor OR 1, L_0x200cf00, L_0x200cf90, C4<0>, C4<0>;
L_0x200d070 .functor AND 1, L_0x200f0c0, L_0x200ce70, C4<1>, C4<1>;
L_0x200d0e0 .functor AND 1, L_0x7f9b6dd10378, v0x1ff3440_0, C4<1>, C4<1>;
L_0x200d150 .functor OR 1, L_0x200d070, L_0x200d0e0, C4<0>, C4<0>;
L_0x200d210 .functor AND 1, L_0x200efd0, L_0x200ce70, C4<1>, C4<1>;
L_0x200d310 .functor AND 1, L_0x7f9b6dd10378, v0x1ff2db0_0, C4<1>, C4<1>;
L_0x200d490 .functor OR 1, L_0x200d210, L_0x200d310, C4<0>, C4<0>;
L_0x200d5f0 .functor AND 1, L_0x200eee0, L_0x200ce70, C4<1>, C4<1>;
L_0x200d660 .functor AND 1, L_0x7f9b6dd10378, v0x1ff2710_0, C4<1>, C4<1>;
L_0x200d740 .functor OR 1, L_0x200d5f0, L_0x200d660, C4<0>, C4<0>;
L_0x200d8a0 .functor AND 1, L_0x200edf0, L_0x200ce70, C4<1>, C4<1>;
L_0x200d6d0 .functor AND 1, L_0x7f9b6dd10378, v0x1ff1ef0_0, C4<1>, C4<1>;
L_0x200d960 .functor OR 1, L_0x200d8a0, L_0x200d6d0, C4<0>, C4<0>;
L_0x200db50 .functor AND 1, L_0x200ed00, L_0x200ce70, C4<1>, C4<1>;
L_0x200dbc0 .functor AND 1, L_0x7f9b6dd10378, v0x1ff17f0_0, C4<1>, C4<1>;
L_0x200dac0 .functor OR 1, L_0x200db50, L_0x200dbc0, C4<0>, C4<0>;
L_0x200de10 .functor AND 1, L_0x200bec0, L_0x200ce70, C4<1>, C4<1>;
L_0x200d280 .functor AND 1, L_0x7f9b6dd10378, v0x1ff10a0_0, C4<1>, C4<1>;
L_0x200e040 .functor OR 1, L_0x200de10, L_0x200d280, C4<0>, C4<0>;
L_0x200df90 .functor AND 1, L_0x1ff3e30, L_0x200ce70, C4<1>, C4<1>;
L_0x200e210 .functor AND 1, L_0x7f9b6dd10378, v0x1ff0940_0, C4<1>, C4<1>;
L_0x200e150 .functor OR 1, L_0x200df90, L_0x200e210, C4<0>, C4<0>;
RS_0x7f9b6dd711a8 .resolv tri, L_0x200e440, L_0x200e4b0, L_0x200e520, L_0x200e590, L_0x200e640, L_0x200e6f0, L_0x200e7a0, L_0x200e850;
v0x1ff3d50_0 .net8 "NOTHING", 0 0, RS_0x7f9b6dd711a8;  8 drivers
v0x1ff3f20_0 .net *"_ivl_10", 0 0, L_0x200d070;  1 drivers
v0x1ff3fc0_0 .net *"_ivl_12", 0 0, L_0x200d0e0;  1 drivers
v0x1ff4060_0 .net *"_ivl_16", 0 0, L_0x200d210;  1 drivers
v0x1ff4120_0 .net *"_ivl_18", 0 0, L_0x200d310;  1 drivers
v0x1ff4250_0 .net *"_ivl_22", 0 0, L_0x200d5f0;  1 drivers
v0x1ff4330_0 .net *"_ivl_24", 0 0, L_0x200d660;  1 drivers
v0x1ff4410_0 .net *"_ivl_28", 0 0, L_0x200d8a0;  1 drivers
v0x1ff44f0_0 .net *"_ivl_30", 0 0, L_0x200d6d0;  1 drivers
v0x1ff4660_0 .net *"_ivl_34", 0 0, L_0x200db50;  1 drivers
v0x1ff4740_0 .net *"_ivl_36", 0 0, L_0x200dbc0;  1 drivers
v0x1ff4820_0 .net *"_ivl_4", 0 0, L_0x200cf00;  1 drivers
v0x1ff4900_0 .net *"_ivl_40", 0 0, L_0x200de10;  1 drivers
v0x1ff49e0_0 .net *"_ivl_42", 0 0, L_0x200d280;  1 drivers
v0x1ff4ac0_0 .net *"_ivl_46", 0 0, L_0x200df90;  1 drivers
v0x1ff4ba0_0 .net *"_ivl_48", 0 0, L_0x200e210;  1 drivers
v0x1ff4c80_0 .net *"_ivl_6", 0 0, L_0x200cf90;  1 drivers
v0x1ff4e30_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff4fe0_0 .net "d0", 0 0, L_0x1ff3e30;  1 drivers
v0x1ff5080_0 .net "d1", 0 0, L_0x200bec0;  1 drivers
v0x1ff5120_0 .net "d2", 0 0, L_0x200ed00;  1 drivers
v0x1ff51c0_0 .net "d3", 0 0, L_0x200edf0;  1 drivers
v0x1ff5260_0 .net "d4", 0 0, L_0x200eee0;  1 drivers
v0x1ff5300_0 .net "d5", 0 0, L_0x200efd0;  1 drivers
v0x1ff53a0_0 .net "d6", 0 0, L_0x200f0c0;  1 drivers
v0x1ff5460_0 .net "d7", 0 0, L_0x200f1b0;  1 drivers
v0x1ff5520_0 .net "en", 0 0, L_0x200ce70;  1 drivers
v0x1ff55e0_0 .net "en_bar", 0 0, L_0x7f9b6dd10378;  alias, 1 drivers
v0x1ff56a0_0 .net "from_d0", 0 0, L_0x200e150;  1 drivers
v0x1ff5740_0 .net "from_d1", 0 0, L_0x200e040;  1 drivers
v0x1ff5810_0 .net "from_d2", 0 0, L_0x200dac0;  1 drivers
v0x1ff58e0_0 .net "from_d3", 0 0, L_0x200d960;  1 drivers
v0x1ff59b0_0 .net "from_d4", 0 0, L_0x200d740;  1 drivers
v0x1ff4d50_0 .net "from_d5", 0 0, L_0x200d490;  1 drivers
v0x1ff5c60_0 .net "from_d6", 0 0, L_0x200d150;  1 drivers
v0x1ff5d30_0 .net "from_d7", 0 0, L_0x200d000;  1 drivers
L_0x7f9b6dd103c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ff5e00_0 .net "high", 0 0, L_0x7f9b6dd103c0;  1 drivers
v0x1ff5fb0_0 .net "q0", 0 0, v0x1ff0940_0;  1 drivers
v0x1ff6050_0 .net "q1", 0 0, v0x1ff10a0_0;  1 drivers
v0x1ff60f0_0 .net "q2", 0 0, v0x1ff17f0_0;  1 drivers
v0x1ff6190_0 .net "q3", 0 0, v0x1ff1ef0_0;  1 drivers
v0x1ff6260_0 .net "q4", 0 0, v0x1ff2710_0;  1 drivers
v0x1ff6330_0 .net "q5", 0 0, v0x1ff2db0_0;  1 drivers
v0x1ff6400_0 .net "q6", 0 0, v0x1ff3440_0;  1 drivers
v0x1ff64d0_0 .net "q7", 0 0, v0x1ff3b20_0;  1 drivers
S_0x1ff03a0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e850 .functor NOT 1, v0x1ff0940_0, C4<0>, C4<0>, C4<0>;
v0x1ff06d0_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff07b0_0 .net "d", 0 0, L_0x200e150;  alias, 1 drivers
v0x1ff0870_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff0940_0 .var "q", 0 0;
v0x1ff0a00_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
E_0x1ff0650 .event posedge, v0x1ff0870_0, v0x1ff06d0_0;
S_0x1ff0bb0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e7a0 .functor NOT 1, v0x1ff10a0_0, C4<0>, C4<0>, C4<0>;
v0x1ff0e30_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff0f00_0 .net "d", 0 0, L_0x200e040;  alias, 1 drivers
v0x1ff0fa0_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff10a0_0 .var "q", 0 0;
v0x1ff1140_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff12c0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e6f0 .functor NOT 1, v0x1ff17f0_0, C4<0>, C4<0>, C4<0>;
v0x1ff1550_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff1640_0 .net "d", 0 0, L_0x200dac0;  alias, 1 drivers
v0x1ff1700_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff17f0_0 .var "q", 0 0;
v0x1ff1890_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff1a70 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e640 .functor NOT 1, v0x1ff1ef0_0, C4<0>, C4<0>, C4<0>;
v0x1ff1cd0_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff1d90_0 .net "d", 0 0, L_0x200d960;  alias, 1 drivers
v0x1ff1e50_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff1ef0_0 .var "q", 0 0;
v0x1ff1f90_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff2120 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e590 .functor NOT 1, v0x1ff2710_0, C4<0>, C4<0>, C4<0>;
v0x1ff23d0_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff2520_0 .net "d", 0 0, L_0x200d740;  alias, 1 drivers
v0x1ff25e0_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff2710_0 .var "q", 0 0;
v0x1ff27b0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff2980 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e520 .functor NOT 1, v0x1ff2db0_0, C4<0>, C4<0>, C4<0>;
v0x1ff2b90_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff2c50_0 .net "d", 0 0, L_0x200d490;  alias, 1 drivers
v0x1ff2d10_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff2db0_0 .var "q", 0 0;
v0x1ff2e50_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff2f90 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e4b0 .functor NOT 1, v0x1ff3440_0, C4<0>, C4<0>, C4<0>;
v0x1ff31f0_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff32b0_0 .net "d", 0 0, L_0x200d150;  alias, 1 drivers
v0x1ff3370_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff3440_0 .var "q", 0 0;
v0x1ff34e0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff3670 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1feff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x200e440 .functor NOT 1, v0x1ff3b20_0, C4<0>, C4<0>, C4<0>;
v0x1ff38d0_0 .net "clk", 0 0, L_0x200cce0;  alias, 1 drivers
v0x1ff3990_0 .net "d", 0 0, L_0x200d000;  alias, 1 drivers
v0x1ff3a50_0 .net "en", 0 0, L_0x7f9b6dd103c0;  alias, 1 drivers
v0x1ff3b20_0 .var "q", 0 0;
v0x1ff3bc0_0 .net8 "q_bar", 0 0, RS_0x7f9b6dd711a8;  alias, 8 drivers
S_0x1ff6a30 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1fefa80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x200cce0 .functor OR 1, v0x1ffc630_0, L_0x200f8f0, C4<0>, C4<0>;
v0x1ff6c80_0 .net "a", 0 0, v0x1ffc630_0;  alias, 1 drivers
v0x1ff6d40_0 .net "b", 0 0, L_0x200f8f0;  alias, 1 drivers
v0x1ff6e00_0 .net "y", 0 0, L_0x200cce0;  alias, 1 drivers
S_0x1ff7460 .scope module, "ZP_BIT1" "zp_bit" 20 112, 38 6 0, S_0x1fa8d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x1ff98e0_0 .net "F8", 7 0, L_0x200eaf0;  alias, 1 drivers
v0x1ff9a10_0 .net "W", 3 0, L_0x2021270;  1 drivers
v0x1ff9af0_0 .net "ZP_BAR", 0 0, L_0x2021640;  1 drivers
L_0x2020850 .part L_0x200eaf0, 0, 1;
L_0x20208f0 .part L_0x200eaf0, 1, 1;
L_0x2020a70 .part L_0x200eaf0, 2, 1;
L_0x2020c20 .part L_0x200eaf0, 3, 1;
L_0x2020d30 .part L_0x200eaf0, 4, 1;
L_0x2020e20 .part L_0x200eaf0, 5, 1;
L_0x2021040 .part L_0x200eaf0, 6, 1;
L_0x2021130 .part L_0x200eaf0, 7, 1;
L_0x2021270 .concat8 [ 1 1 1 1], L_0x20207e0, L_0x2020a00, L_0x2020cc0, L_0x2020f80;
L_0x2021750 .part L_0x2021270, 0, 1;
L_0x2021890 .part L_0x2021270, 1, 1;
L_0x2021930 .part L_0x2021270, 2, 1;
L_0x2021b20 .part L_0x2021270, 3, 1;
S_0x1ff7730 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x1ff7460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x201e800 .functor OR 1, L_0x2020850, L_0x20208f0, C4<0>, C4<0>;
L_0x20207e0 .functor NOT 1, L_0x201e800, C4<0>, C4<0>, C4<0>;
v0x1ff7950_0 .net *"_ivl_0", 0 0, L_0x201e800;  1 drivers
v0x1ff7a50_0 .net "a", 0 0, L_0x2020850;  1 drivers
v0x1ff7b10_0 .net "b", 0 0, L_0x20208f0;  1 drivers
v0x1ff7bb0_0 .net "y", 0 0, L_0x20207e0;  1 drivers
S_0x1ff7cf0 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x1ff7460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2020990 .functor OR 1, L_0x2020a70, L_0x2020c20, C4<0>, C4<0>;
L_0x2020a00 .functor NOT 1, L_0x2020990, C4<0>, C4<0>, C4<0>;
v0x1ff7f20_0 .net *"_ivl_0", 0 0, L_0x2020990;  1 drivers
v0x1ff8020_0 .net "a", 0 0, L_0x2020a70;  1 drivers
v0x1ff80e0_0 .net "b", 0 0, L_0x2020c20;  1 drivers
v0x1ff8180_0 .net "y", 0 0, L_0x2020a00;  1 drivers
S_0x1ff82c0 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x1ff7460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2004770 .functor OR 1, L_0x2020d30, L_0x2020e20, C4<0>, C4<0>;
L_0x2020cc0 .functor NOT 1, L_0x2004770, C4<0>, C4<0>, C4<0>;
v0x1ff8520_0 .net *"_ivl_0", 0 0, L_0x2004770;  1 drivers
v0x1ff8600_0 .net "a", 0 0, L_0x2020d30;  1 drivers
v0x1ff86c0_0 .net "b", 0 0, L_0x2020e20;  1 drivers
v0x1ff8790_0 .net "y", 0 0, L_0x2020cc0;  1 drivers
S_0x1ff88d0 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x1ff7460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x2020f10 .functor OR 1, L_0x2021040, L_0x2021130, C4<0>, C4<0>;
L_0x2020f80 .functor NOT 1, L_0x2020f10, C4<0>, C4<0>, C4<0>;
v0x1ff8b00_0 .net *"_ivl_0", 0 0, L_0x2020f10;  1 drivers
v0x1ff8c00_0 .net "a", 0 0, L_0x2021040;  1 drivers
v0x1ff8cc0_0 .net "b", 0 0, L_0x2021130;  1 drivers
v0x1ff8d90_0 .net "y", 0 0, L_0x2020f80;  1 drivers
S_0x1ff8ed0 .scope module, "U5" "nand4" 38 39, 18 2 0, S_0x1ff7460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x2021450 .functor AND 1, L_0x2021750, L_0x2021890, C4<1>, C4<1>;
L_0x20214c0 .functor AND 1, L_0x2021450, L_0x2021930, C4<1>, C4<1>;
L_0x2021580 .functor AND 1, L_0x20214c0, L_0x2021b20, C4<1>, C4<1>;
L_0x2021640 .functor NOT 1, L_0x2021580, C4<0>, C4<0>, C4<0>;
v0x1ff9180_0 .net *"_ivl_0", 0 0, L_0x2021450;  1 drivers
v0x1ff9260_0 .net *"_ivl_2", 0 0, L_0x20214c0;  1 drivers
v0x1ff9340_0 .net *"_ivl_4", 0 0, L_0x2021580;  1 drivers
v0x1ff9430_0 .net "a", 0 0, L_0x2021750;  1 drivers
v0x1ff94f0_0 .net "b", 0 0, L_0x2021890;  1 drivers
v0x1ff9600_0 .net "c", 0 0, L_0x2021930;  1 drivers
v0x1ff96c0_0 .net "d", 0 0, L_0x2021b20;  1 drivers
v0x1ff9780_0 .net "y", 0 0, L_0x2021640;  alias, 1 drivers
    .scope S_0x1fa8610;
T_0 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1f2a720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2a0d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1f2a3c0_0;
    %load/vec4 v0x1f2a460_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1f2a0d0_0;
    %assign/vec4 v0x1f2a0d0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f2a0d0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f2a0d0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1f2a0d0_0;
    %inv;
    %assign/vec4 v0x1f2a0d0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1faad00;
T_1 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1f4c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4bf10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1f4c220_0;
    %load/vec4 v0x1f4c2c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1f4bf10_0;
    %assign/vec4 v0x1f4bf10_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4bf10_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4bf10_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1f4bf10_0;
    %inv;
    %assign/vec4 v0x1f4bf10_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f09690;
T_2 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1f94010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f934d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1f940b0_0;
    %load/vec4 v0x1f93430_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x1f934d0_0;
    %assign/vec4 v0x1f934d0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f934d0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f934d0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x1f934d0_0;
    %inv;
    %assign/vec4 v0x1f934d0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f2afb0;
T_3 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1fadbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab8a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1fa67b0_0;
    %load/vec4 v0x1fad210_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1fab8a0_0;
    %assign/vec4 v0x1fab8a0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab8a0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab8a0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1fab8a0_0;
    %inv;
    %assign/vec4 v0x1fab8a0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f21230;
T_4 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1f20670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f1f930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1f529f0_0;
    %load/vec4 v0x1efc500_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1f1f930_0;
    %assign/vec4 v0x1f1f930_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f1f930_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f1f930_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x1f1f930_0;
    %inv;
    %assign/vec4 v0x1f1f930_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f3d0a0;
T_5 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1eda350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f3aab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f3e980_0;
    %load/vec4 v0x1f3ea20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1f3aab0_0;
    %assign/vec4 v0x1f3aab0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f3aab0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f3aab0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1f3aab0_0;
    %inv;
    %assign/vec4 v0x1f3aab0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f40280;
T_6 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1f91e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f06ee0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f523c0_0;
    %load/vec4 v0x1f06e40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1f06ee0_0;
    %assign/vec4 v0x1f06ee0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f06ee0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f06ee0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1f06ee0_0;
    %inv;
    %assign/vec4 v0x1f06ee0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f41b80;
T_7 ;
    %wait E_0x1fa7fc0;
    %load/vec4 v0x1f3ae60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f1a500_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f1aba0_0;
    %load/vec4 v0x1f1ac40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1f1a500_0;
    %assign/vec4 v0x1f1a500_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f1a500_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f1a500_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1f1a500_0;
    %inv;
    %assign/vec4 v0x1f1a500_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f90500;
T_8 ;
    %wait E_0x1f4df50;
    %load/vec4 v0x1f8dd80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f91160_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f8de20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1f8f540_0;
    %assign/vec4 v0x1f91160_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1f8f640_0;
    %assign/vec4 v0x1f91160_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f64300;
T_9 ;
    %wait E_0x1f730e0;
    %load/vec4 v0x1f68c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f69c40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1f68cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1f66fa0_0;
    %assign/vec4 v0x1f69c40_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x1f670a0_0;
    %assign/vec4 v0x1f69c40_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1f5fd60;
T_10 ;
    %wait E_0x1f950b0;
    %load/vec4 v0x1f6ecc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f6dd00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1f6ed90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x1f5e5f0_0;
    %assign/vec4 v0x1f6dd00_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x1f5e6f0_0;
    %assign/vec4 v0x1f6dd00_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1f19090;
T_11 ;
    %wait E_0x1f16b90;
    %load/vec4 v0x1f35ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f25210_0;
    %load/vec4 v0x1f25d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f268b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1f246c0_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x1f23b70_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x1f22ff0_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x1f22390_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x1f1b770_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x1f1b300_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x1f37160_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x1f36620_0;
    %assign/vec4 v0x1f34460_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f34460_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1fdc830;
T_12 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fdcc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1fdcb50_0;
    %assign/vec4 v0x1fdcce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1fdcce0_0;
    %assign/vec4 v0x1fdcce0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1fdc150;
T_13 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fdc530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1fdc470_0;
    %assign/vec4 v0x1fdc600_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1fdc600_0;
    %assign/vec4 v0x1fdc600_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1fdbb40;
T_14 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fdbed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1fdbe10_0;
    %assign/vec4 v0x1fdbf70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1fdbf70_0;
    %assign/vec4 v0x1fdbf70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1fdb320;
T_15 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fdb7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1fdb700_0;
    %assign/vec4 v0x1fdb8d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1fdb8d0_0;
    %assign/vec4 v0x1fdb8d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1fdada0;
T_16 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fdb140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1fdb0a0_0;
    %assign/vec4 v0x1fdb1e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1fdb1e0_0;
    %assign/vec4 v0x1fdb1e0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1fda5f0;
T_17 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fdaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1fda970_0;
    %assign/vec4 v0x1fdab20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1fdab20_0;
    %assign/vec4 v0x1fdab20_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1fd9ee0;
T_18 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fda2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1fda230_0;
    %assign/vec4 v0x1fda3d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1fda3d0_0;
    %assign/vec4 v0x1fda3d0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1fd96d0;
T_19 ;
    %wait E_0x1fd9980;
    %load/vec4 v0x1fd9ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1fd9ae0_0;
    %assign/vec4 v0x1fd9c70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1fd9c70_0;
    %assign/vec4 v0x1fd9c70_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1fe4230;
T_20 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1fe4550_0;
    %assign/vec4 v0x1fe46e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1fe46e0_0;
    %assign/vec4 v0x1fe46e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1fe3b50;
T_21 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe3f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1fe3e70_0;
    %assign/vec4 v0x1fe4000_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1fe4000_0;
    %assign/vec4 v0x1fe4000_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1fe3540;
T_22 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1fe3810_0;
    %assign/vec4 v0x1fe3970_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1fe3970_0;
    %assign/vec4 v0x1fe3970_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1fe2ce0;
T_23 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1fe30e0_0;
    %assign/vec4 v0x1fe32d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1fe32d0_0;
    %assign/vec4 v0x1fe32d0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1fe2630;
T_24 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe2a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1fe2950_0;
    %assign/vec4 v0x1fe2ab0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1fe2ab0_0;
    %assign/vec4 v0x1fe2ab0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1fe1e80;
T_25 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe22c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1fe2200_0;
    %assign/vec4 v0x1fe23b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1fe23b0_0;
    %assign/vec4 v0x1fe23b0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1fe1770;
T_26 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe1b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1fe1ac0_0;
    %assign/vec4 v0x1fe1c60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1fe1c60_0;
    %assign/vec4 v0x1fe1c60_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1fe0f60;
T_27 ;
    %wait E_0x1fe1210;
    %load/vec4 v0x1fe1430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1fe1370_0;
    %assign/vec4 v0x1fe1500_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1fe1500_0;
    %assign/vec4 v0x1fe1500_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1febc50;
T_28 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1fec030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1febf70_0;
    %assign/vec4 v0x1fec100_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1fec100_0;
    %assign/vec4 v0x1fec100_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1feb570;
T_29 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1feb950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1feb890_0;
    %assign/vec4 v0x1feba20_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1feba20_0;
    %assign/vec4 v0x1feba20_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1feaf60;
T_30 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1feb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1feb230_0;
    %assign/vec4 v0x1feb390_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1feb390_0;
    %assign/vec4 v0x1feb390_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1fea700;
T_31 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1feabc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1feab00_0;
    %assign/vec4 v0x1feacf0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1feacf0_0;
    %assign/vec4 v0x1feacf0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1fea050;
T_32 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1fea430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1fea370_0;
    %assign/vec4 v0x1fea4d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1fea4d0_0;
    %assign/vec4 v0x1fea4d0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1fe98a0;
T_33 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1fe9ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1fe9c20_0;
    %assign/vec4 v0x1fe9dd0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1fe9dd0_0;
    %assign/vec4 v0x1fe9dd0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1fe9190;
T_34 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1fe9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1fe94e0_0;
    %assign/vec4 v0x1fe9680_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1fe9680_0;
    %assign/vec4 v0x1fe9680_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1fe8980;
T_35 ;
    %wait E_0x1fe8c30;
    %load/vec4 v0x1fe8e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1fe8d90_0;
    %assign/vec4 v0x1fe8f20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1fe8f20_0;
    %assign/vec4 v0x1fe8f20_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1ff3670;
T_36 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff3a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1ff3990_0;
    %assign/vec4 v0x1ff3b20_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1ff3b20_0;
    %assign/vec4 v0x1ff3b20_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1ff2f90;
T_37 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff3370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1ff32b0_0;
    %assign/vec4 v0x1ff3440_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1ff3440_0;
    %assign/vec4 v0x1ff3440_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1ff2980;
T_38 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff2d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1ff2c50_0;
    %assign/vec4 v0x1ff2db0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1ff2db0_0;
    %assign/vec4 v0x1ff2db0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1ff2120;
T_39 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff25e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1ff2520_0;
    %assign/vec4 v0x1ff2710_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1ff2710_0;
    %assign/vec4 v0x1ff2710_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1ff1a70;
T_40 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1ff1d90_0;
    %assign/vec4 v0x1ff1ef0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1ff1ef0_0;
    %assign/vec4 v0x1ff1ef0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1ff12c0;
T_41 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff1700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1ff1640_0;
    %assign/vec4 v0x1ff17f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1ff17f0_0;
    %assign/vec4 v0x1ff17f0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1ff0bb0;
T_42 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff0fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1ff0f00_0;
    %assign/vec4 v0x1ff10a0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1ff10a0_0;
    %assign/vec4 v0x1ff10a0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1ff03a0;
T_43 ;
    %wait E_0x1ff0650;
    %load/vec4 v0x1ff0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1ff07b0_0;
    %assign/vec4 v0x1ff0940_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1ff0940_0;
    %assign/vec4 v0x1ff0940_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1fd5e90;
T_44 ;
    %wait E_0x1fd6120;
    %load/vec4 v0x1fd6390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1fd6520_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1fd6460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x1fd61b0_0;
    %assign/vec4 v0x1fd6520_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x1fd62b0_0;
    %assign/vec4 v0x1fd6520_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1fd66f0;
T_45 ;
    %wait E_0x1fd6970;
    %load/vec4 v0x1fd6bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1fd6d90_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1fd6cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x1fd69e0_0;
    %assign/vec4 v0x1fd6d90_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x1fd6ae0_0;
    %assign/vec4 v0x1fd6d90_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1fd7750;
T_46 ;
    %wait E_0x1fd79d0;
    %load/vec4 v0x1fd7c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1fd7dd0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1fd7d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x1fd7a60_0;
    %assign/vec4 v0x1fd7dd0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x1fd7b60_0;
    %assign/vec4 v0x1fd7dd0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1fd7fa0;
T_47 ;
    %wait E_0x1fd8220;
    %load/vec4 v0x1fd8470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1fd8640_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1fd8570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x1fd8290_0;
    %assign/vec4 v0x1fd8640_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x1fd8390_0;
    %assign/vec4 v0x1fd8640_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1fd1e40;
T_48 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fd2220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1fd2160_0;
    %assign/vec4 v0x1fd22c0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1fd22c0_0;
    %assign/vec4 v0x1fd22c0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1fd1790;
T_49 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fd1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1fd1ab0_0;
    %assign/vec4 v0x1fd1c10_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1fd1c10_0;
    %assign/vec4 v0x1fd1c10_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1fd1180;
T_50 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fd1510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1fd1450_0;
    %assign/vec4 v0x1fd15b0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1fd15b0_0;
    %assign/vec4 v0x1fd15b0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1fd0920;
T_51 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fd0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1fd0d20_0;
    %assign/vec4 v0x1fd0f10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1fd0f10_0;
    %assign/vec4 v0x1fd0f10_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1fd0270;
T_52 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fd0650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1fd0590_0;
    %assign/vec4 v0x1fd06f0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1fd06f0_0;
    %assign/vec4 v0x1fd06f0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1fcfaf0;
T_53 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fcff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1fcfe40_0;
    %assign/vec4 v0x1fcfff0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1fcfff0_0;
    %assign/vec4 v0x1fcfff0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1fcf4a0;
T_54 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fcf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1fcf7c0_0;
    %assign/vec4 v0x1fcf900_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1fcf900_0;
    %assign/vec4 v0x1fcf900_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1fced30;
T_55 ;
    %wait E_0x1fc6b40;
    %load/vec4 v0x1fcf190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1fcf0d0_0;
    %assign/vec4 v0x1fcf230_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1fcf230_0;
    %assign/vec4 v0x1fcf230_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1f4c890;
T_56 ;
    %wait E_0x1f9e790;
    %load/vec4 v0x1f0aa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f9dad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f4fa80_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1f96a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f4e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fa6a70_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1f4f770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f50ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f16ab0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1f15f70_0, 0;
    %jmp T_56.20;
T_56.20 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1faa0a0;
T_57 ;
    %vpi_call 3 91 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 3 92 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1faa0a0 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x1faa0a0;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x1ffc630_0;
    %inv;
    %store/vec4 v0x1ffc630_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1faa0a0;
T_59 ;
    %vpi_call 3 102 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1ffc460_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ffbd60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1ffbed0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffc1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffc630_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffc500_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc500_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1ffc460_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x1ffbd60_0, 0, 8;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v0x1ffbed0_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1ffc460_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x1ffbd60_0, 0, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x1ffbed0_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1ffc460_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1ffbd60_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x1ffbed0_0, 0, 8;
    %delay 500, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc0c0_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 149 "$display", "test complete" {0 0 0};
    %vpi_call 3 150 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
