#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17badf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17baf80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17b3850 .functor NOT 1, L_0x17ecff0, C4<0>, C4<0>, C4<0>;
L_0x17ecd80 .functor XOR 1, L_0x17ecc20, L_0x17ecce0, C4<0>, C4<0>;
L_0x17ecee0 .functor XOR 1, L_0x17ecd80, L_0x17ece40, C4<0>, C4<0>;
v0x17e9e00_0 .net *"_ivl_10", 0 0, L_0x17ece40;  1 drivers
v0x17e9f00_0 .net *"_ivl_12", 0 0, L_0x17ecee0;  1 drivers
v0x17e9fe0_0 .net *"_ivl_2", 0 0, L_0x17ecb80;  1 drivers
v0x17ea0a0_0 .net *"_ivl_4", 0 0, L_0x17ecc20;  1 drivers
v0x17ea180_0 .net *"_ivl_6", 0 0, L_0x17ecce0;  1 drivers
v0x17ea2b0_0 .net *"_ivl_8", 0 0, L_0x17ecd80;  1 drivers
v0x17ea390_0 .net "a", 0 0, v0x17e7f10_0;  1 drivers
v0x17ea430_0 .net "b", 0 0, v0x17e7fb0_0;  1 drivers
v0x17ea4d0_0 .net "c", 0 0, v0x17e8050_0;  1 drivers
v0x17ea570_0 .var "clk", 0 0;
v0x17ea610_0 .net "d", 0 0, v0x17e81c0_0;  1 drivers
v0x17ea6b0_0 .net "out_dut", 0 0, L_0x17eca20;  1 drivers
v0x17ea750_0 .net "out_ref", 0 0, L_0x17eb720;  1 drivers
v0x17ea7f0_0 .var/2u "stats1", 159 0;
v0x17ea890_0 .var/2u "strobe", 0 0;
v0x17ea930_0 .net "tb_match", 0 0, L_0x17ecff0;  1 drivers
v0x17ea9f0_0 .net "tb_mismatch", 0 0, L_0x17b3850;  1 drivers
v0x17eabc0_0 .net "wavedrom_enable", 0 0, v0x17e82b0_0;  1 drivers
v0x17eac60_0 .net "wavedrom_title", 511 0, v0x17e8350_0;  1 drivers
L_0x17ecb80 .concat [ 1 0 0 0], L_0x17eb720;
L_0x17ecc20 .concat [ 1 0 0 0], L_0x17eb720;
L_0x17ecce0 .concat [ 1 0 0 0], L_0x17eca20;
L_0x17ece40 .concat [ 1 0 0 0], L_0x17eb720;
L_0x17ecff0 .cmp/eeq 1, L_0x17ecb80, L_0x17ecee0;
S_0x17bb110 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17baf80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17bb890 .functor NOT 1, v0x17e8050_0, C4<0>, C4<0>, C4<0>;
L_0x17b4110 .functor NOT 1, v0x17e7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17eae70 .functor AND 1, L_0x17bb890, L_0x17b4110, C4<1>, C4<1>;
L_0x17eaf10 .functor NOT 1, v0x17e81c0_0, C4<0>, C4<0>, C4<0>;
L_0x17eb040 .functor NOT 1, v0x17e7f10_0, C4<0>, C4<0>, C4<0>;
L_0x17eb140 .functor AND 1, L_0x17eaf10, L_0x17eb040, C4<1>, C4<1>;
L_0x17eb220 .functor OR 1, L_0x17eae70, L_0x17eb140, C4<0>, C4<0>;
L_0x17eb2e0 .functor AND 1, v0x17e7f10_0, v0x17e8050_0, C4<1>, C4<1>;
L_0x17eb3a0 .functor AND 1, L_0x17eb2e0, v0x17e81c0_0, C4<1>, C4<1>;
L_0x17eb460 .functor OR 1, L_0x17eb220, L_0x17eb3a0, C4<0>, C4<0>;
L_0x17eb5d0 .functor AND 1, v0x17e7fb0_0, v0x17e8050_0, C4<1>, C4<1>;
L_0x17eb640 .functor AND 1, L_0x17eb5d0, v0x17e81c0_0, C4<1>, C4<1>;
L_0x17eb720 .functor OR 1, L_0x17eb460, L_0x17eb640, C4<0>, C4<0>;
v0x17b3ac0_0 .net *"_ivl_0", 0 0, L_0x17bb890;  1 drivers
v0x17b3b60_0 .net *"_ivl_10", 0 0, L_0x17eb140;  1 drivers
v0x17e6700_0 .net *"_ivl_12", 0 0, L_0x17eb220;  1 drivers
v0x17e67c0_0 .net *"_ivl_14", 0 0, L_0x17eb2e0;  1 drivers
v0x17e68a0_0 .net *"_ivl_16", 0 0, L_0x17eb3a0;  1 drivers
v0x17e69d0_0 .net *"_ivl_18", 0 0, L_0x17eb460;  1 drivers
v0x17e6ab0_0 .net *"_ivl_2", 0 0, L_0x17b4110;  1 drivers
v0x17e6b90_0 .net *"_ivl_20", 0 0, L_0x17eb5d0;  1 drivers
v0x17e6c70_0 .net *"_ivl_22", 0 0, L_0x17eb640;  1 drivers
v0x17e6d50_0 .net *"_ivl_4", 0 0, L_0x17eae70;  1 drivers
v0x17e6e30_0 .net *"_ivl_6", 0 0, L_0x17eaf10;  1 drivers
v0x17e6f10_0 .net *"_ivl_8", 0 0, L_0x17eb040;  1 drivers
v0x17e6ff0_0 .net "a", 0 0, v0x17e7f10_0;  alias, 1 drivers
v0x17e70b0_0 .net "b", 0 0, v0x17e7fb0_0;  alias, 1 drivers
v0x17e7170_0 .net "c", 0 0, v0x17e8050_0;  alias, 1 drivers
v0x17e7230_0 .net "d", 0 0, v0x17e81c0_0;  alias, 1 drivers
v0x17e72f0_0 .net "out", 0 0, L_0x17eb720;  alias, 1 drivers
S_0x17e7450 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x17baf80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17e7f10_0 .var "a", 0 0;
v0x17e7fb0_0 .var "b", 0 0;
v0x17e8050_0 .var "c", 0 0;
v0x17e8120_0 .net "clk", 0 0, v0x17ea570_0;  1 drivers
v0x17e81c0_0 .var "d", 0 0;
v0x17e82b0_0 .var "wavedrom_enable", 0 0;
v0x17e8350_0 .var "wavedrom_title", 511 0;
S_0x17e76f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17e7450;
 .timescale -12 -12;
v0x17e7950_0 .var/2s "count", 31 0;
E_0x17b5d40/0 .event negedge, v0x17e8120_0;
E_0x17b5d40/1 .event posedge, v0x17e8120_0;
E_0x17b5d40 .event/or E_0x17b5d40/0, E_0x17b5d40/1;
E_0x17b5f90 .event negedge, v0x17e8120_0;
E_0x17a09f0 .event posedge, v0x17e8120_0;
S_0x17e7a50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17e7450;
 .timescale -12 -12;
v0x17e7c50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17e7d30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17e7450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17e84b0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17baf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17eb880 .functor NOT 1, v0x17e7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17eb8f0 .functor AND 1, v0x17e7f10_0, L_0x17eb880, C4<1>, C4<1>;
L_0x17eb9d0 .functor NOT 1, v0x17e8050_0, C4<0>, C4<0>, C4<0>;
L_0x17eba40 .functor AND 1, L_0x17eb8f0, L_0x17eb9d0, C4<1>, C4<1>;
L_0x17ebb80 .functor NOT 1, v0x17e7f10_0, C4<0>, C4<0>, C4<0>;
L_0x17ebbf0 .functor AND 1, L_0x17ebb80, v0x17e7fb0_0, C4<1>, C4<1>;
L_0x17ebcf0 .functor NOT 1, v0x17e81c0_0, C4<0>, C4<0>, C4<0>;
L_0x17ebd60 .functor AND 1, L_0x17ebbf0, L_0x17ebcf0, C4<1>, C4<1>;
L_0x17ebec0 .functor OR 1, L_0x17eba40, L_0x17ebd60, C4<0>, C4<0>;
L_0x17ebfd0 .functor AND 1, v0x17e7f10_0, v0x17e7fb0_0, C4<1>, C4<1>;
L_0x17ec2c0 .functor AND 1, L_0x17ebfd0, v0x17e8050_0, C4<1>, C4<1>;
L_0x17ec440 .functor OR 1, L_0x17ebec0, L_0x17ec2c0, C4<0>, C4<0>;
L_0x17ec5c0 .functor NOT 1, v0x17e7f10_0, C4<0>, C4<0>, C4<0>;
L_0x17ec630 .functor NOT 1, v0x17e7fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17ec550 .functor AND 1, L_0x17ec5c0, L_0x17ec630, C4<1>, C4<1>;
L_0x17ec7c0 .functor AND 1, L_0x17ec550, v0x17e81c0_0, C4<1>, C4<1>;
L_0x17eca20 .functor OR 1, L_0x17ec440, L_0x17ec7c0, C4<0>, C4<0>;
v0x17e87a0_0 .net *"_ivl_0", 0 0, L_0x17eb880;  1 drivers
v0x17e8880_0 .net *"_ivl_10", 0 0, L_0x17ebbf0;  1 drivers
v0x17e8960_0 .net *"_ivl_12", 0 0, L_0x17ebcf0;  1 drivers
v0x17e8a50_0 .net *"_ivl_14", 0 0, L_0x17ebd60;  1 drivers
v0x17e8b30_0 .net *"_ivl_16", 0 0, L_0x17ebec0;  1 drivers
v0x17e8c60_0 .net *"_ivl_18", 0 0, L_0x17ebfd0;  1 drivers
v0x17e8d40_0 .net *"_ivl_2", 0 0, L_0x17eb8f0;  1 drivers
v0x17e8e20_0 .net *"_ivl_20", 0 0, L_0x17ec2c0;  1 drivers
v0x17e8f00_0 .net *"_ivl_22", 0 0, L_0x17ec440;  1 drivers
v0x17e8fe0_0 .net *"_ivl_24", 0 0, L_0x17ec5c0;  1 drivers
v0x17e90c0_0 .net *"_ivl_26", 0 0, L_0x17ec630;  1 drivers
v0x17e91a0_0 .net *"_ivl_28", 0 0, L_0x17ec550;  1 drivers
v0x17e9280_0 .net *"_ivl_30", 0 0, L_0x17ec7c0;  1 drivers
v0x17e9360_0 .net *"_ivl_4", 0 0, L_0x17eb9d0;  1 drivers
v0x17e9440_0 .net *"_ivl_6", 0 0, L_0x17eba40;  1 drivers
v0x17e9520_0 .net *"_ivl_8", 0 0, L_0x17ebb80;  1 drivers
v0x17e9600_0 .net "a", 0 0, v0x17e7f10_0;  alias, 1 drivers
v0x17e97b0_0 .net "b", 0 0, v0x17e7fb0_0;  alias, 1 drivers
v0x17e98a0_0 .net "c", 0 0, v0x17e8050_0;  alias, 1 drivers
v0x17e9990_0 .net "d", 0 0, v0x17e81c0_0;  alias, 1 drivers
v0x17e9a80_0 .net "out", 0 0, L_0x17eca20;  alias, 1 drivers
S_0x17e9be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x17baf80;
 .timescale -12 -12;
E_0x17b5ae0 .event anyedge, v0x17ea890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17ea890_0;
    %nor/r;
    %assign/vec4 v0x17ea890_0, 0;
    %wait E_0x17b5ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17e7450;
T_3 ;
    %fork t_1, S_0x17e76f0;
    %jmp t_0;
    .scope S_0x17e76f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17e7950_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17e81c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e8050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e7fb0_0, 0;
    %assign/vec4 v0x17e7f10_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a09f0;
    %load/vec4 v0x17e7950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17e7950_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17e81c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e8050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e7fb0_0, 0;
    %assign/vec4 v0x17e7f10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17b5f90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17e7d30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b5d40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17e7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e7fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17e8050_0, 0;
    %assign/vec4 v0x17e81c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17e7450;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17baf80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ea570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17ea890_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17baf80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17ea570_0;
    %inv;
    %store/vec4 v0x17ea570_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17baf80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17e8120_0, v0x17ea9f0_0, v0x17ea390_0, v0x17ea430_0, v0x17ea4d0_0, v0x17ea610_0, v0x17ea750_0, v0x17ea6b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17baf80;
T_7 ;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17baf80;
T_8 ;
    %wait E_0x17b5d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ea7f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ea7f0_0, 4, 32;
    %load/vec4 v0x17ea930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ea7f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ea7f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ea7f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17ea750_0;
    %load/vec4 v0x17ea750_0;
    %load/vec4 v0x17ea6b0_0;
    %xor;
    %load/vec4 v0x17ea750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ea7f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17ea7f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17ea7f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter6/response0/top_module.sv";
