<profile>

<section name = "Vivado HLS Report for 'sobel'" level="0">
<item name = "Date">Fri May 31 10:17:06 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.129, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">303774, 303774, 303774, 303774, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">303772, 303772, 29, 6, 1, 50625, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 1044</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 0, 781, 1209</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 367</column>
<column name="Register">0, -, 704, 96</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sobel_AXILiteS_s_axi_U">sobel_AXILiteS_s_axi, 0, 0, 36, 40</column>
<column name="sobel_fsqrt_32ns_cud_U2">sobel_fsqrt_32ns_cud, 0, 0, 405, 615</column>
<column name="sobel_sitofp_32s_bkb_U1">sobel_sitofp_32s_bkb, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="sobel_mac_muladd_eOg_U4">sobel_mac_muladd_eOg, i0 + i1 * i1</column>
<column name="sobel_mul_mul_11sdEe_U3">sobel_mul_mul_11sdEe, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_U">sobel_line_buffer, 1, 0, 0, 675, 8, 1, 5400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_1_fu_409_p2">+, 0, 0, 39, 32, 1</column>
<column name="gx_fu_552_p2">+, 0, 0, 11, 11, 11</column>
<column name="gy_fu_609_p2">+, 0, 0, 11, 11, 11</column>
<column name="i_1_fu_293_p2">+, 0, 0, 23, 16, 1</column>
<column name="row_1_fu_421_p2">+, 0, 0, 39, 32, 1</column>
<column name="sh_assign_fu_665_p2">+, 0, 0, 15, 8, 9</column>
<column name="sum_fu_471_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_13_fu_567_p2">+, 0, 0, 11, 10, 10</column>
<column name="tmp_19_fu_314_p2">+, 0, 0, 13, 9, 11</column>
<column name="tmp_24_fu_383_p2">+, 0, 0, 13, 8, 11</column>
<column name="tmp_25_fu_443_p2">+, 0, 0, 13, 9, 11</column>
<column name="tmp_26_fu_482_p2">+, 0, 0, 13, 9, 11</column>
<column name="tmp_31_0_1_fu_394_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_3_fu_303_p2">+, 0, 0, 13, 8, 11</column>
<column name="tmp_4_fu_368_p2">+, 0, 0, 39, 3, 32</column>
<column name="tmp_9_fu_540_p2">+, 0, 0, 11, 11, 11</column>
<column name="result_V_1_fu_751_p2">-, 0, 0, 39, 1, 32</column>
<column name="sum87_neg_fu_561_p2">-, 0, 0, 11, 10, 10</column>
<column name="tmp_10_fu_546_p2">-, 0, 0, 11, 11, 11</column>
<column name="tmp_14_fu_603_p2">-, 0, 0, 11, 11, 11</column>
<column name="tmp_6_fu_465_p2">-, 0, 0, 15, 9, 9</column>
<column name="tmp_7_fu_534_p2">-, 0, 0, 11, 11, 11</column>
<column name="tmp_i_i_i_fu_679_p2">-, 0, 0, 15, 7, 8</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage5_iter0">and, 0, 0, 2, 1, 1</column>
<column name="input_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_357_p2">and, 0, 0, 2, 1, 1</column>
<column name="output_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_287_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="grp_fu_276_p2">icmp, 0, 0, 13, 16, 15</column>
<column name="icmp4_fu_351_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp9_fu_772_p2">icmp, 0, 0, 18, 24, 1</column>
<column name="icmp_fu_335_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="input_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_21_fu_415_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="r_V_fu_709_p2">lshr, 0, 0, 73, 25, 25</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_5_fu_743_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_Val2_6_fu_756_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_row_fu_427_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_s_fu_435_p3">select, 0, 0, 32, 1, 1</column>
<column name="tmp_data_V_fu_782_p3">select, 0, 0, 8, 1, 2</column>
<column name="ush_fu_689_p3">select, 0, 0, 9, 1, 9</column>
<column name="r_V_1_fu_715_p2">shl, 0, 0, 243, 79, 79</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_col_phi_fu_249_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_i_phi_fu_261_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_row_phi_fu_237_p4">9, 2, 32, 64</column>
<column name="col_reg_245">9, 2, 32, 64</column>
<column name="i_reg_257">9, 2, 16, 32</column>
<column name="input_V_data_V_0_data_out">9, 2, 8, 16</column>
<column name="input_V_data_V_0_state">15, 3, 2, 6</column>
<column name="input_V_last_V_0_state">15, 3, 2, 6</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="line_buffer_address0">38, 7, 10, 70</column>
<column name="line_buffer_address1">33, 6, 10, 60</column>
<column name="line_buffer_d0">15, 3, 8, 24</column>
<column name="output_V_data_V_1_data_in">15, 3, 8, 24</column>
<column name="output_V_data_V_1_data_out">9, 2, 8, 16</column>
<column name="output_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_V_last_V_1_data_in">15, 3, 1, 3</column>
<column name="output_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_V_last_V_1_state">15, 3, 2, 6</column>
<column name="output_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="reg_282">9, 2, 8, 16</column>
<column name="row_reg_233">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="col_reg_245">32, 0, 32, 0</column>
<column name="exitcond1_reg_804">1, 0, 1, 0</column>
<column name="gx_reg_909">11, 0, 11, 0</column>
<column name="gy_reg_919">11, 0, 11, 0</column>
<column name="i_1_reg_808">16, 0, 16, 0</column>
<column name="i_reg_257">16, 0, 16, 0</column>
<column name="input_V_data_V_0_payload_A">8, 0, 8, 0</column>
<column name="input_V_data_V_0_payload_B">8, 0, 8, 0</column>
<column name="input_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_V_data_V_0_state">2, 0, 2, 0</column>
<column name="input_V_last_V_0_state">2, 0, 2, 0</column>
<column name="line_buffer_addr_2_reg_819">10, 0, 10, 0</column>
<column name="line_buffer_addr_reg_813">10, 0, 10, 0</column>
<column name="line_buffer_load_5_reg_869">8, 0, 8, 0</column>
<column name="or_cond_reg_825">1, 0, 1, 0</column>
<column name="output_V_data_V_1_payload_A">8, 0, 8, 0</column>
<column name="output_V_data_V_1_payload_B">8, 0, 8, 0</column>
<column name="output_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_V_last_V_1_state">2, 0, 2, 0</column>
<column name="output_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="p_Result_s_reg_949">1, 0, 1, 0</column>
<column name="p_Val2_5_reg_954">32, 0, 32, 0</column>
<column name="p_row_reg_874">32, 0, 32, 0</column>
<column name="p_s_reg_879">32, 0, 32, 0</column>
<column name="reg_282">8, 0, 8, 0</column>
<column name="row_reg_233">32, 0, 32, 0</column>
<column name="sum_reg_899">9, 0, 9, 0</column>
<column name="tmp_13_reg_914">10, 0, 10, 0</column>
<column name="tmp_15_reg_924">22, 0, 22, 0</column>
<column name="tmp_17_reg_929">22, 0, 22, 0</column>
<column name="tmp_18_reg_939">32, 0, 32, 0</column>
<column name="tmp_23_reg_839">11, 0, 11, 0</column>
<column name="tmp_27_reg_859">11, 0, 11, 0</column>
<column name="tmp_31_0_1_reg_854">32, 0, 32, 0</column>
<column name="tmp_6_reg_894">9, 0, 9, 0</column>
<column name="tmp_last_V_1_reg_829">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_834">1, 0, 1, 0</column>
<column name="x_assign_reg_944">32, 0, 32, 0</column>
<column name="or_cond_reg_825">64, 32, 1, 0</column>
<column name="tmp_last_V_1_reg_829">64, 32, 1, 0</column>
<column name="tmp_last_V_reg_834">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel, return value</column>
<column name="input_r_TDATA">in, 8, axis, input_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_V_last_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_V_last_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_V_last_V, pointer</column>
<column name="input_r_TKEEP">in, 1, axis, input_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 1, axis, input_V_strb_V, pointer</column>
<column name="output_r_TDATA">out, 8, axis, output_V_data_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_V_last_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_V_last_V, pointer</column>
<column name="output_r_TKEEP">out, 1, axis, output_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 1, axis, output_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
