{
  "questions": [
    {
      "question": "What is the output of a 2-input NAND gate when both inputs are logically HIGH (1)?",
      "options": [
        "HIGH (1)",
        "LOW (0)",
        "Undefined",
        "High Impedance",
        "Toggling between HIGH and LOW"
      ],
      "correct": 1
    },
    {
      "question": "In a pipelined processor, which type of hazard is primarily associated with conditional branch instructions and can lead to incorrect instruction fetching if not handled properly?",
      "options": [
        "Data Hazard",
        "Structural Hazard",
        "Control Hazard",
        "Resource Hazard",
        "Memory Hazard"
      ],
      "correct": 2
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, after routing is complete, what is the primary purpose of 'parasitic extraction'?",
      "options": [
        "To convert the gate-level netlist into a transistor-level netlist.",
        "To identify and fix Design Rule Check (DRC) violations.",
        "To generate the final GDSII file for manufacturing.",
        "To quantify the resistance and capacitance of interconnects and devices for accurate post-layout timing and power analysis.",
        "To optimize the placement of standard cells for better area utilization."
      ],
      "correct": 3
    },
    {
      "question": "In the context of cache memory write policies, what is the primary characteristic of a \"write-back\" (or copy-back) policy?",
      "options": [
        "Data is written directly to both cache and main memory simultaneously.",
        "Data is only written to the cache, and main memory is updated only when the cache block is evicted or explicitly flushed.",
        "Data is written only to main memory, bypassing the cache entirely for write operations.",
        "Cache line status (valid, dirty) is ignored during write operations.",
        "Write operations are always performed asynchronously to reduce latency."
      ],
      "correct": 1
    },
    {
      "question": "In semiconductor manufacturing and reliability, what is the phenomenon where momentum transfer from high-velocity electrons causes gradual displacement of metal atoms within integrated circuit interconnects, potentially leading to open circuits or short circuits over the device's lifetime?",
      "options": [
        "Hot Carrier Injection (HCI)",
        "Negative Bias Temperature Instability (NBTI)",
        "Electromigration",
        "Time Dependent Dielectric Breakdown (TDDB)",
        "Gate-Induced Drain Leakage (GIDL)"
      ],
      "correct": 2
    }
  ]
}