<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>26th DistSys Reading Group - Cache coherence | Max Inden</title>
<meta name="keywords" content="tech, paper, distributed-systems, CPU, cache">
<meta name="description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared
knowledge base for the discussions in this session we chose the following two
articles by Martin Thompson among other things known for his work on the LMAX
Disruptor:


CPU Cache Flushing
Fallacy
including a good overview over the different caches in modern Intel CPUs.


Write
Combining
exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one
can make use of them.">
<meta name="author" content="Max Inden">
<link rel="canonical" href="https://max-inden.de/post/2020-05-18-26th-paper-club/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.b609c58d5c11bb90b1a54e04005d74ad1ddf22165eb79f5533967e57df9c3b50.css" integrity="sha256-tgnFjVwRu5CxpU4EAF10rR3fIhZet59VM5Z&#43;V9&#43;cO1A=" rel="preload stylesheet" as="style">
<link rel="icon" href="https://max-inden.de/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://max-inden.de/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://max-inden.de/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://max-inden.de/apple-touch-icon.png">
<link rel="mask-icon" href="https://max-inden.de/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<link rel="alternate" hreflang="en" href="https://max-inden.de/post/2020-05-18-26th-paper-club/">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
    <style>
        @media (prefers-color-scheme: dark) {
            :root {
                --theme: rgb(29, 30, 32);
                --entry: rgb(46, 46, 51);
                --primary: rgb(218, 218, 219);
                --secondary: rgb(155, 156, 157);
                --tertiary: rgb(65, 66, 68);
                --content: rgb(196, 196, 197);
                --code-block-bg: rgb(46, 46, 51);
                --code-bg: rgb(55, 56, 62);
                --border: rgb(51, 51, 51);
            }

            .list {
                background: var(--theme);
            }

            .list:not(.dark)::-webkit-scrollbar-track {
                background: 0 0;
            }

            .list:not(.dark)::-webkit-scrollbar-thumb {
                border-color: var(--theme);
            }
        }

    </style>
</noscript><meta property="og:title" content="26th DistSys Reading Group - Cache coherence" />
<meta property="og:description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared
knowledge base for the discussions in this session we chose the following two
articles by Martin Thompson among other things known for his work on the LMAX
Disruptor:


CPU Cache Flushing
Fallacy
including a good overview over the different caches in modern Intel CPUs.


Write
Combining
exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one
can make use of them." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://max-inden.de/post/2020-05-18-26th-paper-club/" /><meta property="article:section" content="post" />
<meta property="article:published_time" content="2020-05-18T00:00:00+00:00" />
<meta property="article:modified_time" content="2020-05-18T00:00:00+00:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="26th DistSys Reading Group - Cache coherence"/>
<meta name="twitter:description" content="We have long been planning to cover the caching mechanisms in CPUs. As a shared
knowledge base for the discussions in this session we chose the following two
articles by Martin Thompson among other things known for his work on the LMAX
Disruptor:


CPU Cache Flushing
Fallacy
including a good overview over the different caches in modern Intel CPUs.


Write
Combining
exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one
can make use of them."/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Posts",
      "item": "https://max-inden.de/post/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "26th DistSys Reading Group - Cache coherence",
      "item": "https://max-inden.de/post/2020-05-18-26th-paper-club/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "26th DistSys Reading Group - Cache coherence",
  "name": "26th DistSys Reading Group - Cache coherence",
  "description": "We have long been planning to cover the caching mechanisms in CPUs. As a shared knowledge base for the discussions in this session we chose the following two articles by Martin Thompson among other things known for his work on the LMAX Disruptor:\nCPU Cache Flushing Fallacy including a good overview over the different caches in modern Intel CPUs.\nWrite Combining exemplifying the advanced mechanisms one can find in today\u0026rsquo;s CPUs and how one can make use of them.\n",
  "keywords": [
    "tech", "paper", "distributed-systems", "CPU", "cache"
  ],
  "articleBody": "We have long been planning to cover the caching mechanisms in CPUs. As a shared knowledge base for the discussions in this session we chose the following two articles by Martin Thompson among other things known for his work on the LMAX Disruptor:\nCPU Cache Flushing Fallacy including a good overview over the different caches in modern Intel CPUs.\nWrite Combining exemplifying the advanced mechanisms one can find in today’s CPUs and how one can make use of them.\nBelow I am listing a couple of take-aways of the session as well as further learning resources:\nAs a rule of thumb with each cache level the access latency quadruples (L1 1ns, L2 3ns, L3 12ns, DRAM 65ns).\nTyler wrote two great tools to show different CPU optimizations and and the impact of synchronization on your hardware. Make sure you have a Rust environment set up. You can run each of them via cargo run --bin --release.\nincrement: Comparing different ways (volatile, volatile + release fence, volatile + seqcst fence, seqcst CAS, …) of incrementing a counter 500 million times thus showing the impact of the cache coherence protocol e.g. load \u0026 store buffer flushes.\nwrite_combining: Enabling one to see the write combining optimization in action described by Martin Thompson in the blog post mentioned above. Looking at the latency jumps one can estimate the line fill buffer length of ones CPU.\nDuring the session Tyler often showed excerpts from the Intel manuals, in particular:\nChapter 8 and 11 from the Software developers manual. It is worth taking a look at the memory ordering section in 8.2.2.\nOptimization reference manual\nCPUs expose a lot of performance metrics. On Linux and with Intel Sandy bridge CPUs one can take a look at the corresponding Kernel subsystem.\n",
  "wordCount" : "295",
  "inLanguage": "en",
  "datePublished": "2020-05-18T00:00:00Z",
  "dateModified": "2020-05-18T00:00:00Z",
  "author":{
    "@type": "Person",
    "name": "Max Inden"
  },
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://max-inden.de/post/2020-05-18-26th-paper-club/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Max Inden",
    "logo": {
      "@type": "ImageObject",
      "url": "https://max-inden.de/favicon.ico"
    }
  }
}
</script>
</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    } else if (localStorage.getItem("pref-theme") === "light") {
        document.body.classList.remove('dark')
    } else if (window.matchMedia('(prefers-color-scheme: dark)').matches) {
        document.body.classList.add('dark');
    }

</script>

<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://max-inden.de/" accesskey="h" title="Max Inden (Alt + H)">Max Inden</a>
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://max-inden.de/" title="Home">
                    <span>Home</span>
                </a>
            </li>
            <li>
                <a href="https://max-inden.de/resume" title="Resume">
                    <span>Resume</span>
                </a>
            </li>
            <li>
                <a href="https://max-inden.de/readings" title="Readings">
                    <span>Readings</span>
                </a>
            </li>
            <li>
                <a href="https://max-inden.de/post/" title="Archive">
                    <span>Archive</span>
                </a>
            </li>
            <li>
                <a href="https://max-inden.de/tags/" title="Tags">
                    <span>Tags</span>
                </a>
            </li>
            <li>
                <a href="https://max-inden.de/about/" title="About">
                    <span>About</span>
                </a>
            </li>
        </ul>
    </nav>
</header>
<main class="main">

<article class="post-single">
  <header class="post-header">
    
    <h1 class="post-title entry-hint-parent">
      26th DistSys Reading Group - Cache coherence
    </h1>
    <div class="post-meta"><span title='2020-05-18 00:00:00 +0000 UTC'>May 18, 2020</span>&nbsp;·&nbsp;Max Inden

</div>
  </header> 
  <div class="post-content"><p>We have long been planning to cover the caching mechanisms in CPUs. As a shared
knowledge base for the discussions in this session we chose the following two
articles by Martin Thompson among other things known for his work on the <a href="https://lmax-exchange.github.io/disruptor/">LMAX
Disruptor</a>:</p>
<ul>
<li>
<p><a href="https://mechanical-sympathy.blogspot.com/2013/02/cpu-cache-flushing-fallacy.html">CPU Cache Flushing
Fallacy</a>
including a good overview over the different caches in modern Intel CPUs.</p>
</li>
<li>
<p><a href="https://mechanical-sympathy.blogspot.com/2011/07/write-combining.html">Write
Combining</a>
exemplifying the advanced mechanisms one can find in today&rsquo;s CPUs and how one
can make use of them.</p>
</li>
</ul>
<p>Below I am listing a couple of take-aways of the session as well as further
learning resources:</p>
<ul>
<li>
<p>As a rule of thumb with each cache level the access latency quadruples (L1
1ns, L2 3ns, L3 12ns, DRAM 65ns).</p>
</li>
<li>
<p>Tyler wrote <a href="https://github.com/sled-rs/sled-rs.github.io/blob/master/hardware_timing/">two great
tools</a>
to show different CPU optimizations and and the impact of synchronization
on your hardware. Make sure you have a Rust environment set up. You can run
each of them via <code>cargo run --bin &lt;name&gt; --release</code>.</p>
<ul>
<li>
<p><code>increment</code>: Comparing different ways (volatile, volatile + release fence,
volatile + seqcst fence, seqcst CAS, &hellip;) of incrementing a counter 500
million times thus showing the impact of the cache coherence protocol e.g.
load &amp; store buffer flushes.</p>
</li>
<li>
<p><code>write_combining</code>: Enabling one to see the write combining optimization in
action described by Martin Thompson in the <a href="https://mechanical-sympathy.blogspot.com/2011/07/write-combining.html">blog
post</a>
mentioned above. Looking at the latency jumps one can estimate the <em>line
fill buffer</em> length of ones CPU.</p>
</li>
</ul>
</li>
<li>
<p>During the session Tyler often showed excerpts from the Intel manuals, in particular:</p>
<ul>
<li>
<p>Chapter 8 and 11 from the <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-system-programming-manual-325384.html">Software developers
manual</a>.
It is worth taking a look at the memory ordering section in 8.2.2.</p>
</li>
<li>
<p><a href="https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf">Optimization reference
manual</a></p>
</li>
</ul>
</li>
<li>
<p>CPUs expose a lot of performance metrics. On Linux and with Intel Sandy bridge
CPUs one can take a look at <a href="https://www.kernel.org/doc/html/v4.12/admin-guide/pm/intel_pstate.html">the corresponding Kernel
subsystem</a>.</p>
</li>
</ul>


  </div>

  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://max-inden.de/tags/tech/">Tech</a></li>
      <li><a href="https://max-inden.de/tags/paper/">Paper</a></li>
      <li><a href="https://max-inden.de/tags/distributed-systems/">Distributed-Systems</a></li>
      <li><a href="https://max-inden.de/tags/cpu/">CPU</a></li>
      <li><a href="https://max-inden.de/tags/cache/">Cache</a></li>
    </ul>
  </footer>
</article>
    </main>
    
<footer class="footer">
    <span>&copy; 2025 <a href="https://max-inden.de/">Max Inden</a></span>
    <span>
        Powered by
        <a href="https://gohugo.io/" rel="noopener noreferrer" target="_blank">Hugo</a> &
        <a href="https://github.com/adityatelange/hugo-PaperMod/" rel="noopener" target="_blank">PaperMod</a>
    </span>
</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a>

<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
</body>

</html>
