TOPLEVEL_LANG = verilog
SIM = ryusim

VERILOG_SOURCES = inner.sv top.sv
TOPLEVEL = basic_inst
MODULE = test_basic_inst

include $(shell cocotb-config --makefiles)/Makefile.sim
