-- Ejercicio 2 VHDL

library IEEE;
 use ieee.std_logic_1164.all;

entity Ejercicio2 is
	
	port
	(
		-- Pines de entrada
		A0,B0,A1,B1,A2,B2,A3,B3	: in  std_logic;
		
		-- Pines de salida
		F	: out std_logic

	);
	
end Ejercicio2;


architecture dataflow of Ejercicio2 is
begin


F <= (A0 and (not B0))or(B0 and (not A0));

end dataflow;

