

================================================================
== Vivado HLS Report for 'ReadB'
================================================================
* Date:           Mon Feb 27 15:57:30 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.838|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   14|  49154|   14|  49154|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |   12|  49152|         2|          1|          1| 12 ~ 49152 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     131|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     156|    -|
|Register         |        -|      -|     1620|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|     1620|     287|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln373_fu_240_p2               |     +    |      0|  0|  43|          36|           1|
    |bound_fu_229_p2                   |     -    |      0|  0|  43|          36|          36|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln373_fu_235_p2              |   icmp   |      0|  0|  21|          36|          36|
    |in_V_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 131|         119|          83|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |N_pipes_0_V_V_blk_n      |   9|          2|    1|          2|
    |N_pipes_1_V_V_blk_n      |   9|          2|    1|          2|
    |N_pipes_2_V_V_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |b_pipes_1_V_V_blk_n      |   9|          2|    1|          2|
    |b_pipes_2_V_V_blk_n      |   9|          2|    1|          2|
    |in_V_data_V_0_data_out   |   9|          2|  512|       1024|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_reg_187   |   9|          2|   36|         72|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 156|         33|  562|       1131|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |bound_reg_260            |   34|   0|   36|          2|
    |icmp_ln373_reg_265       |    1|   0|    1|          0|
    |in_V_data_V_0_payload_A  |  512|   0|  512|          0|
    |in_V_data_V_0_payload_B  |  512|   0|  512|          0|
    |in_V_data_V_0_sel_rd     |    1|   0|    1|          0|
    |in_V_data_V_0_sel_wr     |    1|   0|    1|          0|
    |in_V_data_V_0_state      |    2|   0|    2|          0|
    |in_V_last_V_0_state      |    2|   0|    2|          0|
    |indvar_flatten_reg_187   |   36|   0|   36|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_V_4_reg_274          |  256|   0|  256|          0|
    |tmp_V_5_reg_279          |  256|   0|  256|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1620|   0| 1622|          2|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     ReadB     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     ReadB     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     ReadB     | return value |
|start_full_n          |  in |    1| ap_ctrl_hs |     ReadB     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     ReadB     | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |     ReadB     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     ReadB     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     ReadB     | return value |
|start_out             | out |    1| ap_ctrl_hs |     ReadB     | return value |
|start_write           | out |    1| ap_ctrl_hs |     ReadB     | return value |
|in_r_TDATA            |  in |  512|    axis    |  in_V_data_V  |    pointer   |
|in_r_TVALID           |  in |    1|    axis    |  in_V_last_V  |    pointer   |
|in_r_TREADY           | out |    1|    axis    |  in_V_last_V  |    pointer   |
|in_r_TLAST            |  in |    1|    axis    |  in_V_last_V  |    pointer   |
|in_r_TID              |  in |    8|    axis    |   in_V_id_V   |    pointer   |
|in_r_TDEST            |  in |    8|    axis    |  in_V_dest_V  |    pointer   |
|in_r_TUSER            |  in |   16|    axis    |  in_V_user_V  |    pointer   |
|b_pipes_1_V_V_din     | out |  256|   ap_fifo  | b_pipes_1_V_V |    pointer   |
|b_pipes_1_V_V_full_n  |  in |    1|   ap_fifo  | b_pipes_1_V_V |    pointer   |
|b_pipes_1_V_V_write   | out |    1|   ap_fifo  | b_pipes_1_V_V |    pointer   |
|b_pipes_2_V_V_din     | out |  256|   ap_fifo  | b_pipes_2_V_V |    pointer   |
|b_pipes_2_V_V_full_n  |  in |    1|   ap_fifo  | b_pipes_2_V_V |    pointer   |
|b_pipes_2_V_V_write   | out |    1|   ap_fifo  | b_pipes_2_V_V |    pointer   |
|N_pipes_0_V_V_din     | out |   32|   ap_fifo  | N_pipes_0_V_V |    pointer   |
|N_pipes_0_V_V_full_n  |  in |    1|   ap_fifo  | N_pipes_0_V_V |    pointer   |
|N_pipes_0_V_V_write   | out |    1|   ap_fifo  | N_pipes_0_V_V |    pointer   |
|N_pipes_1_V_V_din     | out |   32|   ap_fifo  | N_pipes_1_V_V |    pointer   |
|N_pipes_1_V_V_full_n  |  in |    1|   ap_fifo  | N_pipes_1_V_V |    pointer   |
|N_pipes_1_V_V_write   | out |    1|   ap_fifo  | N_pipes_1_V_V |    pointer   |
|N_pipes_2_V_V_din     | out |   32|   ap_fifo  | N_pipes_2_V_V |    pointer   |
|N_pipes_2_V_V_full_n  |  in |    1|   ap_fifo  | N_pipes_2_V_V |    pointer   |
|N_pipes_2_V_V_write   | out |    1|   ap_fifo  | N_pipes_2_V_V |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

