{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556870902514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556870902520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 03:08:22 2019 " "Processing started: Fri May 03 03:08:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556870902520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870902520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFileV2 -c RegisterFileV2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFileV2 -c RegisterFileV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870902520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556870903074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556870903074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfilev2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerfilev2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileV2 " "Found entity 1: RegisterFileV2" {  } { { "RegisterFileV2.bdf" "" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870911218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870911218 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog2.v " "Can't analyze file -- file Verilog2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556870911228 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "U:/281/Digital-Calculator/RegisterFileV2/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1556870911298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "U:/281/Digital-Calculator/RegisterFileV2/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870911298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870911298 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/RegisterFileV2.v " "Can't analyze file -- file output_files/RegisterFileV2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556870911298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "output_files/mux4to1.v" "" { Text "U:/281/Digital-Calculator/RegisterFileV2/output_files/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870911358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870911358 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "U:/281/Digital-Calculator/RegisterFileV2/mux4to1.v U:/281/Digital-Calculator/RegisterFileV2/output_files/mux4to1.v " "File \"U:/281/Digital-Calculator/RegisterFileV2/mux4to1.v\" is a duplicate of already analyzed file \"U:/281/Digital-Calculator/RegisterFileV2/output_files/mux4to1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1556870911398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 0 0 " "Found 0 design units, including 0 entities, in source file mux4to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870911408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFileV2 " "Elaborating entity \"RegisterFileV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556870911458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/281/Digital-Calculator/RegisterFileV2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870911638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556870911638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:yes1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:yes1\"" {  } { { "RegisterFileV2.bdf" "yes1" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 192 1464 1600 304 "yes1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870911648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bdc.v 1 1 " "Using design file bdc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bdc " "Found entity 1: bdc" {  } { { "bdc.v" "" { Text "U:/281/Digital-Calculator/RegisterFileV2/bdc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870911738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556870911738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bdc bdc:omg " "Elaborating entity \"bdc\" for hierarchy \"bdc:omg\"" {  } { { "RegisterFileV2.bdf" "omg" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 184 1184 1320 360 "omg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870911738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5bitregister.bdf 1 1 " "Using design file 5bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5BitRegister " "Found entity 1: 5BitRegister" {  } { { "5bitregister.bdf" "" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/5bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870911828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556870911828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5BitRegister 5BitRegister:yes " "Elaborating entity \"5BitRegister\" for hierarchy \"5BitRegister:yes\"" {  } { { "RegisterFileV2.bdf" "yes" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 96 856 952 256 "yes" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870911828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst8 " "Elaborating entity \"mux\" for hierarchy \"mux:inst8\"" {  } { { "RegisterFileV2.bdf" "inst8" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 272 408 568 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870911858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:inst " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:inst\"" {  } { { "RegisterFileV2.bdf" "inst" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { -344 304 448 -176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870911888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "RegisterFileV2.bdf" "" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 216 1600 1776 232 "A\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870912678 "|RegisterFileV2|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[1\] GND " "Pin \"C\[1\]\" is stuck at GND" {  } { { "RegisterFileV2.bdf" "" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 440 1600 1776 456 "C\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870912678 "|RegisterFileV2|C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[1\] GND " "Pin \"E\[1\]\" is stuck at GND" {  } { { "RegisterFileV2.bdf" "" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 664 1600 1776 680 "E\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870912678 "|RegisterFileV2|E[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "RegisterFileV2.bdf" "" { Schematic "U:/281/Digital-Calculator/RegisterFileV2/RegisterFileV2.bdf" { { 888 1600 1776 904 "G\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870912678 "|RegisterFileV2|G[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556870912678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556870912738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556870913496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870913496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556870913796 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556870913796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556870913796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556870913796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556870913886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 03:08:33 2019 " "Processing ended: Fri May 03 03:08:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556870913886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556870913886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556870913886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870913886 ""}
