Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at framebuffer.sv(131): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv Line: 131
Warning (10268): Verilog HDL information at framebuffer.sv(455): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv Line: 455
Warning (10268): Verilog HDL information at drawing_engine.sv(42): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv Line: 42
Warning (10268): Verilog HDL information at doodle.sv(31): always construct contains both blocking and non-blocking assignments File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv Line: 31
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at platform.sv(28): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv Line: 28
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v Line: 682
