#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Feb 10 12:52:10 2024
# Process ID: 34224
# Current directory: C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1
# Command line: vivado.exe -log matmul_real_matmul_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matmul_real_matmul_0_0.tcl
# Log file: C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1/matmul_real_matmul_0_0.vds
# Journal file: C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1\vivado.jou
# Running On: LAPTOP-QFCR4R7C, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 34204 MB
#-----------------------------------------------------------
source matmul_real_matmul_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 427.504 ; gain = 164.992
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Tools/Xilinx-2-HLS/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: matmul_real_matmul_0_0
Command: synth_design -top matmul_real_matmul_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1280.879 ; gain = 410.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matmul_real_matmul_0_0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ip/matmul_real_matmul_0_0/synth/matmul_real_matmul_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'real_matmul' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul.v:9]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_control_s_axi' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_control_s_axi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_control_s_axi' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_store' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_mem' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_mem' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized3' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized3' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_store' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_load' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized4' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized3' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized3' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized4' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized5' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_mem__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_mem__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized5' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_load' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_write' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_burst_converter' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_reg_slice' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_reg_slice' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_burst_converter' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized6' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized4' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized4' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized6' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_throttle' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_reg_slice__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_reg_slice__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized7' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized5' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized5' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized7' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized8' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized6' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_srl__parameterized6' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_fifo__parameterized8' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_throttle' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_reg_slice__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_reg_slice__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_write' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_read' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatA_m_axi_reg_slice__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_reg_slice__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi_read' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatA_m_axi' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatA_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_store' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_mem' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_mem' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized3' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized3' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_store' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_load' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized4' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized3' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized3' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized4' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized5' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_mem__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_mem__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized5' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_load' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_write' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_burst_converter' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_reg_slice' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_reg_slice' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_burst_converter' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized6' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized4' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized4' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized6' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_throttle' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_reg_slice__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_reg_slice__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized7' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized5' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized5' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized7' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized8' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized6' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_srl__parameterized6' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_fifo__parameterized8' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_throttle' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_reg_slice__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_reg_slice__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_write' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_read' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatB_m_axi_reg_slice__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_reg_slice__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi_read' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatB_m_axi' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatB_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_store' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_mem' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_mem' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized3' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized3' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_store' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_load' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized4' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized3' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized3' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized4' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized5' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_mem__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_mem__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized5' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_load' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_write' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_burst_converter' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_reg_slice' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_reg_slice' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_burst_converter' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized6' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized4' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized4' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized6' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_throttle' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_reg_slice__parameterized0' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_reg_slice__parameterized0' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized7' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized5' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized5' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized7' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized8' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized6' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_srl__parameterized6' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_fifo__parameterized8' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_throttle' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_reg_slice__parameterized1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_reg_slice__parameterized1' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_write' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_read' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_MatC_m_axi_reg_slice__parameterized2' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_reg_slice__parameterized2' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi_read' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_MatC_m_axi' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_MatC_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W' [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_entry_proc' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'real_matmul_flow_control_loop_pipe_sequential_init' (0#1) [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_control_s_axi.v:285]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_urem_11ns_7ns_6_15_seq_1.v:149]
WARNING: [Synth 8-7129] Port reset in module real_matmul_fifo_w11_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module real_matmul_fifo_w64_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_ARREADY in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RVALID in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[15] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[14] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[13] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[12] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[11] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[10] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[9] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[8] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[7] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[6] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[5] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[4] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[3] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[2] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[1] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RLAST in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RID[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[9] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[8] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[7] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[6] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[5] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[4] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[3] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[2] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[1] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RUSER[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RRESP[1] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RRESP[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_BRESP[1] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_BRESP[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_BID[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_BUSER[0] in module real_matmul_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_ARREADY in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RVALID in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[15] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[14] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[13] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[12] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[11] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[10] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[9] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[8] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[7] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[6] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[5] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[4] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[3] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[2] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[1] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RDATA[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RLAST in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RID[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[9] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[8] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[7] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[6] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[5] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[4] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[3] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[2] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[1] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RFIFONUM[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RUSER[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RRESP[1] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatC_RRESP[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port MatC_DRAM_num_data_valid[2] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port MatC_DRAM_num_data_valid[1] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port MatC_DRAM_num_data_valid[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port MatC_DRAM_fifo_cap[2] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port MatC_DRAM_fifo_cap[1] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port MatC_DRAM_fifo_cap[0] in module real_matmul_LoadMatricesFromBRAMToDRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_AWREADY in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_WREADY in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RLAST in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RID[0] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[9] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[8] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[7] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[6] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[5] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[4] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[3] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[2] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[1] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RFIFONUM[0] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RUSER[0] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RRESP[1] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_RRESP[0] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_BVALID in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_MatB_BRESP[1] in module real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1539.980 ; gain = 669.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1539.980 ; gain = 669.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1539.980 ; gain = 669.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1541.090 ; gain = 0.871
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ip/matmul_real_matmul_0_0/constraints/real_matmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ip/matmul_real_matmul_0_0/constraints/real_matmul_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1711.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1794.441 ; gain = 83.051
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'real_matmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'real_matmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatA_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatA_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatA_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatA_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatB_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatB_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatB_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatB_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatC_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatC_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatC_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'real_matmul_MatC_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '11' to '10' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_urem_11ns_7ns_6_15_seq_1.v:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'real_matmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'real_matmul_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatA_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatA_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatA_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatA_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatB_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatB_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatB_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatB_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatC_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatC_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatC_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'real_matmul_MatC_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-3971] The signal "real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 15    
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   16 Bit       Adders := 21    
	   3 Input   16 Bit       Adders := 21    
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 65    
	   2 Input    4 Bit       Adders := 47    
	   2 Input    3 Bit       Adders := 30    
	   2 Input    2 Bit       Adders := 24    
	   3 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               96 Bit    Registers := 18    
	               77 Bit    Registers := 1     
	               72 Bit    Registers := 9     
	               64 Bit    Registers := 37    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 15    
	               18 Bit    Registers := 90    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1573  
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 56    
	                1 Bit    Registers := 424   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 3     
	               2K Bit	(150 X 16 bit)          RAMs := 16    
	              558 Bit	(31 X 18 bit)          RAMs := 3     
	              512 Bit	(32 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	  78 Input   77 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 25    
	   8 Input   64 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 13    
	   2 Input   16 Bit        Muxes := 1567  
	  17 Input   16 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 14    
	   2 Input    9 Bit        Muxes := 6     
	  75 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 45    
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 66    
	   2 Input    4 Bit        Muxes := 36    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 226   
	   3 Input    2 Bit        Muxes := 48    
	   5 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 505   
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.gen/sources_1/bd/matmul/ipshared/dfd0/hdl/verilog/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v:34]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_3_reg_19194_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_150_reg_19865_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_1_reg_20610_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U465/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U551/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_4_reg_19199_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_151_reg_19870_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_2_reg_20615_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U466/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U552/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_6_reg_19209_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_153_reg_19880_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_4_reg_20620_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U467/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U553/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_9_reg_19219_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_156_reg_19890_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_7_reg_20630_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U469/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U554/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U615/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_11_reg_19229_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_158_reg_19900_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_9_reg_20635_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U470/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U555/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_13_reg_19239_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_160_reg_19910_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_11_reg_20640_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U471/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U556/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_15_reg_19249_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_162_reg_19920_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_13_reg_20645_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U472/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U557/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_18_reg_19259_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_165_reg_19930_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_16_reg_20655_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U474/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U558/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U616/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_20_reg_19269_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_167_reg_19940_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_18_reg_20660_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U475/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U559/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_22_reg_19279_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_169_reg_19950_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_20_reg_20665_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U476/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U560/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_24_reg_19289_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_171_reg_19960_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_22_reg_20670_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U477/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U561/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_27_reg_19299_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_174_reg_19970_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_25_reg_20680_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U479/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U562/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U617/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_29_reg_19309_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_176_reg_19980_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_27_reg_20685_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U480/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U563/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_32_reg_19319_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_179_reg_19990_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_30_reg_20695_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U482/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U564/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U618/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_34_reg_19329_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_181_reg_20000_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_32_reg_20700_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U483/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U565/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_37_reg_19339_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_184_reg_20010_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_35_reg_20710_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U485/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U566/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U619/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_39_reg_19349_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_186_reg_20020_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_37_reg_20715_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U486/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U567/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_41_reg_19359_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_188_reg_20030_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_39_reg_20720_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U487/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U568/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_43_reg_19369_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_190_reg_20040_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_41_reg_20725_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U488/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U569/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_46_reg_19379_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_193_reg_20050_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_44_reg_20735_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U490/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U570/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U620/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_48_reg_19389_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_195_reg_20060_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_46_reg_20740_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U491/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U571/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_51_reg_19399_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_198_reg_20070_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_49_reg_20750_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U493/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U572/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U621/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_53_reg_19409_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_200_reg_20080_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_51_reg_20755_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U494/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U573/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_56_reg_19419_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_203_reg_20090_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_54_reg_20765_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U496/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U574/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U622/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_58_reg_19429_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_205_reg_20100_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_56_reg_20770_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U497/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U575/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_60_reg_19439_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_207_reg_20110_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_58_reg_20775_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U498/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U576/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_62_reg_19449_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_209_reg_20120_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_60_reg_20780_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U499/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U577/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_65_reg_19459_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_212_reg_20130_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_63_reg_20790_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U501/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U578/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U623/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_67_reg_19469_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_214_reg_20140_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_65_reg_20795_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U502/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U579/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_70_reg_19479_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_217_reg_20150_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_68_reg_20805_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U504/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U580/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U624/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_72_reg_19489_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_219_reg_20160_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_70_reg_20810_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U505/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U581/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_75_reg_19499_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_222_reg_20170_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_73_reg_20820_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U507/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U582/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U625/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_77_reg_19509_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_224_reg_20180_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_75_reg_20825_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U508/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U583/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_79_reg_19519_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_226_reg_20190_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_77_reg_20830_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U509/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U584/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_81_reg_19529_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_228_reg_20200_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_79_reg_20835_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U510/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U585/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_84_reg_19539_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_231_reg_20210_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_82_reg_20845_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U512/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U586/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U626/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_86_reg_19549_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_233_reg_20220_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_84_reg_20850_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U513/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U587/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_88_reg_19559_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_235_reg_20230_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_86_reg_20855_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U514/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U588/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_90_reg_19569_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_237_reg_20240_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_88_reg_20860_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U515/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U589/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_93_reg_19579_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_240_reg_20250_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_91_reg_20870_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U517/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U590/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U627/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_95_reg_19589_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_242_reg_20260_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_93_reg_20875_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U518/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U591/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_97_reg_19599_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_244_reg_20270_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_95_reg_20880_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U519/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U592/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_99_reg_19609_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_246_reg_20280_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_97_reg_20885_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U520/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U593/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_102_reg_19619_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_249_reg_20290_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_100_reg_20895_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U522/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U594/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U628/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_104_reg_19629_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_251_reg_20300_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_102_reg_20900_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U523/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U595/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_107_reg_19639_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_254_reg_20310_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_105_reg_20910_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U525/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U596/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U629/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_109_reg_19649_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_256_reg_20320_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_107_reg_20915_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U526/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U597/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_112_reg_19659_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_259_reg_20330_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_110_reg_20925_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U528/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U598/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U630/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_114_reg_19669_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_261_reg_20340_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_112_reg_20930_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U529/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U599/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_116_reg_19679_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_263_reg_20350_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_114_reg_20935_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U530/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U600/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_118_reg_19689_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_265_reg_20360_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_116_reg_20940_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U531/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U601/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_121_reg_19699_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_268_reg_20370_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_119_reg_20950_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U533/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U602/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U631/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_123_reg_19709_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_270_reg_20380_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_121_reg_20955_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U534/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U603/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_126_reg_19719_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_273_reg_20390_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_124_reg_20965_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U536/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U604/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U632/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_128_reg_19729_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_275_reg_20400_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_126_reg_20970_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U537/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U605/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_131_reg_19739_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_278_reg_20410_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_129_reg_20980_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U539/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U606/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U633/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_133_reg_19749_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_280_reg_20420_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_131_reg_20985_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U540/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U607/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_135_reg_19759_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_282_reg_20430_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_133_reg_20990_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U541/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U608/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_137_reg_19769_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_284_reg_20440_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_135_reg_20995_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U542/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U609/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_140_reg_19779_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_287_reg_20450_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_138_reg_21005_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U544/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U610/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U634/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_142_reg_19789_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_289_reg_20460_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_140_reg_21010_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U545/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U611/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_145_reg_19799_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_292_reg_20470_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_143_reg_21020_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U547/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U612/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U635/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_147_reg_19809_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_294_reg_20480_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_145_reg_21025_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U548/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U613/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register select_ln68_150_reg_19819_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_297_reg_20490_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln73_148_reg_21035_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_16_1_1_U550/tmp_product is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U614/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U636/real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x190)')')'.
DSP Report: register grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP tmp_reg_217_reg, operation Mode is: ((A:0xa3e)*B)'.
DSP Report: register tmp_reg_217_reg is absorbed into DSP tmp_reg_217_reg.
DSP Report: operator mul_11ns_13ns_23_1_1_U19/tmp_product is absorbed into DSP tmp_reg_217_reg.
DSP Report: Generating DSP mul_ln51_reg_222_reg, operation Mode is: ((A:0x12c)*B)'.
DSP Report: register mul_ln51_reg_222_reg is absorbed into DSP mul_ln51_reg_222_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U20/tmp_product is absorbed into DSP mul_ln51_reg_222_reg.
DSP Report: Generating DSP tmp_reg_134_reg, operation Mode is: ((A:0xa3e)*B)'.
DSP Report: register tmp_reg_134_reg is absorbed into DSP tmp_reg_134_reg.
DSP Report: operator mul_11ns_13ns_23_1_1_U1858/tmp_product is absorbed into DSP tmp_reg_134_reg.
DSP Report: Generating DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+((D+A)*(B:0x190)')')'.
DSP Report: register grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/ad_reg_reg is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/m is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/ad is absorbed into DSP grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_U1850/real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module real_matmul_MatA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module real_matmul_MatA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module real_matmul_MatA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module real_matmul_MatA_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module real_matmul_MatB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module real_matmul_MatB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module real_matmul_MatB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module real_matmul_MatB_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module real_matmul_MatC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module real_matmul_MatC_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                     | RTL Object                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore: | ram_reg                                                                                                | 32 x 16(READ_FIRST)    | W | R | 32 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_U                     | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_U                     | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_26_U                | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_26_U                | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_2_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_2_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_U                     | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_U                     | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_27_U                | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_27_U                | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_2_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_2_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_2_4/MatA_m_axi_U                                                         | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_2_4/MatB_m_axi_U                                                         | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_2_4/MatC_m_axi_U                                                         | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                               | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                 | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A2*B2)'                  | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A2*B2)')'          | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0                                           | (C+(A2*(B:0x190)')')'     | 16     | 16     | 10     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|real_matmul_LoadMatricesFromDRAMToBRAM                                                      | ((A:0xa3e)*B)'            | 12     | 13     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|real_matmul_LoadMatricesFromDRAMToBRAM                                                      | ((A:0x12c)*B)'            | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|real_matmul_LoadMatricesFromBRAMToDRAM                                                      | ((A:0xa3e)*B)'            | 12     | 13     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2                                    | (C'+((D+A)*(B:0x190)')')' | 4      | 17     | 10     | 9      | 17     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
+--------------------------------------------------------------------------------------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:02:00 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                     | RTL Object                                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatC_BRAM_RAM_AUTO_1R1W_memcore: | ram_reg                                                                                                | 32 x 16(READ_FIRST)    | W | R | 32 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_U                     | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_U                     | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_26_U                | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_26_U                | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_1_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_2_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatB_BRAM_2_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_U                     | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_U                     | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_27_U                | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_27_U                | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_1_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_2_U                   | gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/dataflow_in_loop_CallBlockMatmul_1_U0i_2_3/MatA_BRAM_2_U                   | gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg | 150 x 16(READ_FIRST)   | W | R | 150 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_2_4/MatA_m_axi_U                                                         | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_2_4/MatB_m_axi_U                                                         | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_2_4/MatC_m_axi_U                                                         | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                               | 31 x 18(READ_FIRST)    | W |   | 31 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_26_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_26_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_26_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_26_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_1_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_2_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_2_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_2_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatB_BRAM_2_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_27_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_27_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_27_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_27_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_1_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_2_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_2_U/gen_buffer[0].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_2_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatA_BRAM_2_U/gen_buffer[1].real_matmul_dataflow_in_loop_CallBlockMatmul_1_MatB_BRAM_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MatA_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MatB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MatC_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:02:17 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:02:26 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:02:26 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:02:32 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:02:32 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:02:33 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:02:33 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1_fu_11192/add_ln70_reg_19829_pp0_iter8_reg_reg[3] | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1_fu_11192/ap_loop_exit_ready_pp0_iter8_reg_reg    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/trunc_ln48_reg_373_pp0_iter12_reg_reg[1]     | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/select_ln48_reg_363_pp0_iter12_reg_reg[7]    | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/ap_loop_exit_ready_pp0_iter12_reg_reg        | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/icmp_ln81_1_reg_377_pp0_iter9_reg_reg[0]                             | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|real_matmul | dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/ap_loop_exit_ready_pp0_iter9_reg_reg                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[3] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[2] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                 | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|real_matmul_LoadMatricesFromBRAMToDRAM                                                      | ((A*B)')'         | 11     | 12     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|real_matmul_ama_addmuladd_8ns_3ns_9ns_9ns_17_4_1_DSP48_2                                    | (C'+((D+A)'*B)')' | 3      | 9      | 9      | 8      | 17     | 0    | 0    | 0    | 0    | 1     | 1    | 1    | 
|real_matmul_LoadMatricesFromDRAMToBRAM                                                      | (A'*B)'           | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|real_matmul_LoadMatricesFromDRAMToBRAM                                                      | (A*B)'            | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0                                           | (C+(A'*B)')'      | 8      | 9      | 9      | -      | 16     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|real_matmul_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|real_matmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1                                          | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   418|
|2     |DSP48E1  |   155|
|9     |LUT1     |    99|
|10    |LUT2     |   721|
|11    |LUT3     |  6506|
|12    |LUT4     |   959|
|13    |LUT5     |   576|
|14    |LUT6     |  7874|
|15    |RAMB18E1 |    20|
|18    |SRL16E   |   435|
|19    |FDRE     | 25243|
|20    |FDSE     |    31|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:02:33 . Memory (MB): peak = 1794.441 ; gain = 923.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 364 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:02:15 . Memory (MB): peak = 1794.441 ; gain = 669.512
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:02:34 . Memory (MB): peak = 1794.441 ; gain = 923.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 1794.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1809.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: efa1fc62
INFO: [Common 17-83] Releasing license: Synthesis
298 Infos, 258 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:02:51 . Memory (MB): peak = 1809.184 ; gain = 1347.348
INFO: [Common 17-1381] The checkpoint 'C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1/matmul_real_matmul_0_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.184 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP matmul_real_matmul_0_0, cache-ID = 9abbd3e1286f7875
INFO: [Coretcl 2-1174] Renamed 737 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Personal/FPGA/FPGA_ECE8893/2023_Spring/Lab1/PartA/MatrixMultiplier/MatrixMultiplier.runs/matmul_real_matmul_0_0_synth_1/matmul_real_matmul_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matmul_real_matmul_0_0_utilization_synth.rpt -pb matmul_real_matmul_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 12:55:38 2024...
