Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Test04.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Test04.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Test04"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Test04
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/div.v" in library work
Compiling verilog file "n2s.v" in library work
Module <div> compiled
Compiling verilog file "LCD.v" in library work
Module <n2s> compiled
Compiling verilog file "debounce.v" in library work
Module <LCD> compiled
Compiling verilog file "Test04.v" in library work
Module <debounce> compiled
Module <Test04> compiled
No errors in compilation
Analysis of file <"Test04.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Test04> in library <work> with parameters.
	CYC = "00000010111110101111000010000000"
	NUM = "00000000000000000000000000000000"
	PAU = "00000000000000000000000000000010"
	STA = "00000000000000000000000000000001"
	SUC = "00000000000000000000000000000011"

Analyzing hierarchy for module <LCD> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	PERIOD = "00000000000011110100001001000000"

Analyzing hierarchy for module <n2s> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Test04>.
	CYC = 32'sb00000010111110101111000010000000
	NUM = 32'sb00000000000000000000000000000000
	PAU = 32'sb00000000000000000000000000000010
	STA = 32'sb00000000000000000000000000000001
	SUC = 32'sb00000000000000000000000000000011
Module <Test04> is correct for synthesis.
 
Analyzing module <LCD> in library <work>.
Module <LCD> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
	PERIOD = 32'sb00000000000011110100001001000000
Module <debounce> is correct for synthesis.
 
Analyzing module <n2s> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/div.v" line 39: Instantiating black box module <div>.
WARNING:Xst:2211 - "ipcore_dir/div.v" line 47: Instantiating black box module <div>.
WARNING:Xst:2211 - "ipcore_dir/div.v" line 55: Instantiating black box module <div>.
WARNING:Xst:2211 - "ipcore_dir/div.v" line 63: Instantiating black box module <div>.
WARNING:Xst:2211 - "ipcore_dir/div.v" line 71: Instantiating black box module <div>.
WARNING:Xst:2211 - "ipcore_dir/div.v" line 79: Instantiating black box module <div>.
Module <n2s> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <divNum> in unit <n2s>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <divNum> in unit <n2s>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <divMin> in unit <n2s>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <divMin> in unit <n2s>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <divSec> in unit <n2s>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <divSec> in unit <n2s>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <divNum2> in unit <n2s>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <divNum2> in unit <n2s>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <divMin2> in unit <n2s>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <divMin2> in unit <n2s>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <divSec2> in unit <n2s>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <divSec2> in unit <n2s>.
    Set property "SYN_NOPRUNE = 1" for unit <div>.
    Set property "SYN_NOPRUNE = 1" for unit <div>.
    Set property "SYN_NOPRUNE = 1" for unit <div>.
    Set property "SYN_NOPRUNE = 1" for unit <div>.
    Set property "SYN_NOPRUNE = 1" for unit <div>.
    Set property "SYN_NOPRUNE = 1" for unit <div>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <init_rs> in unit <LCD> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <LCD>.
    Related source file is "LCD.v".
    Found 128x2-bit ROM for signal <COND_2$rom0000>.
    Found 4-bit register for signal <icode>.
    Found 24-bit up counter for signal <init_count>.
    Found 4-bit register for signal <init_d>.
    Found 1-bit register for signal <init_e>.
    Found 1-bit register for signal <init_rw>.
    Found 1-bit register for signal <lcd_inited>.
    Found 4-bit register for signal <tcode>.
    Found 24-bit up counter for signal <text_count>.
    Found 7-bit comparator less for signal <text_count$cmp_lt0000> created at line 91.
    Found 4-bit register for signal <text_d>.
    Found 1-bit register for signal <text_e>.
    Found 1-bit register for signal <text_rs>.
    Found 1-bit register for signal <text_rw>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <LCD> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 24-bit up counter for signal <counter>.
    Found 1-bit register for signal <d_button_state>.
    Found 1-bit register for signal <pressed>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <n2s>.
    Related source file is "n2s.v".
WARNING:Xst:646 - Signal <s12<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s02<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s0<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rfd1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m12<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m1<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m02<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m0<20:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <$add0000> created at line 87.
    Found 8-bit adder for signal <$add0001> created at line 88.
    Found 8-bit adder for signal <$add0002> created at line 90.
    Found 8-bit adder for signal <$add0003> created at line 91.
    Found 8-bit adder for signal <$add0004> created at line 96.
    Found 8-bit adder for signal <$add0005> created at line 97.
    Found 8-bit adder for signal <$add0006> created at line 99.
    Found 8-bit adder for signal <$add0007> created at line 100.
    Summary:
	inferred   8 Adder/Subtractor(s).
Unit <n2s> synthesized.


Synthesizing Unit <Test04>.
    Related source file is "Test04.v".
WARNING:Xst:1780 - Signal <inc_presssed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit register for signal <counter>.
    Found 31-bit adder for signal <counter$addsub0000> created at line 145.
    Found 2-bit register for signal <cState>.
    Found 31-bit comparator greatequal for signal <LED$cmp_ge0000> created at line 101.
    Found 31-bit up counter for signal <LED_COUNT>.
    Found 21-bit register for signal <num>.
    Found 21-bit addsub for signal <num$addsub0000>.
    Found 21-bit adder for signal <num$addsub0001> created at line 161.
    Found 21-bit addsub for signal <num$mux0004>.
    Found 21-bit addsub for signal <num$share0000> created at line 158.
    Found 23-bit subtractor for signal <num$sub0000> created at line 164.
    Found 21-bit register for signal <org>.
    Found 1-bit register for signal <prev_dec>.
    Found 1-bit register for signal <prev_inc>.
    Found 1-bit register for signal <prev_sp>.
    Summary:
	inferred   1 Counter(s).
	inferred  78 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Test04> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x2-bit ROM                                         : 1
# Adders/Subtractors                                   : 14
 21-bit adder                                          : 1
 21-bit addsub                                         : 3
 23-bit subtractor                                     : 1
 31-bit adder                                          : 1
 8-bit adder                                           : 8
# Counters                                             : 6
 24-bit up counter                                     : 5
 31-bit up counter                                     : 1
# Registers                                            : 23
 1-bit register                                        : 15
 2-bit register                                        : 1
 21-bit register                                       : 2
 31-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 2
 31-bit comparator greatequal                          : 1
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/div.ngc>.
Loading core <div> for timing and area information for instance <divNum>.
Loading core <div> for timing and area information for instance <divMin>.
Loading core <div> for timing and area information for instance <divSec>.
Loading core <div> for timing and area information for instance <divNum2>.
Loading core <div> for timing and area information for instance <divMin2>.
Loading core <div> for timing and area information for instance <divSec2>.

Synthesizing (advanced) Unit <divMin>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal quotient<7> may hinder XST clustering optimizations.
Unit <divMin> synthesized (advanced).

Synthesizing (advanced) Unit <divMin2>.
Unit <divMin2> synthesized (advanced).

Synthesizing (advanced) Unit <divSec>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal quotient<7> may hinder XST clustering optimizations.
Unit <divSec> synthesized (advanced).

Synthesizing (advanced) Unit <divSec2>.
Unit <divSec2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x2-bit ROM                                         : 1
# Adders/Subtractors                                   : 14
 21-bit adder                                          : 1
 21-bit addsub                                         : 3
 21-bit subtractor                                     : 1
 31-bit adder                                          : 1
 8-bit adder                                           : 8
# Counters                                             : 6
 24-bit up counter                                     : 5
 31-bit up counter                                     : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 2
 31-bit comparator greatequal                          : 1
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Test04> ...

Optimizing unit <LCD> ...

Optimizing unit <n2s> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Test04, actual ratio is 107.
Optimizing block <Test04> to meet ratio 100 (+ 5) of 4656 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Test04>, final ratio is 106.
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 
INFO:Xst:2260 - The FF/Latch <blk00000773> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4b> 
INFO:Xst:2260 - The FF/Latch <blk0000079f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b49> 
INFO:Xst:2260 - The FF/Latch <blk00000789> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000b4a> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 257
 Flip-Flops                                            : 257

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Test04.ngr
Top Level Output File Name         : Test04
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 10331
#      GND                         : 7
#      INV                         : 391
#      LUT1                        : 176
#      LUT2                        : 157
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 2719
#      LUT3_L                      : 1
#      LUT4                        : 289
#      LUT4_L                      : 7
#      MULT_AND                    : 132
#      MUXCY                       : 3220
#      MUXF5                       : 37
#      VCC                         : 7
#      XORCY                       : 3185
# FlipFlops/Latches                : 8855
#      FD                          : 8598
#      FDC                         : 57
#      FDCE                        : 89
#      FDE                         : 3
#      FDPE                        : 2
#      FDR                         : 103
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 8
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     4949  out of   4656   106% (*) 
 Number of Slice Flip Flops:           8855  out of   9312    95%  
 Number of 4 input LUTs:               3743  out of   9312    40%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8855  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 148   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.754ns (Maximum Frequency: 72.706MHz)
   Minimum input arrival time before clock: 14.477ns
   Maximum output required time after clock: 8.766ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.754ns (frequency: 72.706MHz)
  Total number of paths / destination ports: 738544 / 8853
-------------------------------------------------------------------------
Delay:               13.754ns (Levels of Logic = 26)
  Source:            num_3 (FF)
  Destination:       num_20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: num_3 to num_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.836  num_3 (num_3)
     LUT2:I1->O            1   0.704   0.000  Madd_num_addsub0001_lut<3> (Madd_num_addsub0001_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Madd_num_addsub0001_cy<3> (Madd_num_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<4> (Madd_num_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<5> (Madd_num_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<6> (Madd_num_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<7> (Madd_num_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<8> (Madd_num_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<9> (Madd_num_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<10> (Madd_num_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<11> (Madd_num_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<12> (Madd_num_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<13> (Madd_num_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<14> (Madd_num_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<15> (Madd_num_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<16> (Madd_num_addsub0001_cy<16>)
     XORCY:CI->O           2   0.804   0.482  Madd_num_addsub0001_xor<17> (num_addsub0001<17>)
     LUT4:I2->O            0   0.704   0.000  num_mux0007<17>1 (num_mux0007<17>)
     MUXCY:DI->O           1   0.888   0.000  Maddsub_num_mux0004_cy<17> (Maddsub_num_mux0004_cy<17>)
     XORCY:CI->O           1   0.804   0.455  Maddsub_num_mux0004_xor<18> (num_mux0004<18>)
     LUT3:I2->O            1   0.704   0.000  Maddsub_num_addsub0000_lut<18> (Maddsub_num_addsub0000_lut<18>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_num_addsub0000_cy<18> (Maddsub_num_addsub0000_cy<18>)
     XORCY:CI->O           2   0.804   0.451  Maddsub_num_addsub0000_xor<19> (num_addsub0000<19>)
     LUT4:I3->O            0   0.704   0.000  num_mux0001<19>1 (num_mux0001<19>)
     MUXCY:DI->O           0   0.888   0.000  Maddsub_num_share0000_cy<19> (Maddsub_num_share0000_cy<19>)
     XORCY:CI->O           1   0.804   0.424  Maddsub_num_share0000_xor<20> (num_share0000<20>)
     LUT4:I3->O            1   0.704   0.000  num_mux0000<20>1 (num_mux0000<20>)
     FDC:D                     0.308          num_20
    ----------------------------------------
    Total                     13.754ns (11.106ns logic, 2.648ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 189861 / 99
-------------------------------------------------------------------------
Offset:              14.477ns (Levels of Logic = 27)
  Source:            min<1> (PAD)
  Destination:       num_20 (FF)
  Destination Clock: clk rising

  Data Path: min<1> to num_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  min_1_IBUF (min_1_IBUF)
     LUT2:I0->O            1   0.704   0.000  Madd_num_addsub0001_lut<3> (Madd_num_addsub0001_lut<3>)
     MUXCY:S->O            1   0.464   0.000  Madd_num_addsub0001_cy<3> (Madd_num_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<4> (Madd_num_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<5> (Madd_num_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<6> (Madd_num_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<7> (Madd_num_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<8> (Madd_num_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<9> (Madd_num_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<10> (Madd_num_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<11> (Madd_num_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<12> (Madd_num_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<13> (Madd_num_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<14> (Madd_num_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<15> (Madd_num_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_num_addsub0001_cy<16> (Madd_num_addsub0001_cy<16>)
     XORCY:CI->O           2   0.804   0.482  Madd_num_addsub0001_xor<17> (num_addsub0001<17>)
     LUT4:I2->O            0   0.704   0.000  num_mux0007<17>1 (num_mux0007<17>)
     MUXCY:DI->O           1   0.888   0.000  Maddsub_num_mux0004_cy<17> (Maddsub_num_mux0004_cy<17>)
     XORCY:CI->O           1   0.804   0.455  Maddsub_num_mux0004_xor<18> (num_mux0004<18>)
     LUT3:I2->O            1   0.704   0.000  Maddsub_num_addsub0000_lut<18> (Maddsub_num_addsub0000_lut<18>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_num_addsub0000_cy<18> (Maddsub_num_addsub0000_cy<18>)
     XORCY:CI->O           2   0.804   0.451  Maddsub_num_addsub0000_xor<19> (num_addsub0000<19>)
     LUT4:I3->O            0   0.704   0.000  num_mux0001<19>1 (num_mux0001<19>)
     MUXCY:DI->O           0   0.888   0.000  Maddsub_num_share0000_cy<19> (Maddsub_num_share0000_cy<19>)
     XORCY:CI->O           1   0.804   0.424  Maddsub_num_share0000_xor<20> (num_share0000<20>)
     LUT4:I3->O            1   0.704   0.000  num_mux0000<20>1 (num_mux0000<20>)
     FDC:D                     0.308          num_20
    ----------------------------------------
    Total                     14.477ns (11.733ns logic, 2.744ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 388 / 15
-------------------------------------------------------------------------
Offset:              8.766ns (Levels of Logic = 8)
  Source:            num_8 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      clk rising

  Data Path: num_8 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.932  num_8 (num_8)
     LUT4:I0->O            1   0.704   0.000  nState_cmp_eq0002_wg_lut<1> (nState_cmp_eq0002_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  nState_cmp_eq0002_wg_cy<1> (nState_cmp_eq0002_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  nState_cmp_eq0002_wg_cy<2> (nState_cmp_eq0002_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  nState_cmp_eq0002_wg_cy<3> (nState_cmp_eq0002_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  nState_cmp_eq0002_wg_cy<4> (nState_cmp_eq0002_wg_cy<4>)
     MUXCY:CI->O           3   0.459   0.706  nState_cmp_eq0002_wg_cy<5> (nState_cmp_eq0002)
     LUT2:I0->O            8   0.704   0.757  LED_and00001 (LED_0_OBUF)
     OBUF:I->O                 3.272          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      8.766ns (6.371ns logic, 2.395ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to n2s/divSec2.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to n2s/divSec2.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to n2s/divMin2.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to n2s/divMin2.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to n2s/divNum2.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to n2s/divNum2.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to n2s/divSec.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to n2s/divSec.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to n2s/divMin.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to n2s/divMin.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to n2s/divNum.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to n2s/divNum.


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.92 secs
 
--> 

Total memory usage is 456744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :   40 (   0 filtered)

