<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='https://github.com/fabriziotappero/ip-cores/tree/testing-verification_hardware_coverage-driven_constrained_randomiser'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: hw_cov_crv
    <br/>
    Created: Jul  9, 2013
    <br/>
    Updated: Jul  9, 2013
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Testing / Verification
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Planning
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project aims to create a synthesisable coverage-driven constrained randomisation testbench library. The core uses the hardware TLM approach for bus interfaces between the tester and the DUT. Many concepts used in this project are similar to the OS-VVM framework, such as the intelligent coverage methodology, only that we have made them synthesisable to hardware so this library can be reused as hardware testers in hardware testbench environments.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 22 June 2015</p>
