// Seed: 1951779373
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9
);
  logic [1 : 1] id_11 = id_9;
  generate
    wire id_12, id_13;
  endgenerate
endmodule
module module_1 #(
    parameter id_0 = 32'd34
) (
    output wand _id_0,
    input wire id_1,
    input supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    input tri0 id_5
    , id_16,
    output supply1 id_6,
    input tri id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply1 id_14
);
  logic id_17, id_18;
  logic [id_0 : 1] id_19;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_14,
      id_7,
      id_12,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
