TODO:

* New features (hdl):
✔ MODE TIME (generic) into mode_time (input) @done(20-09-19 10:17)
✔ Add pulser entity @done(20-10-02 14:37)
- Add Wave Gen big entity
- Update FSM Time Zones
✔ Add Average (point-point) entity @done(20-10-17 21:03)
✔ Add register bank (?) @done(20-10-17 21:03)
- New option for number of repetitions (wave gen repetition)
- AXI4-LITE input interface 
- AXI-DMA + AXI4_SS interface
- ADC and DAC interfaces (!?!)
- Generic table based wave_generator (low)

* New features (simulation):
- Add PHASE_FRAC_PART configuration in sim_dds.py
- White noise generator

* Problems/Fix:
- Fix external interface to "std_logic" "std_logic_vector" only

* Overall:
✔ Full architecture draft (for approval) @done(20-10-02 14:38)
✔ Registers schema draft (for approval) @done(20-10-17 21:04)
- Python script -> performance analysis -> improve

* Backlog :
- Check windows implementation (check Alan's email 11/08) : Gaussian -> exp(-(2*pi*freq/cycles*(t-pos)).^2/2).*cos(2*pi*freq*(t)-phase)
- Add "input_strb_i" <-> RX, in fsm_time_zones.vhd, same as "output_strb_i" <-> TX