// Seed: 1419574307
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3, id_4;
  wire id_5, id_6 = 1;
  wire id_7;
  module_0(
      id_4, id_6, id_7
  );
endmodule
module module_2;
  id_2(
      id_1, 1
  );
  supply1 id_3, id_4, id_5;
  assign id_4 = id_5 - id_4;
  module_0(
      id_4, id_4, id_5
  ); id_6(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(1), .id_4(id_5), .id_5(id_3), .id_6(1), .id_7(id_2)
  );
  wire id_7;
endmodule
