# ğŸ§¼ Fully Automatic Washing Machine (Verilog-based FSM)

Hi ğŸ‘‹, I'm Sahil Kumar â€” B.Tech Electronics and Communication Engineering (IoT) undergraduate at IIIT Nagpur and a Smart India Hackathon 2024 winner. This project demonstrates a complete FSM-based control system for a fully automatic washing machine using Verilog HDL and implemented on the DE10-Lite FPGA board.

---

## ğŸ“Œ Project Overview

This project simulates the internal control mechanism of a washing machine using a Finite State Machine (FSM) written in Verilog. It handles various user inputs like start, cancel, lid open, and coin insertion, and operates different modes depending on the cloth weight selected. The system controls all phases of washing: Soak, Wash, Rinse, and Spin.

---

## âš™ï¸ Features & Functionality

- â±ï¸ Mode-Based Operation (3 modes based on cloth weight)
- ğŸ”„ FSM-based sequencing (IDLE â†’ READY â†’ SOAK â†’ WASH â†’ RINSE â†’ SPIN)
- ğŸ›‘ Lid Safety Interruption
- â³ Timers for each phase
- ğŸ’° Coin Input and Cancel Handling
- ğŸ”¢ Seven-Segment Display Output for State Monitoring
- ğŸ’§ Water Inlet Control & Coin Return Mechanism

---

## ğŸ§  FSM States

- IDLE: Waiting for user action
- READY: After coin is inserted
- SOAK, WASH, RINSE, SPIN: Sequential wash operations with timers
- Each state is controlled using a clock-driven FSM

---

## ğŸ” Inputs & Outputs

| Input Signal     | Description                       |
|------------------|-----------------------------------|
| i_clk            | Clock Signal (50 MHz)             |
| i_lid            | Lid Status                        |
| i_start          | Start Button                      |
| i_cancel         | Cancel Button                     |
| i_coin           | Coin Inserted                     |
| i_mode_1/2/3     | Mode Select (based on weight)     |

| Output Signal    | Description                        |
|------------------|------------------------------------|
| o_idle           | IDLE state indicator               |
| o_ready          | READY state indicator              |
| o_soak           | SOAK phase indicator               |
| o_wash           | WASH phase indicator               |
| o_rinse          | RINSE phase indicator              |
| o_spin           | SPIN phase indicator               |
| o_waterinlet     | Water inlet control                |
| o_coinreturn     | Coin return if cancelled           |
| o_done           | Indicates wash cycle is complete   |
| hex0 to hex5     | 7-Segment Display for current state|

---

## ğŸ›  Technologies Used

- Verilog HDL
- DE10-Lite FPGA Board (Intel MAX10)
- Intel Quartus Prime
- FSM (Finite State Machine) Design
- Seven Segment Display Encoding

---

## ğŸ“¸ Demo & Flowchart

ğŸ“· Flowchart & simulation screenshots can be added here (if available).

---

## ğŸ§¾ References

- Terasic DE10-Lite Board: https://www.mouser.in/new/terasic-technologies/terasic-de10-lite-board/  
- GitHub Inspiration: https://github.com/mnmhdanas/Automatic-washing-machine  

---

## ğŸ‘¨â€ğŸ’» Author

Sahil Kumar  
ğŸ“§ sahilchoudharyaa9480@gmail.com  
ğŸ”— LinkedIn: https://linkedin.com/in/sahil9480  
ğŸ« IIIT Nagpur | ECE (IoT)  

Feel free to â­ this repository if you found it helpful!
