
---------- Begin Simulation Statistics ----------
simSeconds                                   0.409747                       # Number of seconds simulated (Second)
simTicks                                 409747212000                       # Number of ticks simulated (Tick)
finalTick                                409747212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    243.26                       # Real time elapsed on the host (Second)
hostTickRate                               1684391091                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8558240                       # Number of bytes of host memory used (Byte)
simInsts                                     54212880                       # Number of instructions simulated (Count)
simOps                                       61703330                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   222859                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     253650                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        409747348                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.549590                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.132458                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        62527839                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    65731                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       70100890                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6482                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               890239                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            664217                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           246103134                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.284844                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.889348                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 212291896     86.26%     86.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  16649236      6.77%     93.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7934200      3.22%     96.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4053226      1.65%     97.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2328062      0.95%     98.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1259527      0.51%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1342099      0.55%     99.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    198005      0.08%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     46883      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             246103134                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   34364      3.30%      3.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   6183      0.59%      3.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                32766      3.15%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 631109     60.66%     67.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                336030     32.30%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      41023909     58.52%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       187077      0.27%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         65542      0.09%     58.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       114688      0.16%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        24579      0.04%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       114562      0.16%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       114688      0.16%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc        98304      0.14%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          129      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       247959      0.35%     59.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     59.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           63      0.00%     59.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       535479      0.76%     60.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       265091      0.38%     61.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     61.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        57697      0.08%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         8192      0.01%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       264193      0.38%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd       262144      0.37%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu        24723      0.04%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19329140     27.57%     89.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7362706     10.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       70100890                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.171083                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1040453                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014842                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                370714465                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                58732756                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        57401712                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 16637384                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 4847641                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4791785                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    62541271                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     8600048                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       18580932                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 135000946                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.33                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.27                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.05                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     49156                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         9735339                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       163644214                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       11623410                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7367067                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       169255                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       197034                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        478821      4.19%      4.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       479084      4.20%      8.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          223      0.00%      8.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      9218281     80.75%     89.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1172348     10.27%     99.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        67515      0.59%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       11416272                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          241      0.10%      0.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          669      0.28%      0.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           54      0.02%      0.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       226866     95.04%     95.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        10833      4.54%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           47      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        238710                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            5      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          299      0.32%      0.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           52      0.06%      0.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        91999     99.30%     99.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          226      0.24%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           65      0.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        92646                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       478580      4.28%      4.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       478415      4.28%      8.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          169      0.00%      8.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      8991415     80.44%     89.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1161515     10.39%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        67468      0.60%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     11177562                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          211      0.23%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           52      0.06%      0.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        91435     99.49%     99.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          144      0.16%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           65      0.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        91907                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        90982    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        90982                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          211     22.81%     22.81% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           52      5.62%     28.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          453     48.97%     77.41% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          144     15.57%     92.97% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     92.97% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           65      7.03%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          925                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5801885     50.82%     50.82% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      5068046     44.39%     95.21% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       478821      4.19%     99.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        67520      0.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     11416272                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        44523     48.06%     48.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        48118     51.94%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            5      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        92646                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           9218281                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      3418268                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             92646                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            689                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             11416272                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                44406                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 6725108                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.589081                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1041                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           67738                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              67520                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       478821      4.19%      4.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       479084      4.20%      8.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          223      0.00%      8.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      9218281     80.75%     89.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1172348     10.27%     99.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        67515      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     11416272                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       478821     10.21%     10.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          458      0.01%     10.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          223      0.00%     10.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4143768     88.33%     98.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          379      0.01%     98.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        67515      1.44%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       4691164                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          299      0.67%      0.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        43881     98.82%     99.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          226      0.51%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        44406                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          299      0.67%      0.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        43881     98.82%     99.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          226      0.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        44406                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        67738                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        67520                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          218                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          117                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        67855                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               479548                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 479544                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                964                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 478580                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              478580                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          892948                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           65702                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             92121                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    245902075                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.251175                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.021192                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       220865700     89.82%     89.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12725958      5.18%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4674431      1.90%     96.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2495189      1.01%     97.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1568841      0.64%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          586741      0.24%     98.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          271850      0.11%     98.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          342905      0.14%     99.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2370460      0.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    245902075                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       65644                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                478584                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     40691510     65.88%     65.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       187077      0.30%     66.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        65539      0.11%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       114688      0.19%     66.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        24577      0.04%     66.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       114561      0.19%     66.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       114688      0.19%     66.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc        98304      0.16%     67.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          129      0.00%     67.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       247932      0.40%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           63      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       526449      0.85%     68.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       264291      0.43%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        57542      0.09%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         8192      0.01%     68.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       264192      0.43%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd       262144      0.42%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu        24576      0.04%     69.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11435179     18.51%     88.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7262913     11.76%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     61764571                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2370460                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             54274121                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               61764571                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       54212880                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         61703330                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.549590                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.132458                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           18698092                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          53365211                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         11435179                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7197289                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           4772747                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     40691510     65.88%     65.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       187077      0.30%     66.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        65539      0.11%     66.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       114688      0.19%     66.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        24577      0.04%     66.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       114561      0.19%     66.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       114688      0.19%     66.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        98304      0.16%     67.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          129      0.00%     67.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       247932      0.40%     67.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     67.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           63      0.00%     67.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       526449      0.85%     68.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp       264291      0.43%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     68.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        57542      0.09%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         8192      0.01%     68.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       264192      0.43%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd       262144      0.42%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu        24576      0.04%     69.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11435179     18.51%     88.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7262913     11.76%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     61764571                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     11177562                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10631345                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       546217                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      8991415                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2186147                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       478584                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       478580                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                221234344                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12643110                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11832458                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                236563                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 156659                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5044331                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   527                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               63065006                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2031                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            70051734                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 61615                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         11276908                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        19317697                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        7362655                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.170963                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       22556679                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      22141314                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      72131252                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     34848380                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          26680352                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     24292940                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      1149253                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      6429961                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites      5381175                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       8084027                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      4084941                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5614387                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      18389413                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  314368                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        85206                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   7375205                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                148579                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          246103134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.258441                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.268924                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                233943548     95.06%     95.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1613893      0.66%     95.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   782218      0.32%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1073608      0.44%     96.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1241921      0.50%     96.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1805663      0.73%     97.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   567078      0.23%     97.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   796011      0.32%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4279194      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            246103134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              55684326                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.135899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           11416272                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.027862                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    227467770                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    156659                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      83332                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1660213                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               62655185                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1052                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 11623410                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7367067                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 65731                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1720                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1659025                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          96588                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          51308                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        44041                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                95349                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 62196266                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                62193497                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  30355092                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  55136274                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.151785                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.550547                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      356424                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  188231                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               96588                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 104154                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               112668                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                8174849                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11400554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             73.186163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            48.920487                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 352613      3.09%      3.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               963263      8.45%     11.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7178      0.06%     11.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%     11.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              4563407     40.03%     51.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              1403181     12.31%     63.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               999004      8.76%     72.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               722476      6.34%     79.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               519972      4.56%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             304151      2.67%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             196320      1.72%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             196465      1.72%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             209323      1.84%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             135680      1.19%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             143441      1.26%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             148344      1.30%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             102875      0.90%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             108156      0.95%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              71253      0.62%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              37622      0.33%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              33681      0.30%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              30609      0.27%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              14087      0.12%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               7117      0.06%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               5829      0.05%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               6851      0.06%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               6237      0.05%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               6213      0.05%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               7500      0.07%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            97701      0.86%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11400554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          18990477                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 156659                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                221416336                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1842247                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        6132070                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11886337                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4669485                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               62672724                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                 148204                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4295841                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  18796                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           27544                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            71193465                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   111654139                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 64400610                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5117308                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups              2995412                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps              70107384                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1086081                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  163578                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2722179                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                34635190                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        306187301                       # The number of ROB reads (Count)
system.cpu.rob.writes                       125516101                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 54212880                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   61703330                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    73                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   7375203.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  10365699.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.010245034750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1429                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1429                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             39969888                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               21529                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     18692192                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     7263943                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   18692192                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   7263943                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  974190                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                7241043                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.81                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                      10616                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                         30                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                1918941                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 131146                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                3244723                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                3941438                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                1882962                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 197779                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                7375203                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                375326                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                918093                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               5967427                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                  2048                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  1024                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     6                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  6703847                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  4907616                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  2097018                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   842845                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   581344                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   351672                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   335074                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   297044                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   265380                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   193972                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   22820                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   22395                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                   24026                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   28930                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                   32314                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                   31186                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                   37116                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                   40123                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                   39451                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                   38144                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                   38500                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                   45654                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                   54447                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                   98311                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                  151874                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                  145799                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                  172035                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                   28612                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                   22704                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                   26931                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                   18022                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                   22796                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1002                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     989                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1000                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1005                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1006                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1037                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1047                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     204                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     208                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     225                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     222                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     239                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     270                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     351                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     315                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     306                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     236                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     189                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     233                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     120                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      67                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    12398.717285                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     839.639845                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   14829.134039                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           674     47.17%     47.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           29      2.03%     49.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           79      5.53%     54.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           95      6.65%     61.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            4      0.28%     61.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            7      0.49%     62.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           34      2.38%     64.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           15      1.05%     65.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479            3      0.21%     65.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           47      3.29%     69.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575           67      4.69%     73.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            3      0.21%     73.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671           26      1.82%     75.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           22      1.54%     77.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            7      0.49%     77.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815           25      1.75%     79.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863          260     18.19%     97.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911            1      0.07%     97.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::38912-40959           30      2.10%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-51199            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.005598                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.004743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.187036                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1427     99.86%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.07%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 62348160                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                555160884                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              51853054                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1354886299.99512959                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               126548887.90311036                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   409747191000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       15786.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    472012992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     76594586                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       138660                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1151961448.855446815491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 186931317.057991355658                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 338403.766857112874                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      7375203                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     11316989                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      7263943                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 180199134750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 489074323500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 12187538496000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24433.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     43215.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1677813.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    472012992                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     83147892                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       555160884                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    472012992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    472012992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     51590494                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     51590494                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       7375203                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      11316989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         18692192                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      7198319                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         7198319                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1151961449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       202924851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1354886300                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1151961449                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1151961449                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      125908103                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         125908103                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1151961449                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      328832954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1480794403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              17718002                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                22872                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        584837                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        262491                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        344368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        578854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        425457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       3063917                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       1201469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        790052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       3917695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1496725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       299799                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      1434887                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      2407070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       457903                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       328424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       124054                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          6443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1835                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1758                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          251                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             337060920750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            88590010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        669273458250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19023.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37773.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             15378055                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               20872                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2341939                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   484.817628                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   303.215561                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   386.462524                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       586635     25.05%     25.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       259908     11.10%     36.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       328132     14.01%     50.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       183109      7.82%     57.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       111655      4.77%     62.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       102997      4.40%     67.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        92231      3.94%     71.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        56085      2.39%     73.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       621187     26.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2341939                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1133952128                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1463808                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2767.443182                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.572466                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    21.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                21.62                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       8866630500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       4712706900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     51775317300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       37933740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 32344815360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 183827140920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2541126720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   284105671440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    693.368162                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4916785500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  13682240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 391148186500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       7854871080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       4174951605                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     74731216980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       81458100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 32344815360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 181918637280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4148287680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   305254238085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    744.981855                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   9157498250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  13682240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 386907473750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             18657556                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            18657566                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             7198315                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            7198315                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              34625                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             34625                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             11                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq                65624                       # Transaction distribution (Count)
system.membus.transDist::SwapResp               65624                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     14750405                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     37161864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                51912269                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    472012928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    135263506                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                607276434                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           25966781                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 25966781    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             25966781                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 409747212000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         33235191500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        39088104000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        34617093732                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
