<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/vector/AVXBlendOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
 1 /*
 2  * Copyright (c) 2019, Oracle and/or its affiliates. All rights reserved.
 3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 4  *
 5  * This code is free software; you can redistribute it and/or modify it
 6  * under the terms of the GNU General Public License version 2 only, as
 7  * published by the Free Software Foundation.
 8  *
 9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  */
23 
24 
25 package org.graalvm.compiler.lir.amd64.vector;
26 
27 import static jdk.vm.ci.code.ValueUtil.asRegister;
28 import static jdk.vm.ci.code.ValueUtil.isRegister;
29 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
30 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.STACK;
31 
32 import org.graalvm.compiler.asm.amd64.AMD64Address;
33 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
34 import org.graalvm.compiler.asm.amd64.AVXKind;
35 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRVMROp;
36 import org.graalvm.compiler.lir.LIRInstructionClass;
37 import org.graalvm.compiler.lir.Opcode;
38 import org.graalvm.compiler.lir.amd64.AMD64LIRInstruction;
39 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
40 
41 import jdk.vm.ci.meta.AllocatableValue;
42 
43 public class AVXBlendOp extends AMD64LIRInstruction {
44     public static final LIRInstructionClass&lt;AVXBlendOp&gt; TYPE = LIRInstructionClass.create(AVXBlendOp.class);
45 
46     @Opcode private final VexRVMROp opcode;
47     private final AVXKind.AVXSize size;
48 
49     @Def({REG}) protected AllocatableValue result;
50     @Use({REG}) protected AllocatableValue x;
51     @Use({REG, STACK}) protected AllocatableValue y;
52     @Use({REG}) protected AllocatableValue mask;
53 
54     public AVXBlendOp(VexRVMROp opcode, AVXKind.AVXSize size, AllocatableValue result, AllocatableValue x, AllocatableValue y, AllocatableValue mask) {
55         super(TYPE);
56         this.opcode = opcode;
57         this.size = size;
58         this.result = result;
59         this.x = x;
60         this.y = y;
61         this.mask = mask;
62     }
63 
64     @Override
65     public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
66         if (isRegister(y)) {
67             opcode.emit(masm, size, asRegister(result), asRegister(mask), asRegister(x), asRegister(y));
68         } else {
69             opcode.emit(masm, size, asRegister(result), asRegister(mask), asRegister(x), (AMD64Address) crb.asAddress(y));
70         }
71     }
72 }
    </pre>
  </body>
</html>