#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c028b79a0 .scope module, "async_fifo_tb" "async_fifo_tb" 2 3;
 .timescale -9 -12;
P_0000021c029c89c0 .param/l "DEPTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0000021c029c89f8 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000000100>;
v0000021c02910300_0 .var "data_in", 3 0;
v0000021c02911ac0_0 .net "data_out", 3 0, v0000021c028b4700_0;  1 drivers
v0000021c029103a0_0 .net "empty", 0 0, L_0000021c02914f40;  1 drivers
v0000021c02910bc0_0 .net "full", 0 0, L_0000021c02913aa0;  1 drivers
v0000021c02910da0_0 .var "rd_clk", 0 0;
v0000021c02914b80_0 .var "rd_en", 0 0;
v0000021c029133c0_0 .var "rd_rst", 0 0;
v0000021c029140e0_0 .var "wr_clk", 0 0;
v0000021c02913280_0 .var "wr_en", 0 0;
v0000021c02913460_0 .var "wr_rst", 0 0;
S_0000021c028b7b30 .scope task, "read_fifo" "read_fifo" 2 60, 2 60 0, S_0000021c028b79a0;
 .timescale -9 -12;
v0000021c028b51a0_0 .var/i "i", 31 0;
v0000021c028b3c60_0 .var/i "num_reads", 31 0;
E_0000021c028afc10 .event negedge, v0000021c028b4d40_0;
TD_async_fifo_tb.read_fifo ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c028b51a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021c028b51a0_0;
    %load/vec4 v0000021c028b3c60_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000021c028afc10;
    %load/vec4 v0000021c029103a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c02914b80_0, 0, 1;
    %vpi_call 2 67 "$display", "Time = %t: Data out: %d", $time, v0000021c02911ac0_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 69 "$display", "Time = %t: FIFO empty, cannot read!", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02914b80_0, 0, 1;
T_0.3 ;
    %load/vec4 v0000021c028b51a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c028b51a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000021c02878b30 .scope module, "uut" "async_fifo" 2 23, 3 1 0, S_0000021c028b79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "rd_rst";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 4 "data_out";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
P_0000021c0287e7c0 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0000021c0287e7f8 .param/l "PTR_WIDTH" 1 3 14, +C4<00000000000000000000000000000011>;
P_0000021c0287e830 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
v0000021c02911e80_0 .net "data_in", 3 0, v0000021c02910300_0;  1 drivers
v0000021c02910b20_0 .net "data_out", 3 0, v0000021c028b4700_0;  alias, 1 drivers
v0000021c02911980_0 .net "empty", 0 0, L_0000021c02914f40;  alias, 1 drivers
v0000021c02910800_0 .net "full", 0 0, L_0000021c02913aa0;  alias, 1 drivers
v0000021c029115c0_0 .net "rd_clk", 0 0, v0000021c02910da0_0;  1 drivers
v0000021c02910120_0 .net "rd_en", 0 0, v0000021c02914b80_0;  1 drivers
v0000021c02911660_0 .net "rd_ptr", 2 0, L_0000021c02914cc0;  1 drivers
v0000021c02910c60_0 .net "rd_ptr_gray", 3 0, v0000021c028b3940_0;  1 drivers
v0000021c02910a80_0 .net "rd_ptr_sync", 3 0, v0000021c028a80a0_0;  1 drivers
v0000021c02911200_0 .net "rd_rst", 0 0, v0000021c029133c0_0;  1 drivers
v0000021c029101c0_0 .net "wr_clk", 0 0, v0000021c029140e0_0;  1 drivers
v0000021c02910260_0 .net "wr_en", 0 0, v0000021c02913280_0;  1 drivers
v0000021c029108a0_0 .net "wr_ptr", 2 0, L_0000021c02913820;  1 drivers
v0000021c029117a0_0 .net "wr_ptr_gray", 3 0, v0000021c02911160_0;  1 drivers
v0000021c02910d00_0 .net "wr_ptr_sync", 3 0, v0000021c028b42a0_0;  1 drivers
v0000021c029118e0_0 .net "wr_rst", 0 0, v0000021c02913460_0;  1 drivers
S_0000021c02878d70 .scope module, "mem" "fifomem" 3 23, 4 1 0, S_0000021c02878b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst";
    .port_info 2 /INPUT 1 "rd_clk";
    .port_info 3 /INPUT 1 "rd_rst";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /INPUT 1 "full";
    .port_info 8 /INPUT 1 "empty";
    .port_info 9 /INPUT 3 "wr_ptr";
    .port_info 10 /INPUT 3 "rd_ptr";
    .port_info 11 /OUTPUT 4 "data_out";
P_0000021c02878f00 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000021c02878f38 .param/l "PTR_WIDTH" 1 4 16, +C4<00000000000000000000000000000011>;
P_0000021c02878f70 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0000021c028b4f20_0 .net "data_in", 3 0, v0000021c02910300_0;  alias, 1 drivers
v0000021c028b4700_0 .var "data_out", 3 0;
v0000021c028b5060_0 .net "empty", 0 0, L_0000021c02914f40;  alias, 1 drivers
v0000021c028b5240_0 .net "full", 0 0, L_0000021c02913aa0;  alias, 1 drivers
v0000021c028b5100 .array "mem", 0 7, 3 0;
v0000021c028b4d40_0 .net "rd_clk", 0 0, v0000021c02910da0_0;  alias, 1 drivers
v0000021c028b56a0_0 .net "rd_en", 0 0, v0000021c02914b80_0;  alias, 1 drivers
v0000021c028b4fc0_0 .net "rd_ptr", 2 0, L_0000021c02914cc0;  alias, 1 drivers
v0000021c028b3bc0_0 .net "rd_rst", 0 0, v0000021c029133c0_0;  alias, 1 drivers
v0000021c028b3e40_0 .net "wr_clk", 0 0, v0000021c029140e0_0;  alias, 1 drivers
v0000021c028b5560_0 .net "wr_en", 0 0, v0000021c02913280_0;  alias, 1 drivers
v0000021c028b3ee0_0 .net "wr_ptr", 2 0, L_0000021c02913820;  alias, 1 drivers
v0000021c028b4b60_0 .net "wr_rst", 0 0, v0000021c02913460_0;  alias, 1 drivers
E_0000021c028af910 .event posedge, v0000021c028b4d40_0;
E_0000021c028af710 .event posedge, v0000021c028b3e40_0;
S_0000021c0288ae60 .scope module, "rd_empty" "checkEmpty" 3 73, 5 1 0, S_0000021c02878b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rd_clk";
    .port_info 1 /INPUT 1 "rd_rst";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 4 "wr_ptr_sync";
    .port_info 4 /OUTPUT 3 "rd_addr";
    .port_info 5 /OUTPUT 4 "rd_ptr_gray";
    .port_info 6 /OUTPUT 1 "empty";
P_0000021c029c8a40 .param/l "PTR_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
P_0000021c029c8a78 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
L_0000021c02870d40 .functor AND 1, v0000021c02914b80_0, L_0000021c02913640, C4<1>, C4<1>;
L_0000021c02871b40 .functor XOR 4, L_0000021c02914c20, L_0000021c029130a0, C4<0000>, C4<0000>;
v0000021c028b5740_0 .net *"_ivl_1", 0 0, L_0000021c02913640;  1 drivers
v0000021c028b40c0_0 .net *"_ivl_10", 3 0, L_0000021c02914c20;  1 drivers
v0000021c028b4020_0 .net *"_ivl_12", 2 0, L_0000021c02913d20;  1 drivers
L_0000021c029d01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c028b43e0_0 .net *"_ivl_14", 0 0, L_0000021c029d01f0;  1 drivers
v0000021c028b4480_0 .net *"_ivl_22", 0 0, L_0000021c02913780;  1 drivers
L_0000021c029d0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021c028b5600_0 .net/2u *"_ivl_24", 0 0, L_0000021c029d0238;  1 drivers
L_0000021c029d0280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c028b3b20_0 .net/2u *"_ivl_26", 0 0, L_0000021c029d0280;  1 drivers
v0000021c028b4160_0 .net *"_ivl_3", 0 0, L_0000021c02870d40;  1 drivers
v0000021c028b5380_0 .net *"_ivl_4", 3 0, L_0000021c02914720;  1 drivers
L_0000021c029d01a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021c028b4ca0_0 .net *"_ivl_7", 2 0, L_0000021c029d01a8;  1 drivers
v0000021c028b47a0_0 .net "empty", 0 0, L_0000021c02914f40;  alias, 1 drivers
v0000021c028b45c0_0 .net "rd_addr", 2 0, L_0000021c02914cc0;  alias, 1 drivers
v0000021c028b4840_0 .net "rd_clk", 0 0, v0000021c02910da0_0;  alias, 1 drivers
v0000021c028b5420_0 .net "rd_en", 0 0, v0000021c02914b80_0;  alias, 1 drivers
v0000021c028b4200_0 .var "rd_ptr_bin", 3 0;
v0000021c028b3940_0 .var "rd_ptr_gray", 3 0;
v0000021c028b3d00_0 .net "rd_ptr_gray_next", 3 0, L_0000021c02871b40;  1 drivers
v0000021c028b4520_0 .net "rd_ptr_next", 3 0, L_0000021c029130a0;  1 drivers
v0000021c028b3da0_0 .net "rd_rst", 0 0, v0000021c029133c0_0;  alias, 1 drivers
v0000021c028b39e0_0 .net "wr_ptr_bin", 3 0, L_0000021c029136e0;  1 drivers
v0000021c028b3a80_0 .net "wr_ptr_sync", 3 0, v0000021c028b42a0_0;  alias, 1 drivers
E_0000021c028af490/0 .event negedge, v0000021c028b3bc0_0;
E_0000021c028af490/1 .event posedge, v0000021c028b4d40_0;
E_0000021c028af490 .event/or E_0000021c028af490/0, E_0000021c028af490/1;
L_0000021c02913640 .reduce/nor L_0000021c02914f40;
L_0000021c02914720 .concat [ 1 3 0 0], L_0000021c02870d40, L_0000021c029d01a8;
L_0000021c029130a0 .arith/sum 4, v0000021c028b4200_0, L_0000021c02914720;
L_0000021c02913d20 .part L_0000021c029130a0, 1, 3;
L_0000021c02914c20 .concat [ 3 1 0 0], L_0000021c02913d20, L_0000021c029d01f0;
L_0000021c02914cc0 .part v0000021c028b4200_0, 0, 3;
L_0000021c029136e0 .ufunc/vec4 TD_async_fifo_tb.uut.rd_empty.gray_to_binary, 4, v0000021c028b42a0_0 (v0000021c028b4c00_0) S_0000021c0288aff0;
L_0000021c02913780 .cmp/eq 4, v0000021c028b4200_0, L_0000021c029136e0;
L_0000021c02914f40 .functor MUXZ 1, L_0000021c029d0280, L_0000021c029d0238, L_0000021c02913780, C4<>;
S_0000021c0288aff0 .scope function.vec4.s4, "gray_to_binary" "gray_to_binary" 5 17, 5 17 0, S_0000021c0288ae60;
 .timescale 0 0;
v0000021c028b4c00_0 .var "gray", 3 0;
; Variable gray_to_binary is vec4 return value of scope S_0000021c0288aff0
v0000021c028b3f80_0 .var/i "i", 31 0;
TD_async_fifo_tb.uut.rd_empty.gray_to_binary ;
    %load/vec4 v0000021c028b4c00_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021c028b3f80_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000021c028b3f80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.5, 5;
    %retload/vec4 0; Load gray_to_binary (draw_signal_vec4)
    %load/vec4 v0000021c028b3f80_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0000021c028b4c00_0;
    %load/vec4 v0000021c028b3f80_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000021c028b3f80_0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %load/vec4 v0000021c028b3f80_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021c028b3f80_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0000021c02880ec0 .scope module, "sync_2flops_rd" "sync_2flops" 3 49, 6 1 0, S_0000021c02878b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /OUTPUT 4 "data_out";
P_0000021c028af850 .param/l "PTR_WIDTH" 0 6 2, +C4<00000000000000000000000000000011>;
v0000021c028b4de0_0 .net "clk", 0 0, v0000021c02910da0_0;  alias, 1 drivers
v0000021c028b4980_0 .net "data_in", 3 0, v0000021c02911160_0;  alias, 1 drivers
v0000021c028b42a0_0 .var "data_out", 3 0;
v0000021c028b4e80_0 .var "data_out_1", 3 0;
v0000021c028b4660_0 .net "rst", 0 0, v0000021c029133c0_0;  alias, 1 drivers
S_0000021c02881050 .scope module, "sync_2flops_wr" "sync_2flops" 3 40, 6 1 0, S_0000021c02878b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /OUTPUT 4 "data_out";
P_0000021c028af950 .param/l "PTR_WIDTH" 0 6 2, +C4<00000000000000000000000000000011>;
v0000021c028b4a20_0 .net "clk", 0 0, v0000021c029140e0_0;  alias, 1 drivers
v0000021c028a8d20_0 .net "data_in", 3 0, v0000021c028b3940_0;  alias, 1 drivers
v0000021c028a80a0_0 .var "data_out", 3 0;
v0000021c028a8140_0 .var "data_out_1", 3 0;
v0000021c028a8780_0 .net "rst", 0 0, v0000021c02913460_0;  alias, 1 drivers
E_0000021c028b01d0/0 .event negedge, v0000021c028b4b60_0;
E_0000021c028b01d0/1 .event posedge, v0000021c028b3e40_0;
E_0000021c028b01d0 .event/or E_0000021c028b01d0/0, E_0000021c028b01d0/1;
S_0000021c028972e0 .scope module, "wr_Full" "checkFull" 3 59, 7 2 0, S_0000021c02878b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "rd_ptr_sync";
    .port_info 4 /OUTPUT 3 "wr_addr";
    .port_info 5 /OUTPUT 4 "wr_ptr_gray";
    .port_info 6 /OUTPUT 1 "full";
P_0000021c029c7fc0 .param/l "PTR_WIDTH" 0 7 4, +C4<00000000000000000000000000000011>;
P_0000021c029c7ff8 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000000100>;
L_0000021c02871910 .functor AND 1, v0000021c02913280_0, L_0000021c02914040, C4<1>, C4<1>;
L_0000021c028719f0 .functor XOR 4, L_0000021c029149a0, L_0000021c02914860, C4<0000>, C4<0000>;
L_0000021c02871ad0 .functor NOT 1, L_0000021c02914400, C4<0>, C4<0>, C4<0>;
v0000021c02910f80_0 .net *"_ivl_1", 0 0, L_0000021c02914040;  1 drivers
v0000021c029112a0_0 .net *"_ivl_10", 3 0, L_0000021c029149a0;  1 drivers
v0000021c029104e0_0 .net *"_ivl_12", 2 0, L_0000021c02913500;  1 drivers
L_0000021c029d00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c02911de0_0 .net *"_ivl_14", 0 0, L_0000021c029d00d0;  1 drivers
v0000021c02911700_0 .net *"_ivl_23", 0 0, L_0000021c02914400;  1 drivers
v0000021c02910580_0 .net *"_ivl_24", 0 0, L_0000021c02871ad0;  1 drivers
v0000021c02910e40_0 .net *"_ivl_27", 2 0, L_0000021c029135a0;  1 drivers
v0000021c02911ca0_0 .net *"_ivl_28", 3 0, L_0000021c02914180;  1 drivers
v0000021c02911b60_0 .net *"_ivl_3", 0 0, L_0000021c02871910;  1 drivers
v0000021c02911f20_0 .net *"_ivl_30", 0 0, L_0000021c02914680;  1 drivers
L_0000021c029d0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021c02910080_0 .net/2u *"_ivl_32", 0 0, L_0000021c029d0118;  1 drivers
L_0000021c029d0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c02910440_0 .net/2u *"_ivl_34", 0 0, L_0000021c029d0160;  1 drivers
v0000021c02910760_0 .net *"_ivl_4", 3 0, L_0000021c02914ea0;  1 drivers
L_0000021c029d0088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021c029113e0_0 .net *"_ivl_7", 2 0, L_0000021c029d0088;  1 drivers
v0000021c02910620_0 .net "full", 0 0, L_0000021c02913aa0;  alias, 1 drivers
v0000021c029110c0_0 .net "rd_ptr_bin", 3 0, L_0000021c02913140;  1 drivers
v0000021c02911020_0 .net "rd_ptr_sync", 3 0, v0000021c028a80a0_0;  alias, 1 drivers
v0000021c02911340_0 .net "wr_addr", 2 0, L_0000021c02913820;  alias, 1 drivers
v0000021c02911840_0 .net "wr_clk", 0 0, v0000021c029140e0_0;  alias, 1 drivers
v0000021c02911d40_0 .net "wr_en", 0 0, v0000021c02913280_0;  alias, 1 drivers
v0000021c029109e0_0 .var "wr_ptr_bin", 3 0;
v0000021c02911160_0 .var "wr_ptr_gray", 3 0;
v0000021c02911520_0 .net "wr_ptr_gray_next", 3 0, L_0000021c028719f0;  1 drivers
v0000021c029106c0_0 .net "wr_ptr_next", 3 0, L_0000021c02914860;  1 drivers
v0000021c02911c00_0 .net "wr_rst", 0 0, v0000021c02913460_0;  alias, 1 drivers
L_0000021c02914040 .reduce/nor L_0000021c02913aa0;
L_0000021c02914ea0 .concat [ 1 3 0 0], L_0000021c02871910, L_0000021c029d0088;
L_0000021c02914860 .arith/sum 4, v0000021c029109e0_0, L_0000021c02914ea0;
L_0000021c02913500 .part L_0000021c02914860, 1, 3;
L_0000021c029149a0 .concat [ 3 1 0 0], L_0000021c02913500, L_0000021c029d00d0;
L_0000021c02913820 .part v0000021c029109e0_0, 0, 3;
L_0000021c02913140 .ufunc/vec4 TD_async_fifo_tb.uut.wr_Full.gray_to_binary, 4, v0000021c028a80a0_0 (v0000021c028a88c0_0) S_0000021c02897470;
L_0000021c02914400 .part L_0000021c02913140, 3, 1;
L_0000021c029135a0 .part L_0000021c02913140, 0, 3;
L_0000021c02914180 .concat [ 3 1 0 0], L_0000021c029135a0, L_0000021c02871ad0;
L_0000021c02914680 .cmp/eq 4, v0000021c029109e0_0, L_0000021c02914180;
L_0000021c02913aa0 .functor MUXZ 1, L_0000021c029d0160, L_0000021c029d0118, L_0000021c02914680, C4<>;
S_0000021c02897470 .scope function.vec4.s4, "gray_to_binary" "gray_to_binary" 7 19, 7 19 0, S_0000021c028972e0;
 .timescale 0 0;
v0000021c028a88c0_0 .var "gray", 3 0;
; Variable gray_to_binary is vec4 return value of scope S_0000021c02897470
v0000021c02911480_0 .var/i "i", 31 0;
TD_async_fifo_tb.uut.wr_Full.gray_to_binary ;
    %load/vec4 v0000021c028a88c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021c02911480_0, 0, 32;
T_2.6 ;
    %load/vec4 v0000021c02911480_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.7, 5;
    %retload/vec4 0; Load gray_to_binary (draw_signal_vec4)
    %load/vec4 v0000021c02911480_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0000021c028a88c0_0;
    %load/vec4 v0000021c02911480_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000021c02911480_0;
    %ret/vec4 0, 4, 1; Assign to gray_to_binary (store_vec4_to_lval)
    %load/vec4 v0000021c02911480_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021c02911480_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0000021c02842ce0 .scope task, "write_fifo" "write_fifo" 2 42, 2 42 0, S_0000021c028b79a0;
 .timescale -9 -12;
v0000021c02911a20_0 .var/i "i", 31 0;
v0000021c02910940_0 .var/i "num_writes", 31 0;
E_0000021c028afc90 .event negedge, v0000021c028b3e40_0;
TD_async_fifo_tb.write_fifo ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c02911a20_0, 0, 32;
T_3.8 ;
    %load/vec4 v0000021c02911a20_0;
    %load/vec4 v0000021c02910940_0;
    %cmp/s;
    %jmp/0xz T_3.9, 5;
    %wait E_0000021c028afc90;
    %load/vec4 v0000021c02910bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c02913280_0, 0, 1;
    %vpi_func 2 49 "$urandom" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0000021c02910300_0, 0, 4;
    %vpi_call 2 50 "$display", "Time = %t: Writing data: %d", $time, v0000021c02910300_0 {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 52 "$display", "Time = %t: FIFO full, cannot write!", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02913280_0, 0, 1;
T_3.11 ;
    %load/vec4 v0000021c02911a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c02911a20_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
    .scope S_0000021c02878d70;
T_4 ;
    %wait E_0000021c028af710;
    %load/vec4 v0000021c028b5560_0;
    %load/vec4 v0000021c028b5240_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021c028b4f20_0;
    %load/vec4 v0000021c028b3ee0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c028b5100, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021c02878d70;
T_5 ;
    %wait E_0000021c028af910;
    %load/vec4 v0000021c028b56a0_0;
    %load/vec4 v0000021c028b5060_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021c028b4fc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000021c028b5100, 4;
    %assign/vec4 v0000021c028b4700_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021c02881050;
T_6 ;
    %wait E_0000021c028b01d0;
    %load/vec4 v0000021c028a8780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c028a80a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c028a8140_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021c028a8d20_0;
    %assign/vec4 v0000021c028a8140_0, 0;
    %load/vec4 v0000021c028a8140_0;
    %assign/vec4 v0000021c028a80a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021c02880ec0;
T_7 ;
    %wait E_0000021c028af490;
    %load/vec4 v0000021c028b4660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c028b42a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c028b4e80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021c028b4980_0;
    %assign/vec4 v0000021c028b4e80_0, 0;
    %load/vec4 v0000021c028b4e80_0;
    %assign/vec4 v0000021c028b42a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021c028972e0;
T_8 ;
    %wait E_0000021c028b01d0;
    %load/vec4 v0000021c02911c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c029109e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021c02911d40_0;
    %load/vec4 v0000021c02910620_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000021c029106c0_0;
    %assign/vec4 v0000021c029109e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021c028972e0;
T_9 ;
    %wait E_0000021c028b01d0;
    %load/vec4 v0000021c02911c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c02911160_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021c02911520_0;
    %assign/vec4 v0000021c02911160_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021c0288ae60;
T_10 ;
    %wait E_0000021c028af490;
    %load/vec4 v0000021c028b3da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c028b4200_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021c028b5420_0;
    %load/vec4 v0000021c028b47a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021c028b4520_0;
    %assign/vec4 v0000021c028b4200_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021c0288ae60;
T_11 ;
    %wait E_0000021c028af490;
    %load/vec4 v0000021c028b3da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c028b3940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021c028b3d00_0;
    %assign/vec4 v0000021c028b3940_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021c028b79a0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v0000021c029140e0_0;
    %inv;
    %store/vec4 v0000021c029140e0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021c028b79a0;
T_13 ;
    %delay 16000, 0;
    %load/vec4 v0000021c02910da0_0;
    %inv;
    %store/vec4 v0000021c02910da0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021c028b79a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c029140e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02910da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02913460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c029133c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02913280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02914b80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c02910300_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c02913460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c029133c0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c02913460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c029133c0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 99 "$display", "Starting normal operation test..." {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021c02910940_0, 0, 32;
    %fork TD_async_fifo_tb.write_fifo, S_0000021c02842ce0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000021c028b3c60_0, 0, 32;
    %fork TD_async_fifo_tb.read_fifo, S_0000021c028b7b30;
    %join;
    %delay 50000, 0;
    %fork t_1, S_0000021c028b79a0;
    %fork t_2, S_0000021c028b79a0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000021c02910940_0, 0, 32;
    %fork TD_async_fifo_tb.write_fifo, S_0000021c02842ce0;
    %join;
    %end;
t_2 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000021c028b3c60_0, 0, 32;
    %fork TD_async_fifo_tb.read_fifo, S_0000021c028b7b30;
    %join;
    %end;
    .scope S_0000021c028b79a0;
t_0 ;
    %vpi_call 2 110 "$display", "All tests completed." {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000021c028b79a0;
T_15 ;
    %vpi_call 2 117 "$dumpfile", "async_fifo_tb.vcd" {0 0 0};
    %vpi_call 2 118 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c028b79a0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../Verification/async_fifo_tb.v";
    "async_fifo.v";
    "fifomem.v";
    "checkEmpty.v";
    "sync_2flops.v";
    "checkFull.v";
