{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1643929145749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643929145867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCIe_DDR3 5CGTFD9D5F27C7 " "Selected device 5CGTFD9D5F27C7 for design \"PCIe_DDR3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643929146459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643929146493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643929146493 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1643929146617 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_c222:auto_generated\|ram_block1a4 " "Atom \"top:u0\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_c222:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1643929146697 "|PCIe_DDR3|top:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_c222:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1643929146697 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1643929148073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643929154616 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643929157062 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643929174083 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[0\] PCIE_TX_p\[0\](n) " "differential I/O pin \"PCIE_TX_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[0\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235334 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[1\] PCIE_TX_p\[1\](n) " "differential I/O pin \"PCIE_TX_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[1\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235336 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[2\] PCIE_TX_p\[2\](n) " "differential I/O pin \"PCIE_TX_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[2\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235338 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_p\[3\] PCIE_TX_p\[3\](n) " "differential I/O pin \"PCIE_TX_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_p\[3\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235340 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_p PCIE_REFCLK_p(n) " "differential I/O pin \"PCIE_REFCLK_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_REFCLK_p(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_p } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_p" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235342 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[0\] PCIE_RX_p\[0\](n) " "differential I/O pin \"PCIE_RX_p\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[0\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235343 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[1\] PCIE_RX_p\[1\](n) " "differential I/O pin \"PCIE_RX_p\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[1\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235344 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[2\] PCIE_RX_p\[2\](n) " "differential I/O pin \"PCIE_RX_p\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[2\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235345 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_p\[3\] PCIE_RX_p\[3\](n) " "differential I/O pin \"PCIE_RX_p\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_p\[3\](n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 235346 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643929174252 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1643929174252 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1643929177478 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643929183495 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (5 global, 2 dual-regional) " "Promoted 7 clocks (5 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 26205 global CLKCTRL_G9 " "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|coreclkout~CLKENA0 with 26205 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643929184280 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1237 dual-regional CLKCTRL_R37 and CLKCTRL_R23 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1237 fanout uses dual-regional clock CLKCTRL_R37 and CLKCTRL_R23" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 121 58 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (121, 58)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_MERGED_CELL" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1643929184280 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 277 dual-regional CLKCTRL_R34 and CLKCTRL_R22 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R22" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 121 58 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (121, 58)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_MERGED_CELL" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1643929184280 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 14349 global CLKCTRL_G6 " "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 14349 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G5 " "top:u0\|top_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G8 " "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 4 global CLKCTRL_G2 " "PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 with 4 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184280 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1643929184280 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "7 s (7 global) " "Automatically promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 9060 global CLKCTRL_G3 " "top:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 9060 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B3B~inputCLKENA0 981 global CLKCTRL_G4 " "CLOCK_50_B3B~inputCLKENA0 with 981 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip\|app_rstn~CLKENA0 3439 global CLKCTRL_G0 " "top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcierd_hip_rs:rs_hip\|app_rstn~CLKENA0 with 3439 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst~CLKENA0 3191 global CLKCTRL_G1 " "top:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst~CLKENA0 with 3191 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0 401 global CLKCTRL_G12 " "CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0 with 401 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B6A~inputCLKENA0 44 global CLKCTRL_G10 " "CLOCK_50_B6A~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 16 global CLKCTRL_G11 " "CLOCK_50_B5B~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1643929184281 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver CAMERA1_MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CAMERA1_MIPI_PIXEL_CLK PIN_A7 " "Refclk input I/O pad CAMERA1_MIPI_PIXEL_CLK is placed onto PIN_A7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1643929184281 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1643929184281 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643929184285 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1643929191269 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0go1 " "Entity dcfifo_0go1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643929191375 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1643929191375 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIE_DDR3.SDC " "Reading SDC File: 'PCIE_DDR3.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929192281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 21 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK port " "Ignored filter at PCIe_DDR3.sdc(21): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192283 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 22 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C port " "Ignored filter at PCIe_DDR3.sdc(22): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192284 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 23 u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 port " "Ignored filter at PCIe_DDR3.sdc(23): u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIe_DDR3.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at PCIe_DDR3.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock  -period 10.000 \[get_ports \{u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1\}\]  " "create_clock  -period 10.000 \[get_ports \{u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1\}\] " {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192284 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1643929192285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 68 Argument -group with value \[get_clocks \{CLOCK_50_B3B\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(68): Argument -group with value \[get_clocks \{CLOCK_50_B3B\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B3B\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B3B\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192285 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 69 Argument -group with value \[get_clocks \{CLOCK_50_B4A\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(69): Argument -group with value \[get_clocks \{CLOCK_50_B4A\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B4A\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B4A\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192285 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 70 Argument -group with value \[get_clocks \{CLOCK_50_B5B\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(70): Argument -group with value \[get_clocks \{CLOCK_50_B5B\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B5B\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B5B\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192286 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 71 Argument -group with value \[get_clocks \{CLOCK_50_B6A\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(71): Argument -group with value \[get_clocks \{CLOCK_50_B6A\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B6A\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{CLOCK_50_B6A\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192286 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 72 Argument -group with value \[get_clocks \{PCIE_REFCLK_p\}\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at PCIe_DDR3.sdc(72): Argument -group with value \[get_clocks \{PCIE_REFCLK_p\}\] could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \{\[get_clocks \{PCIE_REFCLK_p\}\]\} " "set_clock_groups -asynchronous -group \{\[get_clocks \{PCIE_REFCLK_p\}\]\}" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192286 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 74 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(74): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 75 MIPI_PIXEL_CLK clock " "Ignored filter at PCIe_DDR3.sdc(75): MIPI_PIXEL_CLK could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 74 Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(74): Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192287 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 74 Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(74): Argument -group with value \[get_clocks \{MIPI_PIXEL_CLK\}\] contains zero elements" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 77 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK clock " "Ignored filter at PCIe_DDR3.sdc(77): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 77 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at PCIe_DDR3.sdc(77): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192287 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 77 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 80 u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C clock " "Ignored filter at PCIe_DDR3.sdc(80): u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 80 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at PCIe_DDR3.sdc(80): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C\}\] \\\n                                -group \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192288 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 83 Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(83): Argument -group with value \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK\}\] \\\n                                -group \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192288 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups PCIe_DDR3.sdc 83 Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_groups at PCIe_DDR3.sdc(83): Argument -group with value \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 94 *arriav_hd_altpe2_hip_top\|coreclkout clock " "Ignored filter at PCIe_DDR3.sdc(94): *arriav_hd_altpe2_hip_top\|coreclkout could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 94 u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(94): u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192289 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(94): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 95 *rs_hip\|app_rstn port " "Ignored filter at PCIe_DDR3.sdc(95): *rs_hip\|app_rstn could not be matched with a port" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{*rs_hip\|app_rstn\}\] " "set_false_path -from \[get_ports \{*rs_hip\|app_rstn\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192290 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 96 u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(96): u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192290 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(96): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 97 u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(97): u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192291 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(97): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 98 u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at PCIe_DDR3.sdc(98): u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{*arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192291 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(98): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192292 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(101): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CLOCK_50_B5B\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CLOCK_50_B5B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192292 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 103 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CAMERA1_MIPI_PIXEL_CLK\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{CAMERA1_MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192292 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "set_false_path -from \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -to \[get_clocks \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192292 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(104): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 105 u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout clock " "Ignored filter at PCIe_DDR3.sdc(105): u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 105 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] " "set_false_path -from \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\] -to \[get_clocks \{u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192293 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(105): Argument <to> is an empty collection" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIe_DDR3.sdc 107 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk clock " "Ignored filter at PCIe_DDR3.sdc(107): u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk could not be matched with a clock" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIe_DDR3.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at PCIe_DDR3.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk\}\] -to \[get_clocks \{CLOCK_50_B3B\}\] " "set_false_path -from \[get_clocks \{u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk\}\] -to \[get_clocks \{CLOCK_50_B3B\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929192293 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/PCIe_DDR3.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929192293 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929192305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929192556 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929192569 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193389 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 22 *stratixv_hssi_gen3_pcie_hip\|testinhip\[*\] pin " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(22): *stratixv_hssi_gen3_pcie_hip\|testinhip\[*\] could not be matched with a pin" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929193425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_pipen1b.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testinhip\[*\]\}\] " "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testinhip\[*\]\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929193425 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929193425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 23 *stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\] pin " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(23): *stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\] could not be matched with a pin" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929193451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_pipen1b.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\]\}\] " "set_false_path -from \[ get_pins -compatibility \{*stratixv_hssi_gen3_pcie_hip\|testin1hip\[*\]\}\]" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929193452 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929193452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929193457 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193461 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193564 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643929193626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643929193626 ""}  } { { "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643929193626 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193652 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929193673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1643929193682 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/quoch/onedrive/documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/db/ip/top/submodules/top_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643929195385 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Node: top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1 " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by top:u0\|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\|av_st_dout_startofpacket_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643929195665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643929195665 "|PCIe_DDR3|top:u0|top_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_startofpacket_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~15 top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~15 is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643929195665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643929195665 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by top:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643929195665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643929195665 "|PCIe_DDR3|top:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: top:u0\|altpcie_256_hip_avmm_hwtcl:pcie_256_dma\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643929195735 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1643929195735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643929197320 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1643929197320 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.400" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: u0\|pcie_256_dma\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1643929197412 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1643929197412 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Setup clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1643929197413 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1643929197413 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643929197417 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 32 clocks " "Found 32 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 alt_cal_av_edge_detect_clk " "  10.000 alt_cal_av_edge_detect_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 CAMERA1_MIPI_PIXEL_CLK " "  40.000 CAMERA1_MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 CAMERA1_MIPI_PIXEL_CLK_ext " "  40.000 CAMERA1_MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B3B " "  20.000 CLOCK_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B4A " "  20.000 CLOCK_50_B4A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500    DDR3_CK_n " "   2.500    DDR3_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500    DDR3_CK_p " "   2.500    DDR3_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[0\]_OUT " "   2.500 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[1\]_OUT " "   2.500 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[2\]_OUT " "   2.500 DDR3_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_n\[3\]_OUT " "   2.500 DDR3_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[0\]_IN " "   2.500 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[0\]_OUT " "   2.500 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[1\]_IN " "   2.500 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[1\]_OUT " "   2.500 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[2\]_IN " "   2.500 DDR3_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[2\]_OUT " "   2.500 DDR3_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[3\]_IN " "   2.500 DDR3_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DDR3_DQS_p\[3\]_OUT " "   2.500 DDR3_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_p " "  10.000 PCIE_REFCLK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sv_reconfig_pma_testbus_clk_0 " "  20.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " "  15.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  45.000 u0\|mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   2.500 u0\|mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock " "   2.500 u0\|mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643929197417 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643929197417 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643929199950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643929199955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643929199971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643929200069 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643929200338 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1643929200339 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1643929200339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643929200340 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643929200534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643929200538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643929200634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643929209935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "140 Block RAM " "Packed 140 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643929210038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 DSP block " "Packed 288 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643929210038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643929210038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643929210038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643929210038 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "197 " "Created 197 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1643929210038 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643929210038 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1643929212827 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643929224788 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643929232555 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643929232615 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643929234232 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643929234233 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643929241956 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1643929242010 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1643929243566 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:42 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:42" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1643929255047 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643929255636 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643929257639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643929257755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643929258062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643929258063 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643929258157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643929270583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643929270681 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643929270681 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:00 " "Fitter preparation operations ending: elapsed time is 00:02:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643929273674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643929281487 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1643929297888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:00 " "Fitter placement preparation operations ending: elapsed time is 00:02:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643929402722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643929493732 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643929618546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:06 " "Fitter placement operations ending: elapsed time is 00:02:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643929618546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643929637100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X36_Y34 X47_Y45 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X36_Y34 to location X47_Y45" {  } { { "loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X36_Y34 to location X47_Y45"} { { 12 { 0 ""} 36 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643929765605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643929765605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:06 " "Fitter routing operations ending: elapsed time is 00:03:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643929831600 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 148.72 " "Total time spent on timing analysis during the Fitter is 148.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643929878379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643929879322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643929896301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643929896334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643929912168 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:36 " "Fitter post-fit operations ending: elapsed time is 00:01:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643929974872 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643929977396 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_PERST_n a permanently disabled " "Pin PCIE_PERST_n has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_PERST_n } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_PERST_n" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[0\] a permanently disabled " "Pin ARD_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[1\] a permanently disabled " "Pin ARD_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[2\] a permanently disabled " "Pin ARD_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[3\] a permanently disabled " "Pin ARD_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[4\] a permanently disabled " "Pin ARD_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[4\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[5\] a permanently disabled " "Pin ARD_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[5\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[6\] a permanently disabled " "Pin ARD_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[6\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[7\] a permanently disabled " "Pin ARD_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[7\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[8\] a permanently disabled " "Pin ARD_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[8\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[9\] a permanently disabled " "Pin ARD_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[9\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[10\] a permanently disabled " "Pin ARD_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[10\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[11\] a permanently disabled " "Pin ARD_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[11\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[12\] a permanently disabled " "Pin ARD_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[12\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[13\] a permanently disabled " "Pin ARD_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[13\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[14\] a permanently disabled " "Pin ARD_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[14\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[15\] a permanently disabled " "Pin ARD_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ARD_IO[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[15\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_SMBCLK a permanently disabled " "Pin PCIE_SMBCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_SMBCLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_SMBCLK" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_SMBDAT a permanently disabled " "Pin PCIE_SMBDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_SMBDAT } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_SMBDAT" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PCIE_WAKE_n a permanently enabled " "Pin PCIE_WAKE_n has a permanently enabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PCIE_WAKE_n } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_WAKE_n" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1643929978198 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1643929978198 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[16] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[17] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[18] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[19] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[20] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[21] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[22] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[23] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[24] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[25] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[26] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[27] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[28] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[29] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[30] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQ[31] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_n[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: top:u0\|top_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|top_mem_if_ddr3_emif_0_p0:p0\|top_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|top_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|top_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DDR3_DQS_p[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } } { "pcie_ddr3.v" "" { Text "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/pcie_ddr3.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/" { { 0 { 0 ""} 0 1850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1643929978200 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1643929978200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.fit.smsg " "Generated suppressed messages file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/output_files/PCIe_DDR3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643929982147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 98 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "10313 " "Peak virtual memory: 10313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643930001264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 15:13:21 2022 " "Processing ended: Thu Feb 03 15:13:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643930001264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:18 " "Elapsed time: 00:14:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643930001264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:38:59 " "Total CPU time (on all processors): 00:38:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643930001264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643930001264 ""}
