
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Fri Mar  8 10:33:06 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Add.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srr"
Running: rev_3 in foreground

Running Add|rev_3

Running Flow: compile (Compile) on Add|rev_3
# Fri Mar  8 10:33:48 2024

Running Flow: compile_flow (Compile Process) on Add|rev_3
# Fri Mar  8 10:33:48 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on Add|rev_3
# Fri Mar  8 10:33:48 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/Sub_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srs

compiler completed
# Fri Mar  8 10:33:53 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on Add|rev_3
# Fri Mar  8 10:33:53 2024

multi_srs_gen completed
# Fri Mar  8 10:33:53 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/Sub_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srs
Complete: Compile Process on Add|rev_3

Running: premap (Premap) on Add|rev_3
# Fri Mar  8 10:33:53 2024

premap completed with warnings
# Fri Mar  8 10:33:55 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on Add|rev_3

Running Flow: map (Map) on Add|rev_3
# Fri Mar  8 10:33:55 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Add|rev_3
# Fri Mar  8 10:33:55 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/synwork/Sub_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:33:56 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Add|rev_3
Complete: Logic Synthesis on Add|rev_3
01WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/Add.prj|rev_3
INFO:  **** *_synplify.sdc verification mode  *****
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/backup/Sub.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srr"
Running: timing in foreground

running timing analysis on /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/Sub.srd

Running: timing (Timing Analysis) on Add|rev_3
# Fri Mar  8 10:34:01 2024

timing completed with warnings
# Fri Mar  8 10:34:01 2024

Return Code: 1
Run Time:00h:00m:00s
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
 
INFO:  Exiting after *.itd file creation, correlation check not run. 
 
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/sdc_verif_slack_match.xml0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_3/sdc_verif_slack_match.xmlOpening object source file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FM_Top.sv
exit status=0
License checkin: synplifypremierdp
