{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588778364025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588778364025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  6 12:19:23 2020 " "Processing started: Wed May  6 12:19:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588778364025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588778364025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/icaro/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim moore_abc moore_abc " "Command: quartus_sh -t /home/icaro/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim moore_abc moore_abc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588778364025 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim moore_abc moore_abc " "Quartus(args): --rtl_sim moore_abc moore_abc" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1588778364025 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1588778364082 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1588778364123 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1588778364123 ""}
{ "Warning" "0" "" "Warning: File moore_abc_run_msim_rtl_vhdl.do already exists - backing up current file as moore_abc_run_msim_rtl_vhdl.do.bak2" {  } {  } 0 0 "Warning: File moore_abc_run_msim_rtl_vhdl.do already exists - backing up current file as moore_abc_run_msim_rtl_vhdl.do.bak2" 0 0 "Quartus II" 0 0 1588778364141 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/icaro/git_repo/quaruts_projects/trabalho1/moore_abc/simulation/modelsim/moore_abc_run_msim_rtl_vhdl.do" {  } { { "/home/icaro/git_repo/quaruts_projects/trabalho1/moore_abc/simulation/modelsim/moore_abc_run_msim_rtl_vhdl.do" "0" { Text "/home/icaro/git_repo/quaruts_projects/trabalho1/moore_abc/simulation/modelsim/moore_abc_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/icaro/git_repo/quaruts_projects/trabalho1/moore_abc/simulation/modelsim/moore_abc_run_msim_rtl_vhdl.do" 0 0 "Quartus II" 0 0 1588778364145 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1588778364145 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1588778364146 ""}
