Loading plugins phase: Elapsed time ==> 0s.134ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -d CY8C4247AZI-M485 -s C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.575ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.032ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CAN_BUS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -dcpsoc3 CAN_BUS.v -verilog
======================================================================

======================================================================
Compiling:  CAN_BUS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -dcpsoc3 CAN_BUS.v -verilog
======================================================================

======================================================================
Compiling:  CAN_BUS.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -dcpsoc3 -verilog CAN_BUS.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 27 16:48:30 2023


======================================================================
Compiling:  CAN_BUS.v
Program  :   vpp
Options  :    -yv2 -q10 CAN_BUS.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 27 16:48:30 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CAN_BUS.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  CAN_BUS.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -dcpsoc3 -verilog CAN_BUS.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 27 16:48:31 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\codegentemp\CAN_BUS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\codegentemp\CAN_BUS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CAN_BUS.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -dcpsoc3 -verilog CAN_BUS.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 27 16:48:31 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\codegentemp\CAN_BUS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\codegentemp\CAN_BUS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN:Net_15\
	\CAN:Net_13\
	Net_459
	Net_460
	Net_461
	Net_462
	Net_463
	Net_464
	Net_465
	Net_468
	Net_469
	Net_470
	Net_471
	Net_472
	Net_473
	Net_474
	\FreqDiv:MODULE_1:b_31\
	\FreqDiv:MODULE_1:b_30\
	\FreqDiv:MODULE_1:b_29\
	\FreqDiv:MODULE_1:b_28\
	\FreqDiv:MODULE_1:b_27\
	\FreqDiv:MODULE_1:b_26\
	\FreqDiv:MODULE_1:b_25\
	\FreqDiv:MODULE_1:b_24\
	\FreqDiv:MODULE_1:b_23\
	\FreqDiv:MODULE_1:b_22\
	\FreqDiv:MODULE_1:b_21\
	\FreqDiv:MODULE_1:b_20\
	\FreqDiv:MODULE_1:b_19\
	\FreqDiv:MODULE_1:b_18\
	\FreqDiv:MODULE_1:b_17\
	\FreqDiv:MODULE_1:b_16\
	\FreqDiv:MODULE_1:b_15\
	\FreqDiv:MODULE_1:b_14\
	\FreqDiv:MODULE_1:b_13\
	\FreqDiv:MODULE_1:b_12\
	\FreqDiv:MODULE_1:b_11\
	\FreqDiv:MODULE_1:b_10\
	\FreqDiv:MODULE_1:b_9\
	\FreqDiv:MODULE_1:b_8\
	\FreqDiv:MODULE_1:b_7\
	\FreqDiv:MODULE_1:b_6\
	\FreqDiv:MODULE_1:b_5\
	\FreqDiv:MODULE_1:b_4\
	\FreqDiv:MODULE_1:b_3\
	\FreqDiv:MODULE_1:b_2\
	\FreqDiv:MODULE_1:b_1\
	\FreqDiv:MODULE_1:b_0\
	\FreqDiv:MODULE_1:g2:a0:a_31\
	\FreqDiv:MODULE_1:g2:a0:a_30\
	\FreqDiv:MODULE_1:g2:a0:a_29\
	\FreqDiv:MODULE_1:g2:a0:a_28\
	\FreqDiv:MODULE_1:g2:a0:a_27\
	\FreqDiv:MODULE_1:g2:a0:a_26\
	\FreqDiv:MODULE_1:g2:a0:a_25\
	\FreqDiv:MODULE_1:g2:a0:a_24\
	\FreqDiv:MODULE_1:g2:a0:b_31\
	\FreqDiv:MODULE_1:g2:a0:b_30\
	\FreqDiv:MODULE_1:g2:a0:b_29\
	\FreqDiv:MODULE_1:g2:a0:b_28\
	\FreqDiv:MODULE_1:g2:a0:b_27\
	\FreqDiv:MODULE_1:g2:a0:b_26\
	\FreqDiv:MODULE_1:g2:a0:b_25\
	\FreqDiv:MODULE_1:g2:a0:b_24\
	\FreqDiv:MODULE_1:g2:a0:b_23\
	\FreqDiv:MODULE_1:g2:a0:b_22\
	\FreqDiv:MODULE_1:g2:a0:b_21\
	\FreqDiv:MODULE_1:g2:a0:b_20\
	\FreqDiv:MODULE_1:g2:a0:b_19\
	\FreqDiv:MODULE_1:g2:a0:b_18\
	\FreqDiv:MODULE_1:g2:a0:b_17\
	\FreqDiv:MODULE_1:g2:a0:b_16\
	\FreqDiv:MODULE_1:g2:a0:b_15\
	\FreqDiv:MODULE_1:g2:a0:b_14\
	\FreqDiv:MODULE_1:g2:a0:b_13\
	\FreqDiv:MODULE_1:g2:a0:b_12\
	\FreqDiv:MODULE_1:g2:a0:b_11\
	\FreqDiv:MODULE_1:g2:a0:b_10\
	\FreqDiv:MODULE_1:g2:a0:b_9\
	\FreqDiv:MODULE_1:g2:a0:b_8\
	\FreqDiv:MODULE_1:g2:a0:b_7\
	\FreqDiv:MODULE_1:g2:a0:b_6\
	\FreqDiv:MODULE_1:g2:a0:b_5\
	\FreqDiv:MODULE_1:g2:a0:b_4\
	\FreqDiv:MODULE_1:g2:a0:b_3\
	\FreqDiv:MODULE_1:g2:a0:b_2\
	\FreqDiv:MODULE_1:g2:a0:b_1\
	\FreqDiv:MODULE_1:g2:a0:b_0\
	\FreqDiv:MODULE_1:g2:a0:s_31\
	\FreqDiv:MODULE_1:g2:a0:s_30\
	\FreqDiv:MODULE_1:g2:a0:s_29\
	\FreqDiv:MODULE_1:g2:a0:s_28\
	\FreqDiv:MODULE_1:g2:a0:s_27\
	\FreqDiv:MODULE_1:g2:a0:s_26\
	\FreqDiv:MODULE_1:g2:a0:s_25\
	\FreqDiv:MODULE_1:g2:a0:s_24\
	\FreqDiv:MODULE_1:g2:a0:s_23\
	\FreqDiv:MODULE_1:g2:a0:s_22\
	\FreqDiv:MODULE_1:g2:a0:s_21\
	\FreqDiv:MODULE_1:g2:a0:s_20\
	\FreqDiv:MODULE_1:g2:a0:s_19\
	\FreqDiv:MODULE_1:g2:a0:s_18\
	\FreqDiv:MODULE_1:g2:a0:s_17\
	\FreqDiv:MODULE_1:g2:a0:s_16\
	\FreqDiv:MODULE_1:g2:a0:s_15\
	\FreqDiv:MODULE_1:g2:a0:s_14\
	\FreqDiv:MODULE_1:g2:a0:s_13\
	\FreqDiv:MODULE_1:g2:a0:s_12\
	\FreqDiv:MODULE_1:g2:a0:s_11\
	\FreqDiv:MODULE_1:g2:a0:s_10\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_430
	Net_431
	Net_432
	Net_434
	Net_435
	Net_436
	Net_437

    Synthesized names
	\FreqDiv:add_vi_vv_MODGEN_1_31\
	\FreqDiv:add_vi_vv_MODGEN_1_30\
	\FreqDiv:add_vi_vv_MODGEN_1_29\
	\FreqDiv:add_vi_vv_MODGEN_1_28\
	\FreqDiv:add_vi_vv_MODGEN_1_27\
	\FreqDiv:add_vi_vv_MODGEN_1_26\
	\FreqDiv:add_vi_vv_MODGEN_1_25\
	\FreqDiv:add_vi_vv_MODGEN_1_24\
	\FreqDiv:add_vi_vv_MODGEN_1_23\
	\FreqDiv:add_vi_vv_MODGEN_1_22\
	\FreqDiv:add_vi_vv_MODGEN_1_21\
	\FreqDiv:add_vi_vv_MODGEN_1_20\
	\FreqDiv:add_vi_vv_MODGEN_1_19\
	\FreqDiv:add_vi_vv_MODGEN_1_18\
	\FreqDiv:add_vi_vv_MODGEN_1_17\
	\FreqDiv:add_vi_vv_MODGEN_1_16\
	\FreqDiv:add_vi_vv_MODGEN_1_15\
	\FreqDiv:add_vi_vv_MODGEN_1_14\
	\FreqDiv:add_vi_vv_MODGEN_1_13\
	\FreqDiv:add_vi_vv_MODGEN_1_12\
	\FreqDiv:add_vi_vv_MODGEN_1_11\
	\FreqDiv:add_vi_vv_MODGEN_1_10\

Deleted 124 User equations/components.
Deleted 22 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RX_net_0
Aliasing tmpOE__TX_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RightBlinker_BTN_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__LeftBlinker_BTN_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__Hazard_BTN_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__HeadLights_BTN_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__Brake_SW_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__FrontLeftBlinker_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__FrontRightBlinker_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__HeadLights_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RearLeftBrake_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RearRightBrake_net_0 to tmpOE__RX_net_0
Aliasing tmpOE__RearCenterBrake_net_0 to tmpOE__RX_net_0
Aliasing \RightBlinkers:clk\ to zero
Aliasing \RightBlinkers:rst\ to zero
Aliasing \LeftBlinkers:clk\ to zero
Aliasing \LeftBlinkers:rst\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RX_net_0
Aliasing \Brakes:clk\ to zero
Aliasing \Brakes:rst\ to zero
Aliasing \FreqDiv:not_last_reset\\D\ to tmpOE__RX_net_0
Removing Lhs of wire one[6] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__TX_net_0[9] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RightBlinker_BTN_net_0[27] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__LeftBlinker_BTN_net_0[33] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__Hazard_BTN_net_0[39] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__HeadLights_BTN_net_0[45] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__Brake_SW_net_0[51] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__FrontLeftBlinker_net_0[57] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__FrontRightBlinker_net_0[63] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__HeadLights_net_0[70] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RearLeftBrake_net_0[76] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RearRightBrake_net_0[82] = tmpOE__RX_net_0[1]
Removing Lhs of wire tmpOE__RearCenterBrake_net_0[89] = tmpOE__RX_net_0[1]
Removing Rhs of wire Net_329[90] = \Brakes:control_out_0\[377]
Removing Rhs of wire Net_329[90] = \Brakes:control_0\[400]
Removing Rhs of wire Net_372[96] = \LeftBlinkers:control_out_0\[128]
Removing Rhs of wire Net_372[96] = \LeftBlinkers:control_0\[151]
Removing Lhs of wire \RightBlinkers:clk\[98] = zero[2]
Removing Lhs of wire \RightBlinkers:rst\[99] = zero[2]
Removing Rhs of wire Net_368[100] = \RightBlinkers:control_out_0\[101]
Removing Rhs of wire Net_368[100] = \RightBlinkers:control_0\[124]
Removing Lhs of wire \LeftBlinkers:clk\[126] = zero[2]
Removing Lhs of wire \LeftBlinkers:rst\[127] = zero[2]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_9\[166] = \FreqDiv:MODULE_1:g2:a0:s_9\[326]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_8\[167] = \FreqDiv:MODULE_1:g2:a0:s_8\[327]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_7\[168] = \FreqDiv:MODULE_1:g2:a0:s_7\[328]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_6\[169] = \FreqDiv:MODULE_1:g2:a0:s_6\[329]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_5\[170] = \FreqDiv:MODULE_1:g2:a0:s_5\[330]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_4\[171] = \FreqDiv:MODULE_1:g2:a0:s_4\[331]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_3\[172] = \FreqDiv:MODULE_1:g2:a0:s_3\[332]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_2\[173] = \FreqDiv:MODULE_1:g2:a0:s_2\[333]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_1\[174] = \FreqDiv:MODULE_1:g2:a0:s_1\[334]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_0\[175] = \FreqDiv:MODULE_1:g2:a0:s_0\[335]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_23\[216] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_22\[217] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_21\[218] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_20\[219] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_19\[220] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_18\[221] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_17\[222] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_16\[223] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_15\[224] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_14\[225] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_13\[226] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_12\[227] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_11\[228] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_10\[229] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_9\[230] = \FreqDiv:MODIN1_9\[231]
Removing Lhs of wire \FreqDiv:MODIN1_9\[231] = \FreqDiv:count_9\[156]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_8\[232] = \FreqDiv:MODIN1_8\[233]
Removing Lhs of wire \FreqDiv:MODIN1_8\[233] = \FreqDiv:count_8\[157]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_7\[234] = \FreqDiv:MODIN1_7\[235]
Removing Lhs of wire \FreqDiv:MODIN1_7\[235] = \FreqDiv:count_7\[158]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_6\[236] = \FreqDiv:MODIN1_6\[237]
Removing Lhs of wire \FreqDiv:MODIN1_6\[237] = \FreqDiv:count_6\[159]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_5\[238] = \FreqDiv:MODIN1_5\[239]
Removing Lhs of wire \FreqDiv:MODIN1_5\[239] = \FreqDiv:count_5\[160]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_4\[240] = \FreqDiv:MODIN1_4\[241]
Removing Lhs of wire \FreqDiv:MODIN1_4\[241] = \FreqDiv:count_4\[161]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_3\[242] = \FreqDiv:MODIN1_3\[243]
Removing Lhs of wire \FreqDiv:MODIN1_3\[243] = \FreqDiv:count_3\[162]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_2\[244] = \FreqDiv:MODIN1_2\[245]
Removing Lhs of wire \FreqDiv:MODIN1_2\[245] = \FreqDiv:count_2\[163]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_1\[246] = \FreqDiv:MODIN1_1\[247]
Removing Lhs of wire \FreqDiv:MODIN1_1\[247] = \FreqDiv:count_1\[164]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_0\[248] = \FreqDiv:MODIN1_0\[249]
Removing Lhs of wire \FreqDiv:MODIN1_0\[249] = \FreqDiv:count_0\[165]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[373] = tmpOE__RX_net_0[1]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[374] = tmpOE__RX_net_0[1]
Removing Lhs of wire \Brakes:clk\[375] = zero[2]
Removing Lhs of wire \Brakes:rst\[376] = zero[2]
Removing Lhs of wire \FreqDiv:not_last_reset\\D\[402] = tmpOE__RX_net_0[1]

------------------------------------------------------
Aliased 0 equations, 72 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RX_net_0' (cost = 0):
tmpOE__RX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_316' (cost = 1):
Net_316 <= ((Net_372 and Net_424));

Note:  Expanding virtual equation for 'Net_371' (cost = 0):
Net_371 <= (not Net_372);

Note:  Expanding virtual equation for 'Net_360' (cost = 1):
Net_360 <= ((Net_424 and Net_368));

Note:  Expanding virtual equation for 'Net_366' (cost = 0):
Net_366 <= (not Net_368);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\FreqDiv:count_8\ and \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_8\' (cost = 20):
\FreqDiv:MODULE_1:g2:a0:s_8\ <= ((not \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv:count_8\)
	OR (not \FreqDiv:count_8\ and \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv:count_0\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv:count_0\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\FreqDiv:count_9\ and \FreqDiv:count_8\ and \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_369' (cost = 1):
Net_369 <= ((not Net_372 and Net_329));

Note:  Expanding virtual equation for 'Net_365' (cost = 1):
Net_365 <= ((not Net_368 and Net_329));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_9\' (cost = 30):
\FreqDiv:MODULE_1:g2:a0:s_9\ <= ((not \FreqDiv:count_8\ and \FreqDiv:count_9\)
	OR (not \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv:count_9\)
	OR (not \FreqDiv:count_9\ and \FreqDiv:count_8\ and \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_1\' (cost = 20):
\FreqDiv:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv:count_0\ and \FreqDiv:count_1\)
	OR (not \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_2\' (cost = 30):
\FreqDiv:MODULE_1:g2:a0:s_2\ <= ((not \FreqDiv:count_1\ and \FreqDiv:count_2\)
	OR (not \FreqDiv:count_0\ and \FreqDiv:count_2\)
	OR (not \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_3\' (cost = 40):
\FreqDiv:MODULE_1:g2:a0:s_3\ <= ((not \FreqDiv:count_2\ and \FreqDiv:count_3\)
	OR (not \FreqDiv:count_1\ and \FreqDiv:count_3\)
	OR (not \FreqDiv:count_0\ and \FreqDiv:count_3\)
	OR (not \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_4\' (cost = 50):
\FreqDiv:MODULE_1:g2:a0:s_4\ <= ((not \FreqDiv:count_3\ and \FreqDiv:count_4\)
	OR (not \FreqDiv:count_2\ and \FreqDiv:count_4\)
	OR (not \FreqDiv:count_1\ and \FreqDiv:count_4\)
	OR (not \FreqDiv:count_0\ and \FreqDiv:count_4\)
	OR (not \FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv:count_5\ and \FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_5\' (cost = 60):
\FreqDiv:MODULE_1:g2:a0:s_5\ <= ((not \FreqDiv:count_4\ and \FreqDiv:count_5\)
	OR (not \FreqDiv:count_3\ and \FreqDiv:count_5\)
	OR (not \FreqDiv:count_2\ and \FreqDiv:count_5\)
	OR (not \FreqDiv:count_1\ and \FreqDiv:count_5\)
	OR (not \FreqDiv:count_0\ and \FreqDiv:count_5\)
	OR (not \FreqDiv:count_5\ and \FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv:count_6\ and \FreqDiv:count_5\ and \FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_6\' (cost = 70):
\FreqDiv:MODULE_1:g2:a0:s_6\ <= ((not \FreqDiv:count_5\ and \FreqDiv:count_6\)
	OR (not \FreqDiv:count_4\ and \FreqDiv:count_6\)
	OR (not \FreqDiv:count_3\ and \FreqDiv:count_6\)
	OR (not \FreqDiv:count_2\ and \FreqDiv:count_6\)
	OR (not \FreqDiv:count_1\ and \FreqDiv:count_6\)
	OR (not \FreqDiv:count_0\ and \FreqDiv:count_6\)
	OR (not \FreqDiv:count_6\ and \FreqDiv:count_5\ and \FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_7\' (cost = 80):
\FreqDiv:MODULE_1:g2:a0:s_7\ <= ((not \FreqDiv:count_6\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_5\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_4\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_3\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_2\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_1\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_0\ and \FreqDiv:count_7\)
	OR (not \FreqDiv:count_7\ and \FreqDiv:count_6\ and \FreqDiv:count_5\ and \FreqDiv:count_4\ and \FreqDiv:count_3\ and \FreqDiv:count_2\ and \FreqDiv:count_1\ and \FreqDiv:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[344] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[354] = zero[2]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj" -dcpsoc3 CAN_BUS.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.427ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 27 April 2023 16:48:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jakob\Documents\School Work\2 - SIUE\2022-23 - Sophomore Year\Spring Semester\ECE 381\Final Lab\CAN BUS\CAN_BUS\CAN_BUS.cydsn\CAN_BUS.cyprj -d CY8C4247AZI-M485 CAN_BUS.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'CAN_HFCLK'. Fanout=0
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=12, Signal=Net_420_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_11 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_12 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RightBlinker_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RightBlinker_BTN(0)__PA ,
            pad => RightBlinker_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LeftBlinker_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LeftBlinker_BTN(0)__PA ,
            pad => LeftBlinker_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hazard_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hazard_BTN(0)__PA ,
            pad => Hazard_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HeadLights_BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HeadLights_BTN(0)__PA ,
            pad => HeadLights_BTN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Brake_SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Brake_SW(0)__PA ,
            pad => Brake_SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FrontLeftBlinker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FrontLeftBlinker(0)__PA ,
            pin_input => Net_316 ,
            pad => FrontLeftBlinker(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FrontRightBlinker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FrontRightBlinker(0)__PA ,
            pin_input => Net_360 ,
            pad => FrontRightBlinker(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HeadLights(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HeadLights(0)__PA ,
            pad => HeadLights(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RearLeftBrake(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RearLeftBrake(0)__PA ,
            pin_input => Net_318 ,
            pad => RearLeftBrake(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RearRightBrake(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RearRightBrake(0)__PA ,
            pin_input => Net_387 ,
            pad => RearRightBrake(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RearCenterBrake(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RearCenterBrake(0)__PA ,
            pin_input => Net_329 ,
            pad => RearCenterBrake(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_318, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329 * !Net_372
            + Net_372 * Net_424
        );
        Output = Net_318 (fanout=1)

    MacroCell: Name=Net_387, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329 * !Net_368
            + Net_424 * Net_368
        );
        Output = Net_387 (fanout=1)

    MacroCell: Name=Net_316, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_372 * Net_424
        );
        Output = Net_316 (fanout=1)

    MacroCell: Name=Net_360, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_424 * Net_368
        );
        Output = Net_360 (fanout=1)

    MacroCell: Name=\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:count_7\ * \FreqDiv:count_6\ * \FreqDiv:count_5\ * 
              \FreqDiv:count_4\ * \FreqDiv:count_3\ * \FreqDiv:count_2\ * 
              \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=Net_424, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_424 * !\FreqDiv:not_last_reset\
            + !Net_424 * \FreqDiv:count_9\ * \FreqDiv:count_8\ * 
              \FreqDiv:count_7\ * \FreqDiv:count_6\ * \FreqDiv:count_5\ * 
              !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * \FreqDiv:count_2\ * 
              \FreqDiv:count_1\ * \FreqDiv:count_0\
            + Net_424 * \FreqDiv:not_last_reset\ * !\FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * \FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              !\FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = Net_424 (fanout=5)

    MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=11)

    MacroCell: Name=\FreqDiv:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_8\ * 
              \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv:count_9\ (fanout=7)

    MacroCell: Name=\FreqDiv:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * 
              \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv:count_8\ (fanout=7)

    MacroCell: Name=\FreqDiv:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * \FreqDiv:count_4\ * \FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_7\ (fanout=8)

    MacroCell: Name=\FreqDiv:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_5\ * 
              \FreqDiv:count_4\ * \FreqDiv:count_3\ * \FreqDiv:count_2\ * 
              \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_6\ (fanout=8)

    MacroCell: Name=\FreqDiv:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_4\ * 
              \FreqDiv:count_3\ * \FreqDiv:count_2\ * \FreqDiv:count_1\ * 
              \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_5\ (fanout=8)

    MacroCell: Name=\FreqDiv:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_4\ (fanout=8)

    MacroCell: Name=\FreqDiv:count_3\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv:not_last_reset\
            + \FreqDiv:count_9\ * \FreqDiv:count_8\ * \FreqDiv:count_7\ * 
              \FreqDiv:count_6\ * \FreqDiv:count_5\ * !\FreqDiv:count_4\ * 
              !\FreqDiv:count_3\
            + !\FreqDiv:count_2\
            + !\FreqDiv:count_1\
            + !\FreqDiv:count_0\
        );
        Output = \FreqDiv:count_3\ (fanout=9)

    MacroCell: Name=\FreqDiv:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_1\ * 
              \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_2\ (fanout=9)

    MacroCell: Name=\FreqDiv:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_1\ (fanout=10)

    MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=11)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RightBlinkers:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RightBlinkers:control_7\ ,
            control_6 => \RightBlinkers:control_6\ ,
            control_5 => \RightBlinkers:control_5\ ,
            control_4 => \RightBlinkers:control_4\ ,
            control_3 => \RightBlinkers:control_3\ ,
            control_2 => \RightBlinkers:control_2\ ,
            control_1 => \RightBlinkers:control_1\ ,
            control_0 => Net_368 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LeftBlinkers:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LeftBlinkers:control_7\ ,
            control_6 => \LeftBlinkers:control_6\ ,
            control_5 => \LeftBlinkers:control_5\ ,
            control_4 => \LeftBlinkers:control_4\ ,
            control_3 => \LeftBlinkers:control_3\ ,
            control_2 => \LeftBlinkers:control_2\ ,
            control_1 => \LeftBlinkers:control_1\ ,
            control_0 => Net_372 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Brakes:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Brakes:control_7\ ,
            control_6 => \Brakes:control_6\ ,
            control_5 => \Brakes:control_5\ ,
            control_4 => \Brakes:control_4\ ,
            control_3 => \Brakes:control_3\ ,
            control_2 => \Brakes:control_2\ ,
            control_1 => \Brakes:control_1\ ,
            control_0 => Net_329 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   17 :   34 :   51 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    1 :    2 : 50.00 %
Serial Communication (SCB)    :    0 :    4 :    4 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :   15 :   32 : 53.13 %
  Unique P-terms              :   23 :   41 :   64 : 35.94 %
  Total P-terms               :   29 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    3 :    1 :    4 : 75.00 %
    Control Registers         :    3 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.076ms
Tech Mapping phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
RX(0)                               : [IOP=(6)][IoId=(1)]                
TX(0)                               : [IOP=(6)][IoId=(2)]                
RightBlinker_BTN(0)                 : [IOP=(1)][IoId=(1)]                
LeftBlinker_BTN(0)                  : [IOP=(1)][IoId=(3)]                
Hazard_BTN(0)                       : [IOP=(2)][IoId=(7)]                
HeadLights_BTN(0)                   : [IOP=(1)][IoId=(7)]                
Brake_SW(0)                         : [IOP=(1)][IoId=(2)]                
FrontLeftBlinker(0)                 : [IOP=(2)][IoId=(5)]                
FrontRightBlinker(0)                : [IOP=(1)][IoId=(0)]                
HeadLights(0)                       : [IOP=(2)][IoId=(1)]                
RearLeftBrake(0)                    : [IOP=(0)][IoId=(3)]                
RearRightBrake(0)                   : [IOP=(0)][IoId=(2)]                
RearCenterBrake(0)                  : [IOP=(2)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CAN:CanIP\                         : CAN_[FFB(CAN,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2757041s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.484ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008167 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.71
                   Pterms :            3.71
               Macrocells :            2.43
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.00 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_424, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_424 * !\FreqDiv:not_last_reset\
            + !Net_424 * \FreqDiv:count_9\ * \FreqDiv:count_8\ * 
              \FreqDiv:count_7\ * \FreqDiv:count_6\ * \FreqDiv:count_5\ * 
              !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * \FreqDiv:count_2\ * 
              \FreqDiv:count_1\ * \FreqDiv:count_0\
            + Net_424 * \FreqDiv:not_last_reset\ * !\FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * \FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              !\FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = Net_424 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv:count_4\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_4\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv:count_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_1\ * 
              \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv:count_6\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_5\ * 
              \FreqDiv:count_4\ * \FreqDiv:count_3\ * \FreqDiv:count_2\ * 
              \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_6\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv:count_7\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * \FreqDiv:count_4\ * \FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv:count_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv:not_last_reset\
            + \FreqDiv:count_9\ * \FreqDiv:count_8\ * \FreqDiv:count_7\ * 
              \FreqDiv:count_6\ * \FreqDiv:count_5\ * !\FreqDiv:count_4\ * 
              !\FreqDiv:count_3\
            + !\FreqDiv:count_2\
            + !\FreqDiv:count_1\
            + !\FreqDiv:count_0\
        );
        Output = \FreqDiv:count_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=11)
        Properties               : 
        {
        }
}

controlcell: Name =\Brakes:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Brakes:control_7\ ,
        control_6 => \Brakes:control_6\ ,
        control_5 => \Brakes:control_5\ ,
        control_4 => \Brakes:control_4\ ,
        control_3 => \Brakes:control_3\ ,
        control_2 => \Brakes:control_2\ ,
        control_1 => \Brakes:control_1\ ,
        control_0 => Net_329 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv:count_9\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_8\ * 
              \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv:count_9\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:count_7\ * \FreqDiv:count_6\ * \FreqDiv:count_5\ * 
              \FreqDiv:count_4\ * \FreqDiv:count_3\ * \FreqDiv:count_2\ * 
              \FreqDiv:count_1\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv:count_8\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * 
              \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv:count_5\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_9\ * 
              \FreqDiv:count_8\ * \FreqDiv:count_7\ * \FreqDiv:count_6\ * 
              \FreqDiv:count_5\ * !\FreqDiv:count_4\ * !\FreqDiv:count_3\ * 
              \FreqDiv:count_2\ * \FreqDiv:count_1\ * \FreqDiv:count_0\
            + \FreqDiv:not_last_reset\ * \FreqDiv:count_4\ * 
              \FreqDiv:count_3\ * \FreqDiv:count_2\ * \FreqDiv:count_1\ * 
              \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_5\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_316, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_372 * Net_424
        );
        Output = Net_316 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv:count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_420_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\ * \FreqDiv:count_0\
        );
        Output = \FreqDiv:count_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\LeftBlinkers:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LeftBlinkers:control_7\ ,
        control_6 => \LeftBlinkers:control_6\ ,
        control_5 => \LeftBlinkers:control_5\ ,
        control_4 => \LeftBlinkers:control_4\ ,
        control_3 => \LeftBlinkers:control_3\ ,
        control_2 => \LeftBlinkers:control_2\ ,
        control_1 => \LeftBlinkers:control_1\ ,
        control_0 => Net_372 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_360, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_424 * Net_368
        );
        Output = Net_360 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_387, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329 * !Net_368
            + Net_424 * Net_368
        );
        Output = Net_387 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_318, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_329 * !Net_372
            + Net_372 * Net_424
        );
        Output = Net_318 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\RightBlinkers:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RightBlinkers:control_7\ ,
        control_6 => \RightBlinkers:control_6\ ,
        control_5 => \RightBlinkers:control_5\ ,
        control_4 => \RightBlinkers:control_4\ ,
        control_3 => \RightBlinkers:control_3\ ,
        control_2 => \RightBlinkers:control_2\ ,
        control_1 => \RightBlinkers:control_1\ ,
        control_0 => Net_368 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(27)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = RearRightBrake(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RearRightBrake(0)__PA ,
        pin_input => Net_387 ,
        pad => RearRightBrake(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RearLeftBrake(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RearLeftBrake(0)__PA ,
        pin_input => Net_318 ,
        pad => RearLeftBrake(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = FrontRightBlinker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FrontRightBlinker(0)__PA ,
        pin_input => Net_360 ,
        pad => FrontRightBlinker(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RightBlinker_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RightBlinker_BTN(0)__PA ,
        pad => RightBlinker_BTN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Brake_SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Brake_SW(0)__PA ,
        pad => Brake_SW(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LeftBlinker_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LeftBlinker_BTN(0)__PA ,
        pad => LeftBlinker_BTN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HeadLights_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HeadLights_BTN(0)__PA ,
        pad => HeadLights_BTN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = HeadLights(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HeadLights(0)__PA ,
        pad => HeadLights(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RearCenterBrake(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RearCenterBrake(0)__PA ,
        pin_input => Net_329 ,
        pad => RearCenterBrake(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = FrontLeftBlinker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FrontLeftBlinker(0)__PA ,
        pin_input => Net_316 ,
        pad => FrontLeftBlinker(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Hazard_BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Hazard_BTN(0)__PA ,
        pad => Hazard_BTN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_11 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_12 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_2 ,
            interrupt => Net_1 );
        Properties:
        {
            cy_registers = ""
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_420_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+------------
   0 |   2 |     * |      NONE |         CMOS_OUT |    RearRightBrake(0) | In(Net_387)
     |   3 |     * |      NONE |         CMOS_OUT |     RearLeftBrake(0) | In(Net_318)
-----+-----+-------+-----------+------------------+----------------------+------------
   1 |   0 |     * |      NONE |         CMOS_OUT | FrontRightBlinker(0) | In(Net_360)
     |   1 |     * |      NONE |      RES_PULL_UP |  RightBlinker_BTN(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |          Brake_SW(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |   LeftBlinker_BTN(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |    HeadLights_BTN(0) | 
-----+-----+-------+-----------+------------------+----------------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |        HeadLights(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   RearCenterBrake(0) | In(Net_329)
     |   5 |     * |      NONE |         CMOS_OUT |  FrontLeftBlinker(0) | In(Net_316)
     |   7 |     * |      NONE |      RES_PULL_UP |        Hazard_BTN(0) | 
-----+-----+-------+-----------+------------------+----------------------+------------
   6 |   1 |     * |      NONE |     HI_Z_DIGITAL |                RX(0) | FB(Net_11)
     |   2 |     * |      NONE |         CMOS_OUT |                TX(0) | In(Net_12)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 0s.438ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "CAN_BUS_r.vh2" --pcf-path "CAN_BUS.pco" --des-name "CAN_BUS" --dsf-path "CAN_BUS.dsf" --sdc-path "CAN_BUS.sdc" --lib-path "CAN_BUS_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.626ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CAN_BUS_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.128ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.145ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.146ms
API generation phase: Elapsed time ==> 1s.329ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.000ms
