
*** Running vivado
    with args -log cpu_top.vds -m64 -mode batch -messageDb vivado.pb -source cpu_top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source cpu_top.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k160tffg676-2L
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/vivado/cpu/cpu.cache/wt [current_project]
# set_property parent.project_path E:/vivado/cpu/cpu.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   E:/vivado/cpu/cpu.srcs/sources_1/new/add.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/g_p.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cla4.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cla8.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cla16.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cla32.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/mux4x32.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/shift.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/addsub32.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/alu.v
#   E:/vivado/cpu/cpu.srcs/sources_1/new/cpu_top.v
# }
# read_xdc E:/vivado/cpu/cpu.srcs/constrs_1/new/cpu_top.xdc
# set_property used_in_implementation false [get_files E:/vivado/cpu/cpu.srcs/constrs_1/new/cpu_top.xdc]
# catch { write_hwdef -file cpu_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top cpu_top -part xc7k160tffg676-2L
Command: synth_design -top cpu_top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
WARNING: [Synth 8-2611] redeclaration of ansi port sh is not allowed [E:/vivado/cpu/cpu.srcs/sources_1/new/shift.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port r is not allowed [E:/vivado/cpu/cpu.srcs/sources_1/new/cpu_top.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [E:/vivado/cpu/cpu.srcs/sources_1/new/cpu_top.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 249.945 ; gain = 71.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_top' [E:/vivado/cpu/cpu.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [E:/vivado/cpu/cpu.srcs/sources_1/new/alu.v:25]
INFO: [Synth 8-638] synthesizing module 'addsub32' [E:/vivado/cpu/cpu.srcs/sources_1/new/addsub32.v:23]
INFO: [Synth 8-638] synthesizing module 'cla_32' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v:23]
INFO: [Synth 8-638] synthesizing module 'cla32' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla32.v:23]
INFO: [Synth 8-638] synthesizing module 'cla16' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla16.v:23]
INFO: [Synth 8-638] synthesizing module 'cla8' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla8.v:23]
INFO: [Synth 8-638] synthesizing module 'cla4' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla4.v:23]
INFO: [Synth 8-638] synthesizing module 'cla2' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v:23]
INFO: [Synth 8-638] synthesizing module 'add' [E:/vivado/cpu/cpu.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-638] synthesizing module 'g_p' [E:/vivado/cpu/cpu.srcs/sources_1/new/g_p.v:23]
INFO: [Synth 8-256] done synthesizing module 'g_p' (2#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/g_p.v:23]
WARNING: [Synth 8-3848] Net c_in in module/entity cla2 does not have driver. [E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v:34]
INFO: [Synth 8-256] done synthesizing module 'cla2' (3#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla4' (4#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cla4.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla8' (5#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cla8.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla16' (6#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cla16.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla32' (7#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cla32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (32) of module 'cla32' [E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v:31]
WARNING: [Synth 8-3848] Net c in module/entity cla_32 does not have driver. [E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v:31]
INFO: [Synth 8-256] done synthesizing module 'cla_32' (8#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v:23]
WARNING: [Synth 8-350] instance 'as32' of module 'cla_32' requires 5 connections, but only 4 given [E:/vivado/cpu/cpu.srcs/sources_1/new/addsub32.v:29]
INFO: [Synth 8-256] done synthesizing module 'addsub32' (9#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/addsub32.v:23]
INFO: [Synth 8-638] synthesizing module 'shift' [E:/vivado/cpu/cpu.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'shift' (10#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-638] synthesizing module 'mux4x32' [E:/vivado/cpu/cpu.srcs/sources_1/new/mux4x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux4x32' (11#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/mux4x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/alu.v:25]
INFO: [Synth 8-256] done synthesizing module 'cpu_top' (13#1) [E:/vivado/cpu/cpu.srcs/sources_1/new/cpu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 265.941 ; gain = 87.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin add0:c to constant 0 [E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v:34]
WARNING: [Synth 8-3295] tying undriven pin g_p0:c_in to constant 0 [E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v:36]
WARNING: [Synth 8-3295] tying undriven pin cla:b[0] to constant 0 [E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 265.941 ; gain = 87.559
---------------------------------------------------------------------------------
Loading clock regions from D:/实习软件/Vivado/Vivado/2014.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from D:/实习软件/Vivado/Vivado/2014.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from D:/实习软件/Vivado/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from D:/实习软件/Vivado/Vivado/2014.4/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from D:/实习软件/Vivado/Vivado/2014.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ffg676/Package.xml
Loading io standards from D:/实习软件/Vivado/Vivado/2014.4/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from D:/实习软件/Vivado/Vivado/2014.4/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/cpu/cpu.srcs/constrs_1/new/cpu_top.xdc]
Finished Parsing XDC File [E:/vivado/cpu/cpu.srcs/constrs_1/new/cpu_top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 600.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net c_in in module/entity cla2 does not have driver. [E:/vivado/cpu/cpu.srcs/sources_1/new/cla2.v:34]
WARNING: [Synth 8-3848] Net c in module/entity cla_32 does not have driver. [E:/vivado/cpu/cpu.srcs/sources_1/new/cla_32.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_top 
Detailed RTL Component Info : 
Module add 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module g_p 
Detailed RTL Component Info : 
Module cla2 
Detailed RTL Component Info : 
Module cla4 
Detailed RTL Component Info : 
Module cla8 
Detailed RTL Component Info : 
Module cla16 
Detailed RTL Component Info : 
Module cla32 
Detailed RTL Component Info : 
Module cla_32 
Detailed RTL Component Info : 
Module addsub32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design cpu_top has port r[31] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[30] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[29] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[28] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[27] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[26] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[25] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[24] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[23] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[22] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[21] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[20] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[19] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[18] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[17] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[16] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[15] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[14] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[13] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[12] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[11] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[10] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[9] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[8] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[7] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[6] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[5] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[4] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[3] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[2] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[1] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port r[0] driven by constant 0
WARNING: [Synth 8-3917] design cpu_top has port z driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 600.660 ; gain = 422.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 600.660 ; gain = 63.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 600.660 ; gain = 422.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 600.660 ; gain = 413.906
# write_checkpoint -noxdef cpu_top.dcp
# catch { report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 600.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 16:47:11 2017...
