<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › cp_intc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cp_intc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * TI Common Platform Interrupt Controller (cp_intc) driver</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Steve Chen &lt;schen@mvista.com&gt;</span>
<span class="cm"> * Copyright (C) 2008-2009, MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public License</span>
<span class="cm"> * version 2. This program is licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/cp_intc.h&gt;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">cp_intc_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">davinci_intc_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cp_intc_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">davinci_intc_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cp_intc_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">CP_INTC_SYS_STAT_IDX_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Disable interrupt */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cp_intc_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* XXX don&#39;t know why we need to disable nIRQ here... */</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">CP_INTC_HOST_ENABLE_IDX_CLR</span><span class="p">);</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">CP_INTC_SYS_ENABLE_IDX_CLR</span><span class="p">);</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">CP_INTC_HOST_ENABLE_IDX_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Enable interrupt */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cp_intc_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">CP_INTC_SYS_ENABLE_IDX_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cp_intc_set_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">reg</span>		<span class="o">=</span> <span class="n">BIT_WORD</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">mask</span>		<span class="o">=</span> <span class="n">BIT_MASK</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">polarity</span>	<span class="o">=</span> <span class="n">cp_intc_read</span><span class="p">(</span><span class="n">CP_INTC_SYS_POLARITY</span><span class="p">(</span><span class="n">reg</span><span class="p">));</span>
	<span class="kt">unsigned</span> <span class="n">type</span>		<span class="o">=</span> <span class="n">cp_intc_read</span><span class="p">(</span><span class="n">CP_INTC_SYS_TYPE</span><span class="p">(</span><span class="n">reg</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">polarity</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">polarity</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">polarity</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">polarity</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">polarity</span><span class="p">,</span> <span class="n">CP_INTC_SYS_POLARITY</span><span class="p">(</span><span class="n">reg</span><span class="p">));</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">type</span><span class="p">,</span> <span class="n">CP_INTC_SYS_TYPE</span><span class="p">(</span><span class="n">reg</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Faking this allows us to to work with suspend functions of</span>
<span class="cm"> * generic drivers which call {enable|disable}_irq_wake for</span>
<span class="cm"> * wake up interrupt sources (eg RTC on DA850).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cp_intc_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">cp_intc_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cp_intc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">cp_intc_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">cp_intc_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">cp_intc_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">cp_intc_set_irq_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>	<span class="o">=</span> <span class="n">cp_intc_set_wake</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">cp_intc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">num_irq</span>	<span class="o">=</span> <span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_irq_num</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">irq_prio</span>		<span class="o">=</span> <span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_irq_prios</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">host_map</span>		<span class="o">=</span> <span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_host_map</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_reg</span>	<span class="o">=</span> <span class="n">BITS_TO_LONGS</span><span class="p">(</span><span class="n">num_irq</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">davinci_intc_type</span> <span class="o">=</span> <span class="n">DAVINCI_INTC_TYPE_CP_INTC</span><span class="p">;</span>
	<span class="n">davinci_intc_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">davinci_soc_info</span><span class="p">.</span><span class="n">intc_base</span><span class="p">,</span> <span class="n">SZ_8K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">davinci_intc_base</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">CP_INTC_GLOBAL_ENABLE</span><span class="p">);</span>

	<span class="cm">/* Disable all host interrupts */</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">CP_INTC_HOST_ENABLE</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* Disable system interrupts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cp_intc_write</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">CP_INTC_SYS_ENABLE_CLR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* Set to normal mode, no nesting, no priority hold */</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">CP_INTC_CTRL</span><span class="p">);</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">CP_INTC_HOST_CTRL</span><span class="p">);</span>

	<span class="cm">/* Clear system interrupt status */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">cp_intc_write</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">CP_INTC_SYS_STAT_CLR</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* Enable nIRQ (what about nFIQ?) */</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">CP_INTC_HOST_ENABLE_IDX_SET</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Priority is determined by host channel: lower channel number has</span>
<span class="cm">	 * higher priority i.e. channel 0 has highest priority and channel 31</span>
<span class="cm">	 * had the lowest priority.</span>
<span class="cm">	 */</span>
	<span class="n">num_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">num_irq</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>	<span class="cm">/* 4 channels per register */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_prio</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">val</span> <span class="o">=</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">,</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="mi">8</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">num_irq</span><span class="p">)</span>
					<span class="n">val</span> <span class="o">|=</span> <span class="n">irq_prio</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">CP_INTC_CHAN_MAP</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>	<span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Default everything to channel 15 if priority not specified.</span>
<span class="cm">		 * Note that channel 0-1 are mapped to nFIQ and channels 2-31</span>
<span class="cm">		 * are mapped to nIRQ.</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_reg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">cp_intc_write</span><span class="p">(</span><span class="mh">0x0f0f0f0f</span><span class="p">,</span> <span class="n">CP_INTC_CHAN_MAP</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">host_map</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">host_map</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">cp_intc_write</span><span class="p">(</span><span class="n">host_map</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">CP_INTC_HOST_MAP</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="cm">/* Set up genirq dispatching for cp_intc */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_irq</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cp_intc_irq_chip</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_PROBE</span><span class="p">);</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable global interrupt */</span>
	<span class="n">cp_intc_write</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">CP_INTC_GLOBAL_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
