# After Instruction Selection:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Expand ISel Pseudo-instructions:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Tail Duplication:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Optimize machine instruction PHIs:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Merge disjoint stack slots:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Local Stack Slot Allocation:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Remove dead machine instructions:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Machine Loop Invariant Code Motion:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg2,%vreg1
	%vreg0<def> = COPY %vreg2; rGPR:%vreg0 GPRnopc:%vreg2
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; GPRnopc:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg0, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg0
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Machine Common Subexpression Elimination:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Machine code sinking:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Peephole Optimizations:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Remove dead machine instructions:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After ARM MLA / MLS expansion pass:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After ARM pre- register allocation load / store optimization pass:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After ARM A15 S->D optimizer:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Process Implicit Definitions:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3; rGPR:%vreg3
	%R1<def> = COPY %vreg5; rGPR:%vreg5
	%R2<def> = COPY %vreg4; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Live Variable Analysis:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0<kill>; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1<kill>, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3<kill>; rGPR:%vreg3
	%R1<def> = COPY %vreg5<kill>; rGPR:%vreg5
	%R2<def> = COPY %vreg4<kill>; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7<kill>; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function unsigned_condition.

# After Machine Natural Loop Construction:
# Machine code for function unsigned_condition: SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0<kill>; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1<kill>, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3<kill>; rGPR:%vreg3
	%R1<def> = COPY %vreg5<kill>; rGPR:%vreg5
	%R2<def> = COPY %vreg4<kill>; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7<kill>; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function unsigned_condition.

# After Eliminate PHI nodes for register allocation:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0<kill>; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1<kill>, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3<kill>; rGPR:%vreg3
	%R1<def> = COPY %vreg5<kill>; rGPR:%vreg5
	%R2<def> = COPY %vreg4<kill>; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7<kill>; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function unsigned_condition.

# After Two-Address instruction pass:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0 in %vreg1

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%vreg1<def> = COPY %R0<kill>; GPRnopc:%vreg1
	%vreg2<def> = t2SUBri %vreg1<kill>, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
	t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
	%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
	%vreg5<def> = t2MOVi16 951, pred:14, pred:%noreg; rGPR:%vreg5
	%R0<def> = COPY %vreg3<kill>; rGPR:%vreg3
	%R1<def> = COPY %vreg5<kill>; rGPR:%vreg5
	%R2<def> = COPY %vreg4<kill>; rGPR:%vreg4
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Predecessors according to CFG: BB#0
	%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg6<kill>, %vreg2<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
	%R0<def> = COPY %vreg7<kill>; GPR:%vreg7
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function unsigned_condition.

# After Simple Register Coalescing:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0 in %vreg1

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0
16B		%vreg1<def> = COPY %R0; GPRnopc:%vreg1
32B		%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
48B		t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
64B		t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
80B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

96B	BB#1: derived from LLVM BB %2
	    Predecessors according to CFG: BB#0
112B		ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
128B		%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
144B		%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
176B		%R0<def> = COPY %vreg3; rGPR:%vreg3
192B		%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
208B		%R2<def> = COPY %vreg4; rGPR:%vreg4
224B		tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use,kill>, %R2<imp-use,kill>, %SP<imp-def>, ...
240B		ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

256B	BB#2: derived from LLVM BB %switch.lookup
	    Predecessors according to CFG: BB#0
272B		%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
288B		%vreg7<def> = t2LDRs %vreg6, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
304B		%R0<def> = COPY %vreg7; GPR:%vreg7
320B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Machine Instruction Scheduler:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0 in %vreg1

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0
16B		%vreg1<def> = COPY %R0; GPRnopc:%vreg1
32B		%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
48B		t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
64B		t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
80B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

96B	BB#1: derived from LLVM BB %2
	    Predecessors according to CFG: BB#0
112B		ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
128B		%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
144B		%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
176B		%R0<def> = COPY %vreg3; rGPR:%vreg3
192B		%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
208B		%R2<def> = COPY %vreg4; rGPR:%vreg4
224B		tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use,kill>, %R2<imp-use,kill>, %SP<imp-def>, ...
240B		ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

256B	BB#2: derived from LLVM BB %switch.lookup
	    Predecessors according to CFG: BB#0
272B		%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
288B		%vreg7<def> = t2LDRs %vreg6, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
304B		%R0<def> = COPY %vreg7; GPR:%vreg7
320B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Greedy Register Allocator:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0 in %vreg1

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0
16B		%vreg1<def> = COPY %R0; GPRnopc:%vreg1
32B		%vreg2<def> = t2SUBri %vreg1, 102, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg2 GPRnopc:%vreg1
48B		t2CMPri %vreg2, 10, pred:14, pred:%noreg, %CPSR<imp-def>; rGPR:%vreg2
64B		t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
80B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

96B	BB#1: derived from LLVM BB %2
	    Predecessors according to CFG: BB#0
112B		ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
128B		%vreg3<def> = t2MOVi32imm <ga:@.str>; rGPR:%vreg3
144B		%vreg4<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>; rGPR:%vreg4
176B		%R0<def> = COPY %vreg3; rGPR:%vreg3
192B		%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
208B		%R2<def> = COPY %vreg4; rGPR:%vreg4
224B		tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
240B		ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

256B	BB#2: derived from LLVM BB %switch.lookup
	    Predecessors according to CFG: BB#0
272B		%vreg6<def> = t2MOVi32imm <ga:@switch.table.4>; rGPR:%vreg6
288B		%vreg7<def> = t2LDRs %vreg6, %vreg2, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep] GPR:%vreg7 rGPR:%vreg6,%vreg2
304B		%R0<def> = COPY %vreg7; GPR:%vreg7
320B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Virtual Register Rewriter:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0
32B		%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
48B		t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
64B		t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
80B		t2B <BB#1>, pred:14, pred:%noreg
	    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

96B	BB#1: derived from LLVM BB %2
	    Predecessors according to CFG: BB#0
112B		ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
128B		%R0<def> = t2MOVi32imm <ga:@.str>
144B		%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
192B		%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
224B		tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
240B		ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

256B	BB#2: derived from LLVM BB %switch.lookup
	    Live Ins: %R0
	    Predecessors according to CFG: BB#0
272B		%R1<def> = t2MOVi32imm <ga:@switch.table.4>
288B		%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
320B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Stack Slot Coloring:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Machine Loop Invariant Code Motion:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Shrink Wrapping analysis:
# Machine code for function unsigned_condition: Post SSA
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>, ...
	ADJCALLSTACKUP 0, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Prologue/Epilogue Insertion & Frame Finalization:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Machine Copy Propagation Pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Post-RA pseudo instruction expansion pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After ARM load / store optimization pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Execution dependency fix:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi32imm <ga:@.str>
	%R2<def> = t2MOVi32imm <ga:@__FUNCTION__.unsigned_condition>
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi32imm <ga:@switch.table.4>
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After ARM pseudo instruction expansion pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Thumb2 instruction size reduction pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Thumb IT blocks insertion pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Analyze Machine Code For Garbage Collection:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def> = t2SUBri %R0<kill>, 102, pred:14, pred:%noreg, opt:%noreg
	t2CMPri %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Thumb2 instruction size reduction pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Unpack machine instruction bundles:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After optimise barriers pass:
# Machine code for function unsigned_condition: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After ARM constant island placement and branch shortening pass:
# Machine code for function unsigned_condition: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Contiguously Lay Out Funclets:
# Machine code for function unsigned_condition: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After StackMap Liveness Analysis:
# Machine code for function unsigned_condition: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

# After Live DEBUG_VALUE analysis:
# Machine code for function unsigned_condition: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %LR %R7
	%R0<def,tied2>, %CPSR<def,dead> = tSUBi8 %R0<kill,tied0>, 102, pred:14, pred:%noreg
	tCMPi8 %R0, 10, pred:14, pred:%noreg, %CPSR<imp-def>
	t2Bcc <BB#2>, pred:3, pred:%CPSR<kill>
	t2B <BB#1>, pred:14, pred:%noreg
    Successors according to CFG: BB#2(0x7ffff800 / 0x80000000 = 100.00%) BB#1(0x00000800 / 0x80000000 = 0.00%)

BB#1: derived from LLVM BB %2
    Live Ins: %R7 %LR
    Predecessors according to CFG: BB#0
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R0<def> = t2MOVi16 <ga:@.str>[TF=1], pred:14, pred:%noreg
	%R0<def,tied1> = t2MOVTi16 %R0<tied0>, <ga:@.str>[TF=2], pred:14, pred:%noreg
	%R2<def> = t2MOVi16 <ga:@__FUNCTION__.unsigned_condition>[TF=1], pred:14, pred:%noreg
	%R2<def,tied1> = t2MOVTi16 %R2<tied0>, <ga:@__FUNCTION__.unsigned_condition>[TF=2], pred:14, pred:%noreg
	%R1<def> = t2MOVi16 951, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@fancy_abort>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %SP<imp-def>

BB#2: derived from LLVM BB %switch.lookup
    Live Ins: %R0 %LR %R7
    Predecessors according to CFG: BB#0
	%R1<def> = t2MOVi16 <ga:@switch.table.4>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@switch.table.4>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2LDRs %R1<kill>, %R0<kill>, 2, pred:14, pred:%noreg; mem:LD4[%switch.gep]
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function unsigned_condition.

