{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523779228357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523779228358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 16:00:28 2018 " "Processing started: Sun Apr 15 16:00:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523779228358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523779228358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523779228358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523779228967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_top_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_top_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_top_demo " "Found entity 1: ram_top_demo" {  } { { "RAM/ram_top_demo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/ram_top_demo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_control_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_control_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_control_demo " "Found entity 1: ram_control_demo" {  } { { "RAM/ram_control_demo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/ram_control_demo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contr_fifo_send_ram.v(47) " "Verilog HDL information at contr_fifo_send_ram.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523779229050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contr_fifo_send_ram.v(165) " "Verilog HDL information at contr_fifo_send_ram.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523779229050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ti TI contr_fifo_send_ram.v(19) " "Verilog HDL Declaration information at contr_fifo_send_ram.v(19): object \"ti\" differs only in case from object \"TI\" in the same scope" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523779229050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/contr_fifo_send_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/contr_fifo_send_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_fifo_send_ram " "Found entity 1: contr_fifo_send_ram" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/uart_top_tf.v 1 1 " "Found 1 design units, including 1 entities, in source file main/uart_top_tf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top_tf " "Found entity 1: uart_top_tf" {  } { { "main/uart_top_tf.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top_tf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contr_fifo_rec_ram.v(133) " "Verilog HDL information at contr_fifo_rec_ram.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523779229057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/contr_fifo_rec_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/contr_fifo_rec_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_fifo_rec_ram " "Found entity 1: contr_fifo_rec_ram" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/my_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/my_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/send.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/send.v" { { "Info" "ISGN_ENTITY_NAME" "1 send " "Found entity 1: send" {  } { { "UART/send.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/send.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rec.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 rec " "Found entity 1: rec" {  } { { "UART/rec.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/rec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file main/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file main/de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523779229355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115.v(225) " "Output port \"LEDG\" at DE2_115.v(225) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115.v(226) " "Output port \"LEDR\" at DE2_115.v(226) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115.v(238) " "Output port \"HEX0\" at DE2_115.v(238) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115.v(239) " "Output port \"HEX1\" at DE2_115.v(239) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115.v(240) " "Output port \"HEX2\" at DE2_115.v(240) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115.v(241) " "Output port \"HEX3\" at DE2_115.v(241) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115.v(242) " "Output port \"HEX4\" at DE2_115.v(242) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115.v(243) " "Output port \"HEX5\" at DE2_115.v(243) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115.v(244) " "Output port \"HEX6\" at DE2_115.v(244) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_115.v(245) " "Output port \"HEX7\" at DE2_115.v(245) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.v(274) " "Output port \"VGA_B\" at DE2_115.v(274) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229375 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.v(277) " "Output port \"VGA_G\" at DE2_115.v(277) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.v(279) " "Output port \"VGA_R\" at DE2_115.v(279) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.v(313) " "Output port \"ENET0_TX_DATA\" at DE2_115.v(313) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 313 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.v(332) " "Output port \"ENET1_TX_DATA\" at DE2_115.v(332) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.v(344) " "Output port \"OTG_ADDR\" at DE2_115.v(344) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N DE2_115.v(346) " "Output port \"OTG_DACK_N\" at DE2_115.v(346) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.v(360) " "Output port \"DRAM_ADDR\" at DE2_115.v(360) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.v(361) " "Output port \"DRAM_BA\" at DE2_115.v(361) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.v(367) " "Output port \"DRAM_DQM\" at DE2_115.v(367) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115.v(372) " "Output port \"SRAM_ADDR\" at DE2_115.v(372) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.v(381) " "Output port \"FL_ADDR\" at DE2_115.v(381) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DA DE2_115.v(404) " "Output port \"DAC_DA\" at DE2_115.v(404) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DB DE2_115.v(405) " "Output port \"DAC_DB\" at DE2_115.v(405) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.v(222) " "Output port \"SMA_CLKOUT\" at DE2_115.v(222) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.v(248) " "Output port \"LCD_BLON\" at DE2_115.v(248) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.v(250) " "Output port \"LCD_EN\" at DE2_115.v(250) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.v(251) " "Output port \"LCD_ON\" at DE2_115.v(251) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.v(252) " "Output port \"LCD_RS\" at DE2_115.v(252) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.v(253) " "Output port \"LCD_RW\" at DE2_115.v(253) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.v(256) " "Output port \"UART_CTS\" at DE2_115.v(256) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.v(268) " "Output port \"SD_CLK\" at DE2_115.v(268) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229376 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.v(275) " "Output port \"VGA_BLANK_N\" at DE2_115.v(275) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.v(276) " "Output port \"VGA_CLK\" at DE2_115.v(276) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.v(278) " "Output port \"VGA_HS\" at DE2_115.v(278) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.v(280) " "Output port \"VGA_SYNC_N\" at DE2_115.v(280) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.v(281) " "Output port \"VGA_VS\" at DE2_115.v(281) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.v(287) " "Output port \"AUD_DACDAT\" at DE2_115.v(287) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.v(289) " "Output port \"AUD_XCK\" at DE2_115.v(289) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.v(292) " "Output port \"EEP_I2C_SCLK\" at DE2_115.v(292) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.v(296) " "Output port \"I2C_SCLK\" at DE2_115.v(296) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.v(300) " "Output port \"ENET0_GTX_CLK\" at DE2_115.v(300) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.v(303) " "Output port \"ENET0_MDC\" at DE2_115.v(303) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.v(305) " "Output port \"ENET0_RST_N\" at DE2_115.v(305) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.v(314) " "Output port \"ENET0_TX_EN\" at DE2_115.v(314) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 314 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.v(315) " "Output port \"ENET0_TX_ER\" at DE2_115.v(315) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.v(319) " "Output port \"ENET1_GTX_CLK\" at DE2_115.v(319) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.v(322) " "Output port \"ENET1_MDC\" at DE2_115.v(322) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.v(324) " "Output port \"ENET1_RST_N\" at DE2_115.v(324) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.v(333) " "Output port \"ENET1_TX_EN\" at DE2_115.v(333) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.v(334) " "Output port \"ENET1_TX_ER\" at DE2_115.v(334) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.v(340) " "Output port \"TD_RESET_N\" at DE2_115.v(340) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.v(345) " "Output port \"OTG_CS_N\" at DE2_115.v(345) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.v(352) " "Output port \"OTG_RD_N\" at DE2_115.v(352) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.v(353) " "Output port \"OTG_RST_N\" at DE2_115.v(353) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229377 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N DE2_115.v(354) " "Output port \"OTG_WE_N\" at DE2_115.v(354) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.v(362) " "Output port \"DRAM_CAS_N\" at DE2_115.v(362) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.v(363) " "Output port \"DRAM_CKE\" at DE2_115.v(363) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.v(364) " "Output port \"DRAM_CLK\" at DE2_115.v(364) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.v(365) " "Output port \"DRAM_CS_N\" at DE2_115.v(365) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.v(368) " "Output port \"DRAM_RAS_N\" at DE2_115.v(368) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 368 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.v(369) " "Output port \"DRAM_WE_N\" at DE2_115.v(369) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115.v(373) " "Output port \"SRAM_CE_N\" at DE2_115.v(373) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115.v(375) " "Output port \"SRAM_LB_N\" at DE2_115.v(375) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229378 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115.v(376) " "Output port \"SRAM_OE_N\" at DE2_115.v(376) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115.v(377) " "Output port \"SRAM_UB_N\" at DE2_115.v(377) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115.v(378) " "Output port \"SRAM_WE_N\" at DE2_115.v(378) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.v(382) " "Output port \"FL_CE_N\" at DE2_115.v(382) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.v(384) " "Output port \"FL_OE_N\" at DE2_115.v(384) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.v(385) " "Output port \"FL_RST_N\" at DE2_115.v(385) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.v(387) " "Output port \"FL_WE_N\" at DE2_115.v(387) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 387 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.v(388) " "Output port \"FL_WP_N\" at DE2_115.v(388) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 388 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CLK_A DE2_115.v(394) " "Output port \"ADC_CLK_A\" at DE2_115.v(394) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CLK_B DE2_115.v(395) " "Output port \"ADC_CLK_B\" at DE2_115.v(395) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_OEB_A DE2_115.v(398) " "Output port \"ADC_OEB_A\" at DE2_115.v(398) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_OEB_B DE2_115.v(399) " "Output port \"ADC_OEB_B\" at DE2_115.v(399) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_A DE2_115.v(402) " "Output port \"DAC_CLK_A\" at DE2_115.v(402) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_B DE2_115.v(403) " "Output port \"DAC_CLK_B\" at DE2_115.v(403) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_MODE DE2_115.v(406) " "Output port \"DAC_MODE\" at DE2_115.v(406) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_A DE2_115.v(407) " "Output port \"DAC_WRT_A\" at DE2_115.v(407) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_B DE2_115.v(408) " "Output port \"DAC_WRT_B\" at DE2_115.v(408) has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779229379 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top\"" {  } { { "main/DE2_115.v" "uart_top" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec uart_top:uart_top\|rec:uartrec " "Elaborating entity \"rec\" for hierarchy \"uart_top:uart_top\|rec:uartrec\"" {  } { { "main/uart_top.v" "uartrec" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RI rec.v(9) " "Verilog HDL or VHDL warning at rec.v(9): object \"RI\" assigned a value but never read" {  } { { "UART/rec.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/rec.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523779229385 "|DE2_115|uart_top:uart_top|rec:uartrec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo uart_top:uart_top\|my_fifo:rec_fifo " "Elaborating entity \"my_fifo\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\"" {  } { { "main/uart_top.v" "rec_fifo" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\"" {  } { { "FIFO/my_fifo.v" "dcfifo_component" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\"" {  } { { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229497 ""}  } { { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523779229497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lvg1 " "Found entity 1: dcfifo_lvg1" {  } { { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lvg1 uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated " "Elaborating entity \"dcfifo_lvg1\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_lvg1.tdf" "rdptr_g1p" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_lvg1.tdf" "wrptr_g1p" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2t01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2t01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2t01 " "Found entity 1: altsyncram_2t01" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2t01 uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram " "Elaborating entity \"altsyncram_2t01\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\"" {  } { { "db/dcfifo_lvg1.tdf" "fifo_ram" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_v5d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_v5d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_v5d " "Found entity 1: alt_synch_pipe_v5d" {  } { { "db/alt_synch_pipe_v5d.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_v5d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_v5d uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_v5d\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\"" {  } { { "db/dcfifo_lvg1.tdf" "rs_dgwp" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_v5d.tdf" "dffpipe12" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_v5d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_06d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_06d " "Found entity 1: alt_synch_pipe_06d" {  } { { "db/alt_synch_pipe_06d.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_06d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_06d uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_06d\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\"" {  } { { "db/dcfifo_lvg1.tdf" "ws_dgrp" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\|dffpipe_vu8:dffpipe15 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\|dffpipe_vu8:dffpipe15\"" {  } { { "db/alt_synch_pipe_06d.tdf" "dffpipe15" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_06d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779229918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779229918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lvg1.tdf" "rdempty_eq_comp" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram uart_top:uart_top\|my_ram:my_ram_rec " "Elaborating entity \"my_ram\" for hierarchy \"uart_top:uart_top\|my_ram:my_ram_rec\"" {  } { { "main/uart_top.v" "my_ram_rec" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\"" {  } { { "RAM/my_ram.v" "altsyncram_component" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\"" {  } { { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component " "Instantiated megafunction \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779229979 ""}  } { { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523779229979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75g1 " "Found entity 1: altsyncram_75g1" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779230051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779230051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75g1 uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated " "Elaborating entity \"altsyncram_75g1\" for hierarchy \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779230052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contr_fifo_rec_ram uart_top:uart_top\|contr_fifo_rec_ram:contr_fifo_rec_ram " "Elaborating entity \"contr_fifo_rec_ram\" for hierarchy \"uart_top:uart_top\|contr_fifo_rec_ram:contr_fifo_rec_ram\"" {  } { { "main/uart_top.v" "contr_fifo_rec_ram" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779230057 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data contr_fifo_rec_ram.v(133) " "Verilog HDL Always Construct warning at contr_fifo_rec_ram.v(133): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_rec_ram.v(199) " "Verilog HDL assignment warning at contr_fifo_rec_ram.v(199): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[0\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[1\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[2\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[3\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[4\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[5\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230058 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[6\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230059 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[7\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779230059 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send uart_top:uart_top\|send:uartsend " "Elaborating entity \"send\" for hierarchy \"uart_top:uart_top\|send:uartsend\"" {  } { { "main/uart_top.v" "uartsend" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779230061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contr_fifo_send_ram uart_top:uart_top\|contr_fifo_send_ram:contr_fifo_send_ram " "Elaborating entity \"contr_fifo_send_ram\" for hierarchy \"uart_top:uart_top\|contr_fifo_send_ram:contr_fifo_send_ram\"" {  } { { "main/uart_top.v" "contr_fifo_send_ram" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779230078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_send_ram.v(65) " "Verilog HDL assignment warning at contr_fifo_send_ram.v(65): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779230079 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_send_ram.v(75) " "Verilog HDL assignment warning at contr_fifo_send_ram.v(75): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779230079 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_send_ram.v(108) " "Verilog HDL assignment warning at contr_fifo_send_ram.v(108): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779230079 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdreq contr_fifo_send_ram.v(23) " "Output port \"rdreq\" at contr_fifo_send_ram.v(23) has no driver" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779230079 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[0\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[1\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[2\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[3\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[4\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[5\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[6\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[7\] " "Synthesized away node \"uart_top:uart_top\|my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[0\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 40 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[1\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 72 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[2\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 104 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[3\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 136 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[4\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 168 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[5\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 200 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[6\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 232 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[7\] " "Synthesized away node \"uart_top:uart_top\|my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 264 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } } { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 423 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779230241 "|DE2_115|uart_top:uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1523779230241 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1523779230241 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1523779231066 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 232 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 262 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 263 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 265 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 269 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 285 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 286 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 293 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 297 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 323 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 347 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 349 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 351 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 374 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523779231106 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1523779231106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 313 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 388 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CLK_A GND " "Pin \"ADC_CLK_A\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ADC_CLK_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CLK_B GND " "Pin \"ADC_CLK_B\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ADC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_CLK_A GND " "Pin \"DAC_CLK_A\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_CLK_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_CLK_B GND " "Pin \"DAC_CLK_B\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[0\] GND " "Pin \"DAC_DA\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] GND " "Pin \"DAC_DA\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[2\] GND " "Pin \"DAC_DA\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[3\] GND " "Pin \"DAC_DA\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[4\] GND " "Pin \"DAC_DA\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[5\] GND " "Pin \"DAC_DA\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[6\] GND " "Pin \"DAC_DA\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[7\] GND " "Pin \"DAC_DA\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[8\] GND " "Pin \"DAC_DA\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[9\] GND " "Pin \"DAC_DA\[9\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[10\] GND " "Pin \"DAC_DA\[10\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[11\] GND " "Pin \"DAC_DA\[11\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[12\] GND " "Pin \"DAC_DA\[12\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[13\] GND " "Pin \"DAC_DA\[13\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[0\] GND " "Pin \"DAC_DB\[0\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[1\] GND " "Pin \"DAC_DB\[1\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[2\] GND " "Pin \"DAC_DB\[2\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[3\] GND " "Pin \"DAC_DB\[3\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[4\] GND " "Pin \"DAC_DB\[4\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[5\] GND " "Pin \"DAC_DB\[5\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[6\] GND " "Pin \"DAC_DB\[6\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[7\] GND " "Pin \"DAC_DB\[7\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[8\] GND " "Pin \"DAC_DB\[8\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[9\] GND " "Pin \"DAC_DB\[9\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[10\] GND " "Pin \"DAC_DB\[10\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[11\] GND " "Pin \"DAC_DB\[11\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[12\] GND " "Pin \"DAC_DB\[12\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[13\] GND " "Pin \"DAC_DB\[13\]\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE GND " "Pin \"DAC_MODE\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_WRT_A GND " "Pin \"DAC_WRT_A\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_WRT_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_WRT_B GND " "Pin \"DAC_WRT_B\" is stuck at GND" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523779231199 "|DE2_115|DAC_WRT_B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523779231199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523779231393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 " "109 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523779231628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523779231757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523779232098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "102 " "Design contains 102 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 218 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 257 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 284 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 309 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 320 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 325 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 327 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 328 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 331 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[0\] " "No output dependent on input pin \"ADC_DA\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[1\] " "No output dependent on input pin \"ADC_DA\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[2\] " "No output dependent on input pin \"ADC_DA\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[3\] " "No output dependent on input pin \"ADC_DA\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[4\] " "No output dependent on input pin \"ADC_DA\[4\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[5\] " "No output dependent on input pin \"ADC_DA\[5\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[6\] " "No output dependent on input pin \"ADC_DA\[6\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[7\] " "No output dependent on input pin \"ADC_DA\[7\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[8\] " "No output dependent on input pin \"ADC_DA\[8\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[9\] " "No output dependent on input pin \"ADC_DA\[9\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[10\] " "No output dependent on input pin \"ADC_DA\[10\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[11\] " "No output dependent on input pin \"ADC_DA\[11\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[12\] " "No output dependent on input pin \"ADC_DA\[12\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[13\] " "No output dependent on input pin \"ADC_DA\[13\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[0\] " "No output dependent on input pin \"ADC_DB\[0\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[1\] " "No output dependent on input pin \"ADC_DB\[1\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[2\] " "No output dependent on input pin \"ADC_DB\[2\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[3\] " "No output dependent on input pin \"ADC_DB\[3\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[4\] " "No output dependent on input pin \"ADC_DB\[4\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[5\] " "No output dependent on input pin \"ADC_DB\[5\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[6\] " "No output dependent on input pin \"ADC_DB\[6\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[7\] " "No output dependent on input pin \"ADC_DB\[7\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[8\] " "No output dependent on input pin \"ADC_DB\[8\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[9\] " "No output dependent on input pin \"ADC_DB\[9\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[10\] " "No output dependent on input pin \"ADC_DB\[10\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[11\] " "No output dependent on input pin \"ADC_DB\[11\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[12\] " "No output dependent on input pin \"ADC_DB\[12\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[13\] " "No output dependent on input pin \"ADC_DB\[13\]\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_DB[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_A " "No output dependent on input pin \"ADC_OTR_A\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_B " "No output dependent on input pin \"ADC_OTR_B\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 401 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|ADC_OTR_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_SMA_ADC4 " "No output dependent on input pin \"OSC_SMA_ADC4\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 409 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_DAC4 " "No output dependent on input pin \"SMA_DAC4\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 410 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|SMA_DAC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779232253 "|DE2_115|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523779232253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "604 " "Implemented 604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "104 " "Implemented 104 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523779232260 ""} { "Info" "ICUT_CUT_TM_OPINS" "267 " "Implemented 267 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523779232260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523779232260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523779232260 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523779232260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523779232260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 619 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 619 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523779232330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 16:00:32 2018 " "Processing ended: Sun Apr 15 16:00:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523779232330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523779232330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523779232330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523779232330 ""}
