// Seed: 2870867457
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output wire id_2,
    output wor id_3,
    output wire id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    output supply1 id_12,
    output wand id_13
);
  wire id_15;
  ;
  assign id_12 = id_11;
  wire id_16;
  assign id_1  = id_7;
  assign id_4  = -1'h0;
  assign id_15 = id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd10,
    parameter id_6 = 32'd5
) (
    input supply0 id_0,
    input tri _id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input wand _id_6
);
  parameter id_8 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_3,
      id_2,
      id_4,
      id_2,
      id_5,
      id_5
  );
  logic [ -1  ==  id_6 : id_1] id_9 = ~|1;
  logic [1 : 1  &  1  &  id_6] id_10;
endmodule
