Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9287cdad435d441fbf4a61ddff5517ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Bit_serial_adder_Sim_behav xil_defaultlib.Bit_serial_adder_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Parallel_in_Serial_out
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.D_flipflop
Compiling module xil_defaultlib.Serial_in_Parallel_out
Compiling module xil_defaultlib.Bit_serial_adder
Compiling module xil_defaultlib.Bit_serial_adder_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Bit_serial_adder_Sim_behav
