{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600800154564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600800154565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 15:42:14 2020 " "Processing started: Tue Sep 22 15:42:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600800154565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800154565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula09 -c Aula09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula09 -c Aula09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800154565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600800155017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600800155017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula09-arch_name " "Found design unit 1: Aula09-arch_name" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula09 " "Found entity 1: Aula09" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800164190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164192 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800164192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164193 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800164193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164196 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800164196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164198 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600800164198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800164198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula09 " "Elaborating entity \"Aula09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600800164239 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOUT Aula09.vhd(23) " "VHDL Signal Declaration warning at Aula09.vhd(23): used implicit default value for signal \"dataOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600800164240 "|Aula09"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selMUXProxPC Aula09.vhd(30) " "VHDL Signal Declaration warning at Aula09.vhd(30): used implicit default value for signal \"selMUXProxPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600800164241 "|Aula09"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula09.vhd" "PC" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600800164268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:muxProxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:muxProxPC\"" {  } { { "Aula09.vhd" "muxProxPC" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600800164270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:somadorProxPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:somadorProxPC\"" {  } { { "Aula09.vhd" "somadorProxPC" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600800164272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:memoriaInstrucoes " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:memoriaInstrucoes\"" {  } { { "Aula09.vhd" "memoriaInstrucoes" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600800164273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[0\] GND " "Pin \"dataOUT\[0\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[1\] GND " "Pin \"dataOUT\[1\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[2\] GND " "Pin \"dataOUT\[2\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[3\] GND " "Pin \"dataOUT\[3\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[4\] GND " "Pin \"dataOUT\[4\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[5\] GND " "Pin \"dataOUT\[5\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[6\] GND " "Pin \"dataOUT\[6\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[7\] GND " "Pin \"dataOUT\[7\]\" is stuck at GND" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600800164862 "|Aula09|dataOUT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600800164862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600800165098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600800165098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula09.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600800165308 "|Aula09|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600800165308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600800165308 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600800165308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600800165308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600800165356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 15:42:45 2020 " "Processing ended: Tue Sep 22 15:42:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600800165356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600800165356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600800165356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600800165356 ""}
