
*** Running vivado
    with args -log design_1_frq_cntr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_frq_cntr_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_frq_cntr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/frq_cntr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/RoS1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/myip_RoS1_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/myip_ROS1_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/myip_ROS1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_frq_cntr_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65272
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_frq_cntr_0_0' [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_frq_cntr_0_0/synth/design_1_frq_cntr_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'frq_cntr_v1_0' [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5cbe/hdl/frq_cntr_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frq_cntr_v1_0_S00_AXI' [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5cbe/hdl/frq_cntr_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5cbe/hdl/frq_cntr_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5cbe/hdl/frq_cntr_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6155] done synthesizing module 'frq_cntr_v1_0_S00_AXI' (1#1) [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5cbe/hdl/frq_cntr_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'frq_cntr_v1_0' (2#1) [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/5cbe/hdl/frq_cntr_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_frq_cntr_0_0' (3#1) [c:/Users/Jarvis/Documents/Xilinx/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_frq_cntr_0_0/synth/design_1_frq_cntr_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     4|
|5     |LUT4   |    22|
|6     |LUT6   |    42|
|7     |FDRE   |   265|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   361|
|2     |  inst                         |frq_cntr_v1_0         |   361|
|3     |    frq_cntr_v1_0_S00_AXI_inst |frq_cntr_v1_0_S00_AXI |   361|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1013.051 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1013.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1013.051 ; gain = 0.000
