input_signal.v,verilog,xil_defaultlib,../../../../../project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/input_signal/sim/input_signal.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
