# NYCU-ICLAB-2024-Autumn-å ´å¤–ç¯‡
## Image Signal Processor (ISP)
### Performance
- Clock Period : 2.4 ns
- Total Latency : 40303 cycles
- RTL Area (03_gate_sim) : 251327.664931  Î¼ğ‘š<sup>2 </sup>
- Performance : (Total Cycle x Clock Period)<sup>2</sup> x Area = 2.35146 E+15
- Rank : 2 / 173

![æˆªåœ– 2025-01-03 ä¸‹åˆ11 51 06](https://github.com/user-attachments/assets/8ac81f9e-4e8c-49d6-90eb-35957ff65693)

![æˆªåœ– 2025-01-03 ä¸‹åˆ11 50 52](https://github.com/user-attachments/assets/ed5e634f-de7e-4f8f-9df6-e9441d23246d)

### å¯¦é©—æ¦‚è¿°
ç›¸è¼ƒå¾€å¹´æ˜¯ä¸€å€‹éå¸¸ä½›å¿ƒçš„ final projectï¼Œä¸»è¦å°±æ˜¯å¯¦ç¾ä»¥ä¸‹å››å€‹åŠŸèƒ½ã€‚
1. AXI è®€å¯« DRAM ã€‚
2. ç‘£ç¢ä½†ç°¡å–®çš„é‹ç®—ï¼ˆåŠ æ¸›ã€é™¤æ³•ã€æ¯”å¤§å°ï¼‰ã€‚
3. åˆ‡ pipeline å£“ä½ Clock Period ã€‚
4. é åˆ¤åœ–ç‰‡å…§è³‡è¨Šï¼ˆå¾Œé¢è©³è¿°ï¼‰ï¼Œæ¸›å°‘ DRAM è®€å¯«éœ€æ±‚ã€‚

### å¯¦é©—è©•è«–
1. é€™æ˜¯ä¸€å€‹çœ‹èµ·ä¾†éå¸¸ç°¡å–®ï¼Œå¯¦éš›ä¸Šä¹Ÿéå¸¸ç°¡å–®çš„å¯¦é©—ã€‚
2. å­¸ä¸å¤ªåˆ°æ±è¥¿ã€‚
3. é€™å±†å­¸ç”Ÿé¢è©¦å¯èƒ½æœƒæ“”å¿ƒæ²’æ±è¥¿æ”¾ã€‚

### é›»è·¯åŠŸèƒ½æ‘˜è¦
1. DRAM å­˜æ”¾ 16 å¼µ 32x32x3 åœ–ç‰‡ï¼Œæ¯å¼µåœ–ç”± R , G , B ä¸‰å¼µå­åœ–çµ„æˆã€‚
2. å…±æœ‰ä¸‰å€‹åŠŸèƒ½ï¼šAuto Focus , Auto Exposure , Average of Min and Max in the Picture

Auto Focus : ç®—å‡ºåœ–ç‰‡æ­£ä¸­å¿ƒçš„ 2x2 ç°éšã€4x4 ç°éšã€6x6 ç°éšï¼Œç„¶å¾Œè¨ˆç®—ä»»å…©å€‹å…ƒç´ é–“çš„å·®å€¼çµ•å°å€¼ï¼ŒåŠ ç¸½å¾Œé™¤ä¸Šæ¬Šé‡ï¼Œæ‰¾å‡ºç­”æ¡ˆæœ€å¤§çš„ idxã€‚è½èµ·ä¾†æœ‰é»è‰±æ¾€ï¼Œä¸éçœ‹äº†é¡Œç›®å°±çŸ¥é“äº†ã€‚

Auto Exposure : ç²å¾—ä¸€å€‹æ¬Šé‡(x0.25 / x0.5 / x1 / x2)ï¼Œå°‡æ‰€æœ‰å…ƒç´ ä¹˜ä¸Šè©²æ¬Šé‡å¾Œç®—å‡ºæ•´å¼µåœ–ç‰‡çš„ç°éšï¼Œé™¤ä¸Š 32*32ã€‚

Average of Min and Max in the Picture : åˆ†åˆ¥æ‰¾å‡º R , G , B ä¸­çš„æœ€å¤§å€¼ä»¥åŠæœ€å°å€¼ï¼Œå°‡ R_max , G_max , B_max ç›¸åŠ é™¤ä¸‰ï¼Œå°‡ R_min , G_min , B_min ç›¸åŠ é™¤ä¸‰ï¼Œå†å°‡çµæœç›¸åŠ é™¤äºŒã€‚

### æ™‚ç¨‹
æˆ‘å¤§æ¦‚èŠ±äº†äº”å¤©æ™‚é–“å®Œæˆé€™ä»½å¯¦é©—ï¼Œçœ‹é¡Œç›®æƒ³æ¶æ§‹èŠ±äº†å…©å¤©ï¼Œå…©å¤©å¯« code ã€debug ï¼Œæœ€å¾Œä¸€å¤©å„ªåŒ–ï¼Œpattern æ˜¯ç”¨ç®¡ç¥çš„åŠ ä¸Š max_min avg åŠŸèƒ½ï¼Œæ‰€ä»¥äº”å¤©çš„æ™‚ç¨‹ä¸åŒ…å«å¯« pattern ã€‚

### Tips
1. è³‡æ–™å…±ç”¨
é™¤éé‡ä¸Š Auto Exposure å°è‡´åœ–ç‰‡å…§å…ƒç´ æ”¹è®Šï¼Œå¦å‰‡ Average of Min and Max in the Picture ã€ Auto Focus çš„ç­”æ¡ˆä¸æœƒæ›´å‹•ã€‚å› æ­¤åªåœ¨å€ç‡æ”¹è®Šæ™‚è¨ªå• DRAM ï¼Œä¸¦ä¸€æ¬¡è¨ˆç®—å‡ºä¸‰ç¨®åŠŸèƒ½çš„ç­”æ¡ˆï¼Œå°‡å…¶å­˜æ”¾æ–¼ DFF ä¸­ã€‚

å‚™è¨»ï¼šæ¯å¼µåœ–ç‰‡é¦–æ¬¡è¨ªå•è‹¥ä¸æ˜¯ Auto Exposure åŠŸèƒ½ï¼Œå‰‡ä»¥ Auto Exposure x1 çš„æ–¹å¼è¨ªå•ã€‚
   
2. é åˆ¤ 0 åœ–

ä¸€å¼µåœ–ç‰‡é‡ä¸Šå¤šæ¬¡ x0.5 / x0.25 å¾Œæœƒå°‡æ‰€æœ‰å…ƒç´ æ­¸é›¶ï¼Œæ­¤æ™‚ä¸è«–å¦‚ä½•æ‰€æœ‰åŠŸèƒ½çš„ç­”æ¡ˆéƒ½æ˜¯ 0 ï¼Œå°‡ä¸å†éœ€è¦è¨ªå• DRAM ã€‚

4. è§£ critical path
Clock Period æ±ºå‹è² ï¼ŒæŠŠæ‰€æœ‰èƒ½åˆ‡çš„æ±è¥¿åˆ‡ä¸€éå°±å®Œäº‹äº†ã€‚

æ­¤éƒ¨åˆ†æ¯”è¼ƒç‘£ç¢ï¼Œè¬›å€‹å¤§æ¦‚æ„æ€æœ‰åˆ°å°±å¥½ã€‚

1. critical path ç™¼ç”Ÿåœ¨ cnt åˆ¤æ–·å¼ä¸Š
```verilog
always @(posedge clk) begin
   if (cnt == 30) begin
     // do something
   end else begin 
     // do something
   end
end
```

å¯ä»¥æ”¹æˆé€™æ¨£

```verilog
always @(posedge clk) cnt_is_30 <= (cny == 29);
always @(posedge clk) begin
   if (cnt_is_30) begin
     // do something
   end else begin 
     // do something
   end
end
```

2. critical path ç™¼ç”Ÿåœ¨ demux / mux ä¸Š

```verilog
always @(posedge clk) begin
   if (in_valid)
      in_pic_no_q <= in_pic_no;
end

always @(posedge clk) begin
   info[in_pic_no_q] <= info_n;
end
```

æ­¤è™•çš„ç¨‹å¼å¾ˆç°¡æ½”ï¼Œä½†æ˜¯åˆæˆå‡ºä¾†çš„é›»è·¯å»å¾ˆå¤§ä¸€åŒ…ï¼Œ" info[in_pic_no_q] <= info_n; " éš±å«ç”±æ¯”è¼ƒå™¨æ§‹æˆçš„ç´¢å¼•åŠŸèƒ½ï¼Œç›¸ç•¶æ–¼
```verilog
always @(posedge clk) begin
   for (int i = 0; i < 16; i++) begin
       if (in_pic_no_q == i) begin
           info[i] <= info_n;
       end
   end
end
```

æ­¤è™•çš„ "in_pic_no_q == i" ä¹Ÿå¯ç”¨åŒæ¨£çš„æ–¹æ³•æ“‹ä¸€é¡† DFFã€‚


3. critical path ç™¼ç”Ÿåœ¨é‹ç®—å–®å…ƒä¸Šã€‚

```verilog
always @(posedge clk) begin
   div_result <= div_in / 3 ;
end
```

ç™¼ç”Ÿåœ¨é€™ç¨®åœ°æ–¹å°±éå¸¸é ­ç—›äº†ï¼Œèƒ½ç”¨ DW_ip çš„è©±å°±ç›´æ¥å«ä¸€é¡† multi-stages é™¤æ³•å™¨ï¼Œä½†ååé€™æ¬¡ä¸èƒ½ç”¨ï¼Œå°±åªèƒ½æ‰‹åˆ» pipeline é™¤æ³•å™¨äº†ã€‚

é™¤æ³•ã€ä¹˜æ³•å¯ä»¥åˆ‡ pipeline ï¼Œè‹¥æ˜¯åŠ æ¸›æ³•ï¼Œå¯ä»¥æ”¹æˆè¼ƒä½ä½å…ƒçš„é‹ç®—ï¼Œä»¥å¤šå€‹ cycle å®Œæˆã€‚

4. critical path ç™¼ç”Ÿåœ¨ input/outputã€‚

é€šå¸¸éƒ½æ˜¯åˆ‡åˆ°èµ°ç«å…¥é­”æ‰æœƒé‡åˆ°é€™ç¨®å•é¡Œã€‚

```verilog
always @(posedge clk) begin
   if (awready_s_inf)
      // do something
end
```

é€™é‚Šçš„ awready_s_inf æ˜¯ input è¨Šè™Ÿï¼Œæœƒæœ‰ 0.5T input slackï¼Œè§£æ³•å°±æ˜¯æ‰¾å…¶ä»–ç­‰åƒ¹è¨Šè™Ÿæ›¿ä»£æ‰ awready_s_inf ã€‚

```verilog
always @(posedge clk) begin
   awvalid_q <= awvalid;
   awvalid_qq <= awvalid_q;
end
always @(posedge clk) begin
   if (awvalid_qq)
      // do something
end
```
ä¸éé€™ç¨®æƒ…æ³æ‡‰è©²åªæœ‰ iclab æœƒé‡åˆ°ï¼Œä¸å¤ªå¯¦éš›ã€‚

### é³´è¬
ç‰¹åˆ¥æ„Ÿè¬ 

Bonbodii  -> [GitHub Home Page](https://github.com/Bonbodii) <-

chance-chhong -> [GitHub Home Page](https://github.com/chance-chhong) <-

Anonymous A -> [GitHub Home Page](https://github.com/aelog134256) <- 

Allen Kuan -> [GitHub Home Page](https://github.com/c20kyo1827/) <-

### å‚™è¨»

1. RANK æ˜¯æˆ‘è‡ªå·±æ›ç®—å‡ºä¾†çš„
2. 2.4ns ç‰ˆæœ¬ critical path é•·åœ¨åŠ æ³•å™¨ä¸Šï¼Œç¹¼çºŒåˆ‡å¯ä»¥å£“åˆ° 1.8 ns ï¼Œä½†æ˜¯æ§åˆ¶è¨Šè™Ÿä¹Ÿè¦çˆ†æ”¹ï¼Œæˆ‘å°±ç©ç©æ²™ï¼Œå·®ä¸å¤šå°±è¡Œäº†ã€‚
