$comment
	File created using the following command:
		vcd file projetoDigitais.msim.vcd -direction
$end
$date
	Wed May 19 22:50:29 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module projetodigitais_vhd_vec_tst $end
$var wire 1 ! Alarm $end
$var wire 1 " ClkSystem $end
$var wire 1 # D [0] $end
$var wire 1 $ D [1] $end
$var wire 1 % D [2] $end
$var wire 1 & D [3] $end
$var wire 1 ' D [4] $end
$var wire 1 ( D [5] $end
$var wire 1 ) D [6] $end
$var wire 1 * D [7] $end
$var wire 1 + D [8] $end
$var wire 1 , D [9] $end
$var wire 1 - Enter $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_Alarm $end
$var wire 1 8 ww_Enter $end
$var wire 1 9 ww_ClkSystem $end
$var wire 1 : ww_D [0] $end
$var wire 1 ; ww_D [1] $end
$var wire 1 < ww_D [2] $end
$var wire 1 = ww_D [3] $end
$var wire 1 > ww_D [4] $end
$var wire 1 ? ww_D [5] $end
$var wire 1 @ ww_D [6] $end
$var wire 1 A ww_D [7] $end
$var wire 1 B ww_D [8] $end
$var wire 1 C ww_D [9] $end
$var wire 1 D \inst|inst1|ORgateOut~clkctrl_INCLK_bus\ [3] $end
$var wire 1 E \inst|inst1|ORgateOut~clkctrl_INCLK_bus\ [2] $end
$var wire 1 F \inst|inst1|ORgateOut~clkctrl_INCLK_bus\ [1] $end
$var wire 1 G \inst|inst1|ORgateOut~clkctrl_INCLK_bus\ [0] $end
$var wire 1 H \inst2|inst5|QOut~clkctrl_INCLK_bus\ [3] $end
$var wire 1 I \inst2|inst5|QOut~clkctrl_INCLK_bus\ [2] $end
$var wire 1 J \inst2|inst5|QOut~clkctrl_INCLK_bus\ [1] $end
$var wire 1 K \inst2|inst5|QOut~clkctrl_INCLK_bus\ [0] $end
$var wire 1 L \inst2|inst6|QOut~clkctrl_INCLK_bus\ [3] $end
$var wire 1 M \inst2|inst6|QOut~clkctrl_INCLK_bus\ [2] $end
$var wire 1 N \inst2|inst6|QOut~clkctrl_INCLK_bus\ [1] $end
$var wire 1 O \inst2|inst6|QOut~clkctrl_INCLK_bus\ [0] $end
$var wire 1 P \ClkSystem~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 Q \ClkSystem~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 R \ClkSystem~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 S \ClkSystem~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 T \Alarm~output_o\ $end
$var wire 1 U \ClkSystem~input_o\ $end
$var wire 1 V \ClkSystem~inputclkctrl_outclk\ $end
$var wire 1 W \inst2|inst6|Add0~1\ $end
$var wire 1 X \inst2|inst6|Add0~2_combout\ $end
$var wire 1 Y \inst2|inst6|Cnt~0_combout\ $end
$var wire 1 Z \inst2|inst6|Add0~3\ $end
$var wire 1 [ \inst2|inst6|Add0~4_combout\ $end
$var wire 1 \ \inst2|inst6|Cnt~3_combout\ $end
$var wire 1 ] \inst2|inst6|Add0~5\ $end
$var wire 1 ^ \inst2|inst6|Add0~6_combout\ $end
$var wire 1 _ \inst2|inst6|Cnt~4_combout\ $end
$var wire 1 ` \inst2|inst6|Add0~7\ $end
$var wire 1 a \inst2|inst6|Add0~8_combout\ $end
$var wire 1 b \inst2|inst6|Cnt~5_combout\ $end
$var wire 1 c \inst2|inst6|Add0~9\ $end
$var wire 1 d \inst2|inst6|Add0~10_combout\ $end
$var wire 1 e \inst2|inst6|Cnt~6_combout\ $end
$var wire 1 f \inst2|inst6|Add0~11\ $end
$var wire 1 g \inst2|inst6|Add0~12_combout\ $end
$var wire 1 h \inst2|inst6|Cnt~7_combout\ $end
$var wire 1 i \inst2|inst6|Add0~13\ $end
$var wire 1 j \inst2|inst6|Add0~14_combout\ $end
$var wire 1 k \inst2|inst6|Cnt~1_combout\ $end
$var wire 1 l \inst2|inst6|LessThan0~1_combout\ $end
$var wire 1 m \inst2|inst6|Equal0~0_combout\ $end
$var wire 1 n \D[3]~input_o\ $end
$var wire 1 o \Enter~input_o\ $end
$var wire 1 p \D[1]~input_o\ $end
$var wire 1 q \D[7]~input_o\ $end
$var wire 1 r \D[9]~input_o\ $end
$var wire 1 s \inst|inst1|ORgateOut~0_combout\ $end
$var wire 1 t \D[5]~input_o\ $end
$var wire 1 u \D[6]~input_o\ $end
$var wire 1 v \inst|inst1|ORgateOut~1_combout\ $end
$var wire 1 w \D[2]~input_o\ $end
$var wire 1 x \D[4]~input_o\ $end
$var wire 1 y \inst|inst1|ORgateOut~2_combout\ $end
$var wire 1 z \D[0]~input_o\ $end
$var wire 1 { \D[8]~input_o\ $end
$var wire 1 | \inst|inst1|ORgateOut~combout\ $end
$var wire 1 } \inst2|inst5|Flag~0_combout\ $end
$var wire 1 ~ \inst2|inst5|Flag~q\ $end
$var wire 1 !! \inst2|inst5|process_0~0_combout\ $end
$var wire 1 "! \inst2|inst5|Add0~0_combout\ $end
$var wire 1 #! \inst2|inst5|Cnt~2_combout\ $end
$var wire 1 $! \inst2|inst5|Add0~1\ $end
$var wire 1 %! \inst2|inst5|Add0~2_combout\ $end
$var wire 1 &! \inst2|inst5|Cnt~0_combout\ $end
$var wire 1 '! \inst2|inst5|Add0~3\ $end
$var wire 1 (! \inst2|inst5|Add0~4_combout\ $end
$var wire 1 )! \inst2|inst5|Cnt~3_combout\ $end
$var wire 1 *! \inst2|inst5|LessThan0~0_combout\ $end
$var wire 1 +! \inst2|inst5|LessThan0~1_combout\ $end
$var wire 1 ,! \inst2|inst5|LessThan0~2_combout\ $end
$var wire 1 -! \inst2|inst5|Add0~5\ $end
$var wire 1 .! \inst2|inst5|Add0~6_combout\ $end
$var wire 1 /! \inst2|inst5|Cnt~4_combout\ $end
$var wire 1 0! \inst2|inst5|Add0~7\ $end
$var wire 1 1! \inst2|inst5|Add0~8_combout\ $end
$var wire 1 2! \inst2|inst5|Cnt~5_combout\ $end
$var wire 1 3! \inst2|inst5|Add0~9\ $end
$var wire 1 4! \inst2|inst5|Add0~10_combout\ $end
$var wire 1 5! \inst2|inst5|Cnt~6_combout\ $end
$var wire 1 6! \inst2|inst5|Add0~11\ $end
$var wire 1 7! \inst2|inst5|Add0~12_combout\ $end
$var wire 1 8! \inst2|inst5|Cnt~7_combout\ $end
$var wire 1 9! \inst2|inst5|Add0~13\ $end
$var wire 1 :! \inst2|inst5|Add0~14_combout\ $end
$var wire 1 ;! \inst2|inst5|Cnt~1_combout\ $end
$var wire 1 <! \inst2|inst5|Equal0~0_combout\ $end
$var wire 1 =! \inst2|inst5|QOut~0_combout\ $end
$var wire 1 >! \inst2|inst5|QOut~1_combout\ $end
$var wire 1 ?! \inst2|inst5|QOut~2_combout\ $end
$var wire 1 @! \inst2|inst5|QOut~q\ $end
$var wire 1 A! \inst2|inst6|Flag~0_combout\ $end
$var wire 1 B! \inst2|inst6|Flag~q\ $end
$var wire 1 C! \inst2|inst6|process_0~0_combout\ $end
$var wire 1 D! \inst2|inst6|Add0~0_combout\ $end
$var wire 1 E! \inst2|inst6|Cnt~2_combout\ $end
$var wire 1 F! \inst2|inst6|LessThan0~0_combout\ $end
$var wire 1 G! \inst2|inst6|LessThan0~2_combout\ $end
$var wire 1 H! \inst2|inst6|QOut~0_combout\ $end
$var wire 1 I! \inst2|inst6|QOut~1_combout\ $end
$var wire 1 J! \inst2|inst6|QOut~2_combout\ $end
$var wire 1 K! \inst2|inst6|QOut~q\ $end
$var wire 1 L! \inst2|inst6|QOut~clkctrl_outclk\ $end
$var wire 1 M! \inst2|inst5|QOut~clkctrl_outclk\ $end
$var wire 1 N! \inst|inst|Q[0]~0_combout\ $end
$var wire 1 O! \inst|inst|Q[0]~1_combout\ $end
$var wire 1 P! \inst2|inst|DFF3~q\ $end
$var wire 1 Q! \inst|inst|Q[1]~3_combout\ $end
$var wire 1 R! \inst2|inst|DFF2~q\ $end
$var wire 1 S! \inst|inst|Q[2]~2_combout\ $end
$var wire 1 T! \inst2|inst|DFF1~q\ $end
$var wire 1 U! \inst2|inst|DFF0~q\ $end
$var wire 1 V! \inst2|inst2|EQ~1_combout\ $end
$var wire 1 W! \inst|inst1|ORgateOut~clkctrl_outclk\ $end
$var wire 1 X! \inst2|inst3|Bout[3]~4_combout\ $end
$var wire 1 Y! \inst2|inst2|Equal0~0_combout\ $end
$var wire 1 Z! \inst2|inst3|Bout[0]~1_combout\ $end
$var wire 1 [! \inst2|inst3|Bout[0]~2_combout\ $end
$var wire 1 \! \inst2|inst4|DFF0~feeder_combout\ $end
$var wire 1 ]! \inst2|inst4|DFF0~q\ $end
$var wire 1 ^! \inst2|inst2|EQ~2_combout\ $end
$var wire 1 _! \inst2|inst3|flag[0]~1_combout\ $end
$var wire 1 `! \inst2|inst3|flag[2]~2_combout\ $end
$var wire 1 a! \inst2|inst3|flag[1]~0_combout\ $end
$var wire 1 b! \inst2|inst3|Bout[2]~0_combout\ $end
$var wire 1 c! \inst2|inst4|DFF1~feeder_combout\ $end
$var wire 1 d! \inst2|inst4|DFF1~q\ $end
$var wire 1 e! \inst2|inst3|Bout[0]~3_combout\ $end
$var wire 1 f! \inst2|inst4|DFF3~feeder_combout\ $end
$var wire 1 g! \inst2|inst4|DFF3~q\ $end
$var wire 1 h! \inst2|inst2|EQ~0_combout\ $end
$var wire 1 i! \inst5|inst|DFF3~feeder_combout\ $end
$var wire 1 j! \inst5|inst|DFF3~q\ $end
$var wire 1 k! \inst5|inst|D3~0_combout\ $end
$var wire 1 l! \inst5|inst|DFF4~q\ $end
$var wire 1 m! \inst5|inst|D2~0_combout\ $end
$var wire 1 n! \inst5|inst|DFF5~q\ $end
$var wire 1 o! \inst5|inst|D1~0_combout\ $end
$var wire 1 p! \inst5|inst|DFF6~q\ $end
$var wire 1 q! \inst5|inst|D0~0_combout\ $end
$var wire 1 r! \inst5|inst|DFF7~q\ $end
$var wire 1 s! \inst2|inst5|Cnt\ [7] $end
$var wire 1 t! \inst2|inst5|Cnt\ [6] $end
$var wire 1 u! \inst2|inst5|Cnt\ [5] $end
$var wire 1 v! \inst2|inst5|Cnt\ [4] $end
$var wire 1 w! \inst2|inst5|Cnt\ [3] $end
$var wire 1 x! \inst2|inst5|Cnt\ [2] $end
$var wire 1 y! \inst2|inst5|Cnt\ [1] $end
$var wire 1 z! \inst2|inst5|Cnt\ [0] $end
$var wire 1 {! \inst2|inst3|Bout\ [3] $end
$var wire 1 |! \inst2|inst3|Bout\ [2] $end
$var wire 1 }! \inst2|inst3|Bout\ [1] $end
$var wire 1 ~! \inst2|inst3|Bout\ [0] $end
$var wire 1 !" \inst|inst|Q\ [3] $end
$var wire 1 "" \inst|inst|Q\ [2] $end
$var wire 1 #" \inst|inst|Q\ [1] $end
$var wire 1 $" \inst|inst|Q\ [0] $end
$var wire 1 %" \inst2|inst6|Cnt\ [7] $end
$var wire 1 &" \inst2|inst6|Cnt\ [6] $end
$var wire 1 '" \inst2|inst6|Cnt\ [5] $end
$var wire 1 (" \inst2|inst6|Cnt\ [4] $end
$var wire 1 )" \inst2|inst6|Cnt\ [3] $end
$var wire 1 *" \inst2|inst6|Cnt\ [2] $end
$var wire 1 +" \inst2|inst6|Cnt\ [1] $end
$var wire 1 ," \inst2|inst6|Cnt\ [0] $end
$var wire 1 -" \inst2|inst3|flag\ [2] $end
$var wire 1 ." \inst2|inst3|flag\ [1] $end
$var wire 1 /" \inst2|inst3|flag\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0-
0.
1/
x0
11
12
13
14
15
16
07
08
09
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
1*!
1+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
16!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
1[!
0\!
0]!
1^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
x}!
0~!
0!"
x""
x#"
x$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
1P
1Q
1R
0S
1L
1M
1N
0O
1H
1I
1J
0K
1D
1E
1F
0G
$end
#1000000
