{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592456819885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592456819886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 13:06:59 2020 " "Processing started: Thu Jun 18 13:06:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592456819886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592456819886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592456819886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592456820342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456820400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456820400 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "FIFO_IN packed FIFO.v(24) " "Verilog HDL Port Declaration warning at FIFO.v(24): data type declaration for \"FIFO_IN\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592456820400 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO_IN FIFO.v(18) " "HDL info at FIFO.v(18): see declaration for object \"FIFO_IN\"" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456820401 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "FIFO_OUT packed FIFO.v(27) " "Verilog HDL Port Declaration warning at FIFO.v(27): data type declaration for \"FIFO_OUT\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592456820401 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO_OUT FIFO.v(21) " "HDL info at FIFO.v(21): see declaration for object \"FIFO_OUT\"" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456820401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO " "Elaborating entity \"FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592456820441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(54) " "Verilog HDL assignment warning at FIFO.v(54): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592456820443 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(56) " "Verilog HDL assignment warning at FIFO.v(56): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592456820443 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_addr_ns FIFO.v(53) " "Verilog HDL Always Construct warning at FIFO.v(53): inferring latch(es) for variable \"w_addr_ns\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592456820444 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_addr_ns FIFO.v(53) " "Verilog HDL Always Construct warning at FIFO.v(53): inferring latch(es) for variable \"r_addr_ns\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592456820444 "|FIFO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIFO_OUT_NS FIFO.v(64) " "Verilog HDL Always Construct warning at FIFO.v(64): inferring latch(es) for variable \"FIFO_OUT_NS\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592456820444 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[0\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[0\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820445 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[1\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[1\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820445 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[2\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[2\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820445 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[3\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[3\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820445 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[4\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[4\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[5\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[5\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[6\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[6\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_OUT_NS\[7\] FIFO.v(66) " "Inferred latch for \"FIFO_OUT_NS\[7\]\" at FIFO.v(66)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_addr_ns\[0\] FIFO.v(55) " "Inferred latch for \"r_addr_ns\[0\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_addr_ns\[1\] FIFO.v(55) " "Inferred latch for \"r_addr_ns\[1\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_addr_ns\[2\] FIFO.v(55) " "Inferred latch for \"r_addr_ns\[2\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_ns\[0\] FIFO.v(55) " "Inferred latch for \"w_addr_ns\[0\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_ns\[1\] FIFO.v(55) " "Inferred latch for \"w_addr_ns\[1\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_ns\[2\] FIFO.v(55) " "Inferred latch for \"w_addr_ns\[2\]\" at FIFO.v(55)" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592456820446 "|FIFO"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "FIFO.v" "Mod1" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456823118 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "FIFO.v" "Mod0" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456823118 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1592456823118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456823167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456823168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456823168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456823168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592456823168 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592456823168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/lpm_divide_h9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456823246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456823246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456823269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456823269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_04f " "Found entity 1: alt_u_div_04f" {  } { { "db/alt_u_div_04f.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/alt_u_div_04f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456823292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456823292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456823370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456823370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Zircon_Verilog/FIFO/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592456823446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592456823446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr_ns\[0\] " "Latch w_addr_ns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal w_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_addr_ns\[0\] " "Latch r_addr_ns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[0\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr_ns\[1\] " "Latch w_addr_ns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal w_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_addr_ns\[1\] " "Latch r_addr_ns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[1\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_addr_ns\[2\] " "Latch w_addr_ns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal w_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_addr_ns\[2\] " "Latch r_addr_ns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[0\] " "Latch FIFO_OUT_NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823637 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[1\] " "Latch FIFO_OUT_NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823638 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[2\] " "Latch FIFO_OUT_NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823638 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[3\] " "Latch FIFO_OUT_NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823638 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[4\] " "Latch FIFO_OUT_NS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823638 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[5\] " "Latch FIFO_OUT_NS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823638 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[6\] " "Latch FIFO_OUT_NS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823638 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIFO_OUT_NS\[7\] " "Latch FIFO_OUT_NS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_addr\[2\] " "Ports D and ENA on the latch are fed by the same signal r_addr\[2\]" {  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1592456823639 ""}  } { { "FIFO.v" "" { Text "D:/Zircon_Verilog/FIFO/FIFO.v" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1592456823639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592456823852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592456824363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592456824363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592456824417 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592456824417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592456824417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592456824417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592456824440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 13:07:04 2020 " "Processing ended: Thu Jun 18 13:07:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592456824440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592456824440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592456824440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592456824440 ""}
