<profile>

<section name = "Vivado HLS Report for 'RLC_Circuit_solverCore'" level="0">
<item name = "Date">Sun Nov 22 01:23:52 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">FpgaRLCSolver</item>
<item name = "Solution">vc707</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">50.00</item>
<item name = "Clock uncertainty (ns)">6.25</item>
<item name = "Estimated clock period (ns)">31.023</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 25, 0, 1149</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 237, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_6_fu_129_p2">*, 4, 0, 35, 25, 56</column>
<column name="r_V_8_fu_328_p2">*, 8, 0, 47, 31, 64</column>
<column name="r_V_9_fu_385_p2">*, 4, 0, 47, 25, 64</column>
<column name="r_V_s_fu_252_p2">*, 9, 0, 35, 56, 51</column>
<column name="p_Val2_14_fu_360_p2">+, 0, 0, 63, 56, 56</column>
<column name="p_Val2_16_fu_417_p2">+, 0, 0, 57, 50, 50</column>
<column name="p_Val2_4_fu_179_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_Val2_8_fu_232_p2">+, 0, 0, 71, 64, 64</column>
<column name="ret_V_3_fu_290_p2">+, 0, 0, 111, 104, 104</column>
<column name="tmp_5_fu_312_p2">+, 0, 0, 71, 57, 64</column>
<column name="r_V_7_fu_190_p2">-, 0, 0, 72, 1, 65</column>
<column name="ret_V_1_fu_204_p2">-, 0, 0, 112, 105, 105</column>
<column name="ret_V_2_fu_266_p2">-, 0, 0, 111, 104, 104</column>
<column name="ret_V_fu_151_p2">-, 0, 0, 112, 105, 105</column>
<column name="tmp_7_fu_318_p2">-, 0, 0, 71, 64, 64</column>
<column name="tmp_s_fu_119_p2">-, 0, 0, 63, 56, 56</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="current_eq_cap_V">64, 0, 64, 0</column>
<column name="current_eq_ind_V">64, 0, 64, 0</column>
<column name="x_V_1">57, 0, 57, 0</column>
<column name="x_V_2">51, 0, 51, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, RLC_Circuit_solverCore, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, RLC_Circuit_solverCore, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, RLC_Circuit_solverCore, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, RLC_Circuit_solverCore, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, RLC_Circuit_solverCore, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, RLC_Circuit_solverCore, return value</column>
<column name="x_out_0_V">out, 64, ap_vld, x_out_0_V, pointer</column>
<column name="x_out_0_V_ap_vld">out, 1, ap_vld, x_out_0_V, pointer</column>
<column name="x_out_1_V">out, 64, ap_vld, x_out_1_V, pointer</column>
<column name="x_out_1_V_ap_vld">out, 1, ap_vld, x_out_1_V, pointer</column>
<column name="l_current_ind_V">out, 64, ap_vld, l_current_ind_V, pointer</column>
<column name="l_current_ind_V_ap_vld">out, 1, ap_vld, l_current_ind_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">31.02</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'x_V_1_load'">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;x_V_1&apos;, -, -</column>
<column name="'tmp_2', FpgaRLCSolver/RLC_Circuit.hpp:59->FpgaRLCSolver/RLC_CircuitCore.cpp:14">trunc, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_s', FpgaRLCSolver/RLC_Circuit.hpp:61->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sub, 1.69, 1.69, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_1_cast_cast', FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sext, 0.00, 1.69, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14">mul, 7.63, 9.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'lhs_V_cast', FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sext, 0.00, 9.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'ret.V', FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sub, 2.29, 11.61, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14">partselect, 0.00, 11.61, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', FpgaRLCSolver/RLC_Circuit.hpp:62->FpgaRLCSolver/RLC_CircuitCore.cpp:14">add, 1.81, 13.43, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sext, 0.00, 13.43, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sub, 1.81, 15.24, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'lhs.V', FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14">bitconcatenate, 0.00, 15.24, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'ret.V', FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sub, 2.30, 17.54, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14">partselect, 0.00, 17.54, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', FpgaRLCSolver/RLC_Circuit.hpp:63->FpgaRLCSolver/RLC_CircuitCore.cpp:14">add, 1.81, 19.35, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5', FpgaRLCSolver/RLC_Circuit.hpp:80->FpgaRLCSolver/RLC_CircuitCore.cpp:14">add, 1.81, 21.17, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_15_cast', FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sext, 0.00, 21.17, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14">mul, 8.18, 29.35, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_6', FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14">partselect, 0.00, 29.35, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_Val2_17_cast', FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14">sext, 0.00, 29.35, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', FpgaRLCSolver/RLC_Circuit.hpp:86->FpgaRLCSolver/RLC_CircuitCore.cpp:14">add, 1.68, 31.02, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
