strict digraph "compose( ,  )" {
	node [label="\N"];
	"1224:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44d5e5ab10>",
		fillcolor=springgreen,
		label="1224:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1227:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e5ad10>",
		fillcolor=firebrick,
		label="1227:NS
crc <= #Tp crc_tmp;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e5ad10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1224:IF" -> "1227:NS"	 [cond="['crc_next']",
		label="!(crc_next)",
		lineno=1224];
	"1225:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e5ab50>",
		fillcolor=firebrick,
		label="1225:NS
crc <= #Tp crc_tmp ^ 15'h4599;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e5ab50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1224:IF" -> "1225:NS"	 [cond="['crc_next']",
		label=crc_next,
		lineno=1224];
	"1223:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44d5e5a850>",
		fillcolor=turquoise,
		label="1223:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1223:BL" -> "1224:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1218:AL"	 [def_var="['crc']",
		label="Leaf_1218:AL"];
	"1227:NS" -> "Leaf_1218:AL"	 [cond="[]",
		lineno=None];
	"1218:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44d5e5a450>",
		clk_sens=True,
		fillcolor=gold,
		label="1218:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['initialize', 'enable', 'crc_next', 'crc_tmp']"];
	"1219:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44d5e5a490>",
		fillcolor=turquoise,
		label="1219:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1218:AL" -> "1219:BL"	 [cond="[]",
		lineno=None];
	"1216:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44d5e5a290>",
		def_var="['crc_tmp']",
		fillcolor=deepskyblue,
		label="1216:AS
crc_tmp = { crc[13:0], 1'b0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['crc']"];
	"1216:AS" -> "1218:AL";
	"1215:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44d5e5a050>",
		def_var="['crc_next']",
		fillcolor=deepskyblue,
		label="1215:AS
crc_next = data ^ crc[14];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['data', 'crc']"];
	"1215:AS" -> "1218:AL";
	"1220:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44d5e5a690>",
		fillcolor=springgreen,
		label="1220:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1219:BL" -> "1220:IF"	 [cond="[]",
		lineno=None];
	"1222:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44d5e5a810>",
		fillcolor=springgreen,
		label="1222:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1222:IF" -> "1223:BL"	 [cond="['enable']",
		label=enable,
		lineno=1222];
	"1220:IF" -> "1222:IF"	 [cond="['initialize']",
		label="!(initialize)",
		lineno=1220];
	"1221:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e5a650>",
		fillcolor=firebrick,
		label="1221:NS
crc <= #Tp 15'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e5a650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1220:IF" -> "1221:NS"	 [cond="['initialize']",
		label=initialize,
		lineno=1220];
	"1225:NS" -> "Leaf_1218:AL"	 [cond="[]",
		lineno=None];
	"1221:NS" -> "Leaf_1218:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1218:AL" -> "1216:AS";
	"Leaf_1218:AL" -> "1215:AS";
}
