
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-stylus 
Date:		Mon Apr 28 00:45:33 2025
Host:		asicfab.ecn.purdue.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (24cores*96cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		CentOS Linux 7 (Core)

License:
		[00:45:33.007036] Configured Lic search path (21.01-s002): 1720@marina.ecn.purdue.edu:1718@marina.ecn.purdue.edu:2100@marina.ecn.purdue.edu:1721@marina.ecn.purdue.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_36387_asicfab.ecn.purdue.edu_vkevat_dNYxUW.

Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading PVS 23.11 fill procedures

**INFO:  MMMC transition support version v31-84 

@innovus 1> source runPnR.tcl 
#@ Begin verbose source (pre): source runPnR.tcl 
@file 1: ###############################################################
@file 2: # PnR Flow Script for Cadence Innovus
@file 3: ###############################################################
@file 4:
@file 5: # --- Setup: Set search paths for netlist, LEF, and MMMC view files ---
@@file 6: set_db init_netlist_files ../Synthesis/outputs/tpu_netlist.v
@@file 7: set_db init_lef_files {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef}
@@file 8: set_db init_power_nets VDD
@@file 9: set_db init_ground_nets VSS
@@file 10: set_db init_mmmc_files  tpu.view
@file 11:
@file 12: # --- Read MMMC view, LEF, and netlist ---
@@file 13: read_mmmc tpu.view
#@ Begin verbose source tpu.view (pre)
@file 1:
@@file 2: create_library_set -name max_timing\
   -timing ../LIB/slow_vdd1v0_basicCells.lib
@file 4:
@@file 5: create_library_set -name min_timing\
   -timing ../LIB/fast_vdd1v0_basicCells.lib
@file 7:
@@file 8: create_timing_condition -name default_mapping_tc_2\
   -library_sets min_timing
@@file 10: create_timing_condition -name default_mapping_tc_1\
   -library_sets max_timing
@file 12:
@@file 13: create_rc_corner -name rccorners\
   -cap_table ../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
   -pre_route_res 1\
   -post_route_res 1\
   -pre_route_cap 1\
   -post_route_cap 1\
   -post_route_cross_cap 1\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0\
   -qrc_tech ../QRC_tech/gpdk045.tch
@file 23:
@@file 24: create_delay_corner -name max_delay\
   -timing_condition {default_mapping_tc_1}\
   -rc_corner rccorners
@@file 27: create_delay_corner -name min_delay\
   -timing_condition {default_mapping_tc_2}\
   -rc_corner rccorners
@file 30:
@@file 31: create_constraint_mode -name sdc_cons\
   -sdc_files\
    ../Synthesis/outputs/tpu_sdc.sdc 
@file 34:
@@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
@@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
@file 37:
@@file 38: set_analysis_view -setup wc -hold bc
@file 39:
#@ End verbose source tpu.view
Reading max_timing timing library '/scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing timing library '/scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
@@file 14: read_physical -lef {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef}

Loading LEF file ../LEF/gsclib045_tech.lef ...

Loading LEF file ../LEF/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@@file 15: read_netlist ../Synthesis/outputs/tpu_netlist.v -top tpu_top
#% Begin Load netlist data ... (date=04/28 00:46:26, mem=784.2M)
*** Begin netlist parsing (mem=1170.8M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Synthesis/outputs/tpu_netlist.v'

*** Memory Usage v#1 (Current mem = 1183.754M, initial mem = 487.016M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1183.8M) ***
#% End Load netlist data ... (date=04/28 00:46:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=803.3M, current mem=803.3M)
Set top cell to tpu_top.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell tpu_top ...
*** Netlist is unique.
** info: there are 1060 modules.
** info: there are 22030 stdCell insts.

*** Memory Usage v#1 (Current mem = 1251.180M, initial mem = 487.016M) ***
@@file 16: init_design
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_tech/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../Synthesis/outputs/tpu_sdc.sdc' ...
Current (total cpu=0:00:27.0, real=0:00:55.0, peak res=1120.3M, current mem=1120.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/outputs/tpu_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/outputs/tpu_sdc.sdc, Line 10).

tpu_top
INFO (CTE): Reading of timing constraints file ../Synthesis/outputs/tpu_sdc.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1171.3M, current mem=1171.3M)
Current (total cpu=0:00:27.1, real=0:00:55.0, peak res=1171.3M, current mem=1171.3M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 15
List of unusable buffers: BUFX2
Total number of unusable buffers: 1
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@file 17:
@file 18: # --- Connect global power and ground nets ---
@@file 19: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
@@file 20: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
@file 21:
@file 22: # --- Create Floorplan and assign I/O pins ---
@@file 23: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1.0 0.6 10 10 10 10
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting core size to PlacementGrid : width :316.4 height : 312.93
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 24: #create_row -site CoreSiteDouble -spacing 3.42 -limit_rows_in_core
@@file 25: create_row -site CoreSiteDouble -limit_rows_in_core
**Info : None of options "-area" and "-rects" inputed, use core box as target area. Suggest use command "init_core_rows" to generate rows for whole chip, which can automatically detect configuration in lib and generate rows.

@@file 26: read_io_file pins.io
Reading IO assignment file "pins.io" ...
@file 27:
@file 28: # --- Power Planning: Add rings and stripes for VDD/VSS distribution ---
@@file 29: set_db add_rings_skip_shared_inner_ring none
@@file 30: set_db add_rings_avoid_short 1
add_rings command will avoid shorts while creating rings.
@@file 31: set_db add_rings_ignore_rows 0
add_rings command will consider rows while creating rings.
@@file 32: set_db add_rings_extend_over_row 0
add_rings command will disallow rings to go over rows.
@@file 33: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing .4 -offset 0.6
#% Begin add_rings (date=04/28 00:46:28, mem=1177.3M)


viaInitial starts at Mon Apr 28 00:46:28 2025
viaInitial ends at Mon Apr 28 00:46:28 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1583.4M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=04/28 00:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.9M, current mem=1179.9M)
@@file 34: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 5 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -merge_stripes_value 0.6 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.3 -nets {VDD VSS} 
#% Begin add_stripes (date=04/28 00:46:28, mem=1179.9M)

Initialize fgc environment(mem: 1585.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10.150000 8.770000 10.150000 323.600006 with width 0.300000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 127 wires.
ViaGen created 254 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       127      |       NA       |
|  Via10 |       254      |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=04/28 00:46:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1181.0M, current mem=1181.0M)
@@file 35: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=04/28 00:46:29, mem=1181.0M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon Apr 28 00:46:29 2025 ***
SPECIAL ROUTE ran on directory: /scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/PNR
SPECIAL ROUTE ran on machine: asicfab.ecn.purdue.edu (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3032.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 72 used
Read in 72 components
  72 core components: 72 unplaced, 0 placed, 0 fixed
Read in 577 physical pins
  577 physical pins: 0 unplaced, 577 placed, 0 fixed
Read in 577 nets
Read in 2 special nets, 2 routed
Read in 721 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 1 seconds
CPU time for VSS FollowPin 1 seconds
  Number of Core ports routed: 368
  Number of Followpin connections: 184
End power routing: cpu: 0:00:03, real: 0:00:03, peak: 3075.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 577 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 552 wires.
ViaGen created 108468 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       552      |       NA       |
|  Via1  |      12052     |        0       |
|  Via2  |      12052     |        0       |
|  Via3  |      12052     |        0       |
|  Via4  |      12052     |        0       |
|  Via5  |      12052     |        0       |
|  Via6  |      12052     |        0       |
|  Via7  |      12052     |        0       |
|  Via8  |      12052     |        0       |
|  Via9  |      12052     |        0       |
+--------+----------------+----------------+
#% End route_special (date=04/28 00:46:32, total cpu=0:00:03.5, real=0:00:03.0, peak res=1235.7M, current mem=1202.7M)
@file 36:
@file 37: # --- Optional: Read Scan DEF if using scan chains (currently commented out) ---
@file 38: #read_def counter.scandef
@file 39: #set_db reorder_scan_comp_logic true
@file 40:
@file 41: # Set process node and flow effort
@@file 42: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
@@file 43: set_db design_flow_effort extreme
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -expExtremeHighEffOpt true'
@file 44:
@file 45: # --- Placement Optimization ---
@file 46: #set_db [get_db base_cells *BUFX2*] .dont_use true
@file 47: # set_db [get_db base_cells *BUFX2*] .dont_touch true
@@file 48: place_opt_design
**INFO: User settings:
setDelayCalMode -engine                            aae
design_flow_effort                                 extreme
design_process_node                                45
extract_rc_coupling_cap_threshold                  0.1
extract_rc_relative_cap_threshold                  1.0
extract_rc_total_cap_threshold                     0.0
opt_area_recovery                                  true
opt_exp_flow_effort_extreme                        true
opt_reclaim_area_restructuring_effort              high
getDelayCalMode -engine                            aae
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:38.4/0:01:05.3 (0.6), mem = 1626.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.8/0:01:05.7 (0.6), mem = 1756.3M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 12 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 19685 (75.2%) nets
3		: 3280 (12.5%) nets
4     -	14	: 3078 (11.8%) nets
15    -	39	: 70 (0.3%) nets
40    -	79	: 26 (0.1%) nets
80    -	159	: 28 (0.1%) nets
160   -	319	: 10 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=22019 (0 fixed + 22019 movable) #buf cell=0 #inv cell=684 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=26182 #term=84435 #term/net=3.22, #fixedIo=577, #floatIo=0, #fixedPin=0, #floatPin=577
stdCell: 22019 single + 0 double + 0 multi
Total standard cell length = 34.7126 (mm), area = 0.0594 (mm^2)
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 173563 sites (59359 um^2) / alloc_area 289506 sites (99011 um^2).
Pin Density = 0.2917.
            = total # of pins 84435 / total area 289506.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.785e+05 (1.02e+05 7.69e+04)
              Est.  stn bbox = 1.870e+05 (1.08e+05 7.94e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1896.8M
Iteration  2: Total net bbox = 1.785e+05 (1.02e+05 7.69e+04)
              Est.  stn bbox = 1.870e+05 (1.08e+05 7.94e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1896.8M
*** Finished SKP initialization (cpu=0:00:04.0, real=0:00:04.0)***
Iteration  3: Total net bbox = 1.764e+05 (9.16e+04 8.48e+04)
              Est.  stn bbox = 2.060e+05 (1.10e+05 9.59e+04)
              cpu = 0:00:14.4 real = 0:00:14.0 mem = 2111.8M
Iteration  4: Total net bbox = 3.000e+05 (1.56e+05 1.44e+05)
              Est.  stn bbox = 3.894e+05 (2.09e+05 1.80e+05)
              cpu = 0:00:21.4 real = 0:00:21.0 mem = 2166.1M
Iteration  5: Total net bbox = 3.000e+05 (1.56e+05 1.44e+05)
              Est.  stn bbox = 3.894e+05 (2.09e+05 1.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2166.1M
Iteration  6: Total net bbox = 3.110e+05 (1.55e+05 1.56e+05)
              Est.  stn bbox = 4.022e+05 (2.08e+05 1.94e+05)
              cpu = 0:00:16.5 real = 0:00:16.0 mem = 2117.1M

Iteration  7: Total net bbox = 3.247e+05 (1.67e+05 1.58e+05)
              Est.  stn bbox = 4.161e+05 (2.20e+05 1.96e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2119.0M
Iteration  8: Total net bbox = 3.247e+05 (1.67e+05 1.58e+05)
              Est.  stn bbox = 4.161e+05 (2.20e+05 1.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2119.0M
Iteration  9: Total net bbox = 3.431e+05 (1.76e+05 1.67e+05)
              Est.  stn bbox = 4.416e+05 (2.33e+05 2.09e+05)
              cpu = 0:00:10.2 real = 0:00:10.0 mem = 2113.1M
Iteration 10: Total net bbox = 3.431e+05 (1.76e+05 1.67e+05)
              Est.  stn bbox = 4.416e+05 (2.33e+05 2.09e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2113.1M
Iteration 11: Total net bbox = 3.501e+05 (1.80e+05 1.70e+05)
              Est.  stn bbox = 4.503e+05 (2.37e+05 2.13e+05)
              cpu = 0:00:12.1 real = 0:00:12.0 mem = 2119.1M
Iteration 12: Total net bbox = 3.501e+05 (1.80e+05 1.70e+05)
              Est.  stn bbox = 4.503e+05 (2.37e+05 2.13e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2119.1M
Iteration 13: Total net bbox = 3.626e+05 (1.85e+05 1.78e+05)
              Est.  stn bbox = 4.584e+05 (2.40e+05 2.18e+05)
              cpu = 0:00:29.4 real = 0:00:29.0 mem = 2130.9M
Iteration 14: Total net bbox = 3.626e+05 (1.85e+05 1.78e+05)
              Est.  stn bbox = 4.584e+05 (2.40e+05 2.18e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2130.9M
Finished Global Placement (cpu=0:01:45, real=0:01:46, mem=2130.9M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:02:27 mem=2130.9M) ***
Total net bbox length = 3.626e+05 (1.851e+05 1.775e+05) (ext = 1.691e+04)
Move report: Detail placement moves 22019 insts, mean move: 0.63 um, max move: 26.06 um 
	Max move on inst (systolic/g108645): (164.93, 165.63) --> (167.00, 189.62)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2109.2MB
Summary Report:
Instances move: 22019 (out of 22019 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 26.06 um (Instance: systolic/g108645) (164.928, 165.631) -> (167, 189.62)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: AO21X4
Total net bbox length = 3.612e+05 (1.839e+05 1.773e+05) (ext = 1.691e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2109.2MB
*** Finished place_detail (0:02:29 mem=2109.2M) ***
*** Finished Initial Placement (cpu=0:01:48, real=0:01:49, mem=2051.2M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26182 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26182
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26182 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.219767e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2094.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   83858 
[NR-eGR]  Metal2   (2V)        132444  126880 
[NR-eGR]  Metal3   (3H)        176576    9727 
[NR-eGR]  Metal4   (4V)         86248    3280 
[NR-eGR]  Metal5   (5H)         43431     329 
[NR-eGR]  Metal6   (6V)          4583     144 
[NR-eGR]  Metal7   (7H)          2615       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       445896  224218 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 361207um
[NR-eGR] Total length: 445896um, number of vias: 224218
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10226um, number of vias: 7959
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.57 seconds, mem = 2106.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
***** Total cpu  0:1:52
***** Total real time  0:1:53
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 1:52, real = 0: 1:53, mem = 2035.5M **
AAE DB initialization (MEM=2058.36 CPU=0:00:00.0 REAL=0:00:00.0) 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         2841
Multi-Bit FF Count           :            0
Total Bit Count              :         2841
Total FF Count               :         2841
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      590.567
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             2841                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         152.55            181                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:53.8/0:01:54.7 (1.0), totSession cpu/real = 0:02:32.6/0:03:00.4 (0.8), mem = 2058.4M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1444.7M, totSessionCpu=0:02:33 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.6/0:03:00.5 (0.8), mem = 2058.4M
**INFO: set_db design_flow_effort extreme -> setting 'set_db -effort high' for the duration of this command.
**INFO: set_db design_flow_effort extreme -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
AAE DB initialization (MEM=2068.38 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNQX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX1'
Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Info: Using Genus executable '/package/eda/cadence/GENUS211.7/bin/genus'.
      Genus workers will not check out additional licenses.
**opt_design ... cpu = 0:00:02, real = 0:00:19, mem = 1464.1M, totSessionCpu=0:02:35 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2080.86 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26182 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26182
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26182 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.249196e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   83858 
[NR-eGR]  Metal2   (2V)        132238  126781 
[NR-eGR]  Metal3   (3H)        178020    9889 
[NR-eGR]  Metal4   (4V)         87104    3433 
[NR-eGR]  Metal5   (5H)         43436     336 
[NR-eGR]  Metal6   (6V)          4699     191 
[NR-eGR]  Metal7   (7H)          3429       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       448926  224488 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 361207um
[NR-eGR] Total length: 448926um, number of vias: 224488
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10741um, number of vias: 7931
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 1.09 sec, Curr Mem: 2109.43 MB )
Extraction called for design 'tpu_top' of instances=22019 and nets=26201 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2096.430M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2123.29)
Total number of fetched objects 26182
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2249.38 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2212.76 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:02:43 mem=2212.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.451 |
|           TNS (ns):| -7789.6 |
|    Violating Paths:|  2623   |
|          All Paths:|  3274   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.734   |      4 (4)       |
|   max_tran     |   2463 (22286)   |   -8.108   |   2463 (22287)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.951%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:28, mem = 1532.7M, totSessionCpu=0:02:43 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.7/0:00:27.6 (0.4), totSession cpu/real = 0:02:43.3/0:03:28.0 (0.8), mem = 2188.8M
** INFO : this run is activating 'opt_all_end_points' option
*** Starting optimizing excluded clock nets MEM= 2188.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2188.8M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:43.6/0:03:28.3 (0.8), mem = 2188.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:43.8/0:03:28.5 (0.8), mem = 2385.6M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:44.6/0:03:29.3 (0.8), mem = 2385.6M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 11 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:46.2/0:03:30.9 (0.8), mem = 2308.6M
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:46.4/0:03:31.1 (0.8), mem = 2365.9M
Reclaim Optimization WNS Slack -13.451  TNS Slack -7789.606 Density 59.95
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   59.95%|        -| -13.451|-7789.606|   0:00:00.0| 2365.9M|
|   59.95%|        0| -13.451|-7789.606|   0:00:01.0| 2365.9M|
|   59.95%|        0| -13.451|-7789.606|   0:00:00.0| 2365.9M|
|   59.95%|        0| -13.451|-7789.606|   0:00:01.0| 2366.9M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -13.451  TNS Slack -7789.606 Density 59.95
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:02:49.2/0:03:33.8 (0.8), mem = 2366.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2309.80M, totSessionCpu=0:02:49).
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.6/0:03:34.2 (0.8), mem = 2309.8M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   59.95%|        -| -13.451|-7789.606|   0:00:00.0| 2367.0M|
|   60.12%|       75| -13.451|-10225.706|   0:00:01.0| 2406.1M|
+---------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2406.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:52.1/0:03:36.7 (0.8), mem = 2330.0M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:52.1/0:03:36.7 (0.8), mem = 2330.0M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  3570| 28768|    -8.16|     1|     1|    -0.38|     0|     0|     0|     0|   -13.45|-10225.71|       0|       0|       0| 60.12%|          |         |
|    36|   234|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|    -0.87|  -260.05|    1209|    2399|     581| 65.29%| 0:00:17.0|  2424.3M|
|     1|     2|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    -0.86|  -261.15|      20|       0|      32| 65.33%| 0:00:01.0|  2424.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:17.9 real=0:00:18.0 mem=2424.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:19.0/0:00:19.0 (1.0), totSession cpu/real = 0:03:11.1/0:03:55.7 (0.8), mem = 2346.3M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:39, real = 0:00:56, mem = 1676.0M, totSessionCpu=0:03:11 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:11.4/0:03:56.1 (0.8), mem = 2384.4M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 17 no-driver nets excluded.
Info: initial physical memory for 2 CRR processes is 556.02MB.
** GigaOpt Global Opt WNS Slack -0.862  TNS Slack -261.148 
+--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.862|-261.148|   65.33%|   0:00:01.0| 2403.5M|        wc|  default| systolic/matrix_mul_2D_reg[2][0][20]/D     |
|  -0.413| -24.009|   65.45%|   0:00:05.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.413| -25.541|   65.45%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.413| -25.541|   65.45%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.306|  -9.065|   65.60%|   0:00:02.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.282|  -7.335|   65.63%|   0:00:03.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.282|  -7.335|   65.63%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.282|  -7.335|   65.63%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.252|  -6.549|   65.65%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.229|  -5.936|   65.68%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.229|  -5.936|   65.68%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.229|  -5.936|   65.68%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
|  -0.206|  -5.175|   65.71%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.206|  -4.805|   65.73%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.206|  -4.805|   65.73%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.206|  -4.805|   65.73%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.187|  -4.102|   65.76%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.176|  -3.681|   65.78%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.176|  -3.681|   65.78%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.176|  -3.681|   65.78%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
|  -0.130|  -2.318|   65.83%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][4][19]/D     |
|  -0.130|  -2.309|   65.83%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][4][19]/D     |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.3 real=0:00:19.0 mem=2443.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.3 real=0:00:19.0 mem=2443.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.130  TNS Slack -2.309 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.2/0:00:24.8 (0.8), totSession cpu/real = 0:03:31.6/0:04:20.9 (0.8), mem = 2363.7M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.130
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.9/0:04:21.2 (0.8), mem = 2420.9M
Reclaim Optimization WNS Slack -0.130  TNS Slack -2.309 Density 65.83
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   65.83%|        -|  -0.130|  -2.309|   0:00:00.0| 2422.9M|
|   65.80%|       26|  -0.130|  -2.309|   0:00:07.0| 2446.5M|
|   65.80%|        0|  -0.130|  -2.309|   0:00:00.0| 2446.5M|
|   65.75%|       28|  -0.130|  -2.309|   0:00:03.0| 2446.5M|
|   65.58%|      418|  -0.131|  -2.301|   0:00:04.0| 2446.5M|
|   65.57%|       19|  -0.131|  -2.301|   0:00:00.0| 2446.5M|
|   65.57%|        0|  -0.131|  -2.301|   0:00:01.0| 2446.5M|
|   65.57%|        0|  -0.131|  -2.301|   0:00:00.0| 2446.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.131  TNS Slack -2.301 Density 65.57
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:15.5) (real = 0:00:16.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:15.5/0:00:15.4 (1.0), totSession cpu/real = 0:03:47.4/0:04:36.6 (0.8), mem = 2446.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2370.43M, totSessionCpu=0:03:47).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.9/0:04:37.2 (0.8), mem = 2370.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29625 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29586
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29586 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.292066e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        25( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        25( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.67 seconds, mem = 2398.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.0, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.349e+05 (1.67e+05 1.67e+05)
              Est.  stn bbox = 4.210e+05 (2.17e+05 2.04e+05)
              cpu = 0:00:04.8 real = 0:00:05.0 mem = 2531.9M
Iteration  8: Total net bbox = 3.442e+05 (1.71e+05 1.73e+05)
              Est.  stn bbox = 4.313e+05 (2.20e+05 2.11e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 2502.9M
Iteration  9: Total net bbox = 3.453e+05 (1.71e+05 1.75e+05)
              Est.  stn bbox = 4.315e+05 (2.19e+05 2.12e+05)
              cpu = 0:00:10.9 real = 0:00:11.0 mem = 2505.2M
Iteration 10: Total net bbox = 3.646e+05 (1.80e+05 1.84e+05)
              Est.  stn bbox = 4.504e+05 (2.29e+05 2.22e+05)
              cpu = 0:00:17.6 real = 0:00:18.0 mem = 2534.5M
Iteration 11: Total net bbox = 3.653e+05 (1.82e+05 1.83e+05)
              Est.  stn bbox = 4.509e+05 (2.31e+05 2.20e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 2541.5M
Move report: Timing Driven Placement moves 25462 insts, mean move: 9.93 um, max move: 121.12 um 
	Max move on inst (systolic/FE_OFC2755_n_6): (117.40, 280.25) --> (158.21, 199.94)

Finished Incremental Placement (cpu=0:00:50.7, real=0:00:50.0, mem=2525.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:04:40 mem=2525.5M) ***
Total net bbox length = 3.778e+05 (1.916e+05 1.862e+05) (ext = 1.865e+04)
Move report: Detail placement moves 25462 insts, mean move: 0.57 um, max move: 24.70 um 
	Max move on inst (quantize/FE_OFC2651_ori_data_31): (158.58, 71.55) --> (183.20, 71.63)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2493.5MB
Summary Report:
Instances move: 25462 (out of 25462 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 24.70 um (Instance: quantize/FE_OFC2651_ori_data_31) (158.578, 71.5505) -> (183.2, 71.63)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 3.753e+05 (1.894e+05 1.858e+05) (ext = 1.866e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2493.5MB
*** Finished place_detail (0:04:43 mem=2493.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29625 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29625
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29625 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.169852e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.62 seconds, mem = 2466.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90739 
[NR-eGR]  Metal2   (2V)        127386  131610 
[NR-eGR]  Metal3   (3H)        169532   11318 
[NR-eGR]  Metal4   (4V)         88019    3932 
[NR-eGR]  Metal5   (5H)         46491     528 
[NR-eGR]  Metal6   (6V)          7747     253 
[NR-eGR]  Metal7   (7H)          3441       2 
[NR-eGR]  Metal8   (8V)             2       2 
[NR-eGR]  Metal9   (9H)            22       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       442638  238384 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 375257um
[NR-eGR] Total length: 442638um, number of vias: 238384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10470um, number of vias: 8165
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.65 seconds, mem = 2473.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:56.1, real=0:00:57.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2387.4M)
Extraction called for design 'tpu_top' of instances=25462 and nets=29645 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2387.402M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:02:13, real = 0:02:36, mem = 1680.3M, totSessionCpu=0:04:45 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2393.01)
Total number of fetched objects 29625
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2416.7 CPU=0:00:03.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2416.7 CPU=0:00:04.6 REAL=0:00:04.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:03.8/0:01:04.8 (1.0), totSession cpu/real = 0:04:51.7/0:05:42.0 (0.9), mem = 2416.7M
Current design density = 65.569280084, current maxLocal density = 0.98, new maxLocal density = 1.2
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:52.9/0:05:43.1 (0.9), mem = 2386.7M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   153|   312|    -0.82|     0|     0|     0.00|     0|     0|     0|     0|    -0.48|   -20.25|       0|       0|       0| 65.57%|          |         |
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -7.74|     102|       0|      61| 65.76%| 0:00:01.0|  2490.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -7.74|       0|       0|       1| 65.76%| 0:00:00.0|  2490.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -7.74|       0|       0|       0| 65.76%| 0:00:00.0|  2490.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2490.5M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:04:56.1/0:05:46.4 (0.9), mem = 2414.4M
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:02:24, real = 0:02:46, mem = 1724.2M, totSessionCpu=0:04:56 **
*** Timing NOT met, worst failing slack is -0.173
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:57.7/0:05:47.9 (0.9), mem = 2414.4M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 18 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.173 TNS Slack -7.739 Density 65.76
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.173|-4.569|
|reg2reg   |-0.171|-3.299|
|HEPG      |-0.171|-3.299|
|All Paths |-0.173|-7.739|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.171|   -0.173|  -3.299|   -7.739|   65.76%|   0:00:00.0| 2471.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][7][20]/D     |
|  -0.066|   -0.173|  -2.017|   -6.457|   65.80%|   0:00:02.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][5][19]/D     |
|  -0.054|   -0.173|  -0.578|   -5.090|   65.83%|   0:00:07.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
|  -0.054|   -0.173|  -0.242|   -4.801|   65.85%|   0:00:02.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
|  -0.054|   -0.173|  -0.229|   -4.793|   65.85%|   0:00:00.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
|  -0.054|   -0.173|  -0.229|   -4.793|   65.85%|   0:00:00.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:11.0 mem=2490.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=2490.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.173|-4.569|
|reg2reg   |-0.054|-0.229|
|HEPG      |-0.054|-0.229|
|All Paths |-0.173|-4.793|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.173 TNS Slack -4.793 Density 65.85
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.173|-4.569|
|reg2reg   |-0.054|-0.229|
|HEPG      |-0.054|-0.229|
|All Paths |-0.173|-4.793|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.6 real=0:00:12.0 mem=2490.8M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:13.0 (1.0), totSession cpu/real = 0:05:10.8/0:06:01.0 (0.9), mem = 2412.7M
End: GigaOpt Optimization in TNS mode
*** Timing NOT met, worst failing slack is -0.173
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:11.5/0:06:01.7 (0.9), mem = 2412.7M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 18 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.173 TNS Slack -4.793 Density 65.85
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.173|-4.569|
|reg2reg   |-0.054|-0.229|
|HEPG      |-0.054|-0.229|
|All Paths |-0.173|-4.793|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.054|   -0.173|  -0.229|   -4.793|   65.85%|   0:00:00.0| 2471.9M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
|   0.003|   -0.173|   0.000|   -4.569|   65.94%|   0:00:26.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][3][20]/D     |
|   0.023|   -0.173|   0.000|   -4.569|   65.96%|   0:00:08.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][1][20]/D     |
|   0.029|   -0.173|   0.000|   -4.569|   66.02%|   0:00:10.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][1][20]/D     |
|   0.048|   -0.173|   0.000|   -4.569|   66.07%|   0:00:14.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][3][20]/D     |
|   0.048|   -0.173|   0.000|   -4.569|   66.07%|   0:00:00.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][3][20]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.1 real=0:00:58.0 mem=2511.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.173|   -0.173|  -4.569|   -4.569|   66.07%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[2]/D            |
|  -0.103|   -0.103|  -3.437|   -3.437|   66.07%|   0:00:00.0| 2511.6M|        wc|  default| systolic/matrix_mul_2D_reg[3][3][18]/D     |
|  -0.026|   -0.026|  -0.280|   -0.280|   66.07%|   0:00:01.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[2]/D            |
|   0.017|    0.017|   0.000|    0.000|   66.07%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
|   0.068|    0.048|   0.000|    0.000|   66.08%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
|   0.068|    0.048|   0.000|    0.000|   66.08%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2511.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.8 real=0:00:59.0 mem=2511.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.068|0.000|
|reg2reg   |0.048|0.000|
|HEPG      |0.048|0.000|
|All Paths |0.048|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.068|0.000|
|reg2reg   |0.048|0.000|
|HEPG      |0.048|0.000|
|All Paths |0.048|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:59.5 real=0:00:59.0 mem=2511.6M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:01.0/0:01:00.8 (1.0), totSession cpu/real = 0:06:12.5/0:07:02.5 (0.9), mem = 2414.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.1/0:07:03.2 (0.9), mem = 2471.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.08
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.08%|        -|   0.000|   0.000|   0:00:00.0| 2471.7M|
|   65.41%|      766|  -0.001|  -0.002|   0:00:54.0| 2908.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 65.41
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:54.7) (real = 0:00:55.0) **
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:54.7/0:00:54.6 (1.0), totSession cpu/real = 0:07:07.8/0:07:57.8 (0.9), mem = 2908.9M
End: Area Reclaim Optimization (cpu=0:00:55, real=0:00:55, mem=2498.82M, totSessionCpu=0:07:08).
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:08.0/0:07:58.0 (0.9), mem = 2498.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29606 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
**WARN: (IMPPSP-2001):	There are 34 pins inside GCell located around position 64.72 181.07. This can make Early Global Router work slower, please verify if those pins are correctly placed.
**WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 251.11 145.16. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29606
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29606 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.163970e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-9)           (10-13)           (14-18)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        23( 0.06%)         4( 0.01%)         6( 0.02%)         1( 0.00%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        25( 0.01%)         4( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2522.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.9, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.338e+05 (1.66e+05 1.67e+05)
              Est.  stn bbox = 4.155e+05 (2.13e+05 2.03e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 2631.4M
Iteration  8: Total net bbox = 3.431e+05 (1.70e+05 1.73e+05)
              Est.  stn bbox = 4.263e+05 (2.17e+05 2.09e+05)
              cpu = 0:00:08.2 real = 0:00:08.0 mem = 2600.4M
Iteration  9: Total net bbox = 3.444e+05 (1.70e+05 1.74e+05)
              Est.  stn bbox = 4.269e+05 (2.16e+05 2.11e+05)
              cpu = 0:00:11.4 real = 0:00:11.0 mem = 2600.6M
Iteration 10: Total net bbox = 3.630e+05 (1.79e+05 1.84e+05)
              Est.  stn bbox = 4.450e+05 (2.25e+05 2.20e+05)
              cpu = 0:00:17.3 real = 0:00:17.0 mem = 2618.0M
Iteration 11: Total net bbox = 3.641e+05 (1.81e+05 1.83e+05)
              Est.  stn bbox = 4.459e+05 (2.27e+05 2.19e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 2625.0M
Move report: Timing Driven Placement moves 25463 insts, mean move: 4.63 um, max move: 87.63 um 
	Max move on inst (systolic/FE_OFC4725_n_5315): (224.60, 206.72) --> (138.69, 208.44)

Finished Incremental Placement (cpu=0:00:51.3, real=0:00:51.0, mem=2609.0M)
*** Starting place_detail (0:08:00 mem=2609.0M) ***
Total net bbox length = 3.761e+05 (1.903e+05 1.858e+05) (ext = 1.874e+04)
Move report: Detail placement moves 25462 insts, mean move: 0.55 um, max move: 19.79 um 
	Max move on inst (systolic/FE_OFC1712_weight_queue_7__7__0): (272.03, 285.36) --> (291.80, 285.38)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2577.0MB
Summary Report:
Instances move: 25462 (out of 25463 movable)
Instances flipped: 0
Mean displacement: 0.55 um
Max displacement: 19.79 um (Instance: systolic/FE_OFC1712_weight_queue_7__7__0) (272.033, 285.356) -> (291.8, 285.38)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 3.738e+05 (1.884e+05 1.855e+05) (ext = 1.873e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2577.0MB
*** Finished place_detail (0:08:03 mem=2577.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29606 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29606
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29606 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.150512e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2559.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90851 
[NR-eGR]  Metal2   (2V)        129097  131999 
[NR-eGR]  Metal3   (3H)        167300   11404 
[NR-eGR]  Metal4   (4V)         86459    4150 
[NR-eGR]  Metal5   (5H)         44971     536 
[NR-eGR]  Metal6   (6V)          7476     340 
[NR-eGR]  Metal7   (7H)          5232      14 
[NR-eGR]  Metal8   (8V)            14      13 
[NR-eGR]  Metal9   (9H)           111       2 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       440659  239309 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 373849um
[NR-eGR] Total length: 440659um, number of vias: 239309
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10513um, number of vias: 8251
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.67 seconds, mem = 2560.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:56.2, real=0:00:56.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2487.9M)
Extraction called for design 'tpu_top' of instances=25463 and nets=29627 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2487.871M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:05:33, real = 0:05:56, mem = 1740.5M, totSessionCpu=0:08:06 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2495.49)
Total number of fetched objects 29606
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2519.18 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2519.18 CPU=0:00:05.0 REAL=0:00:05.0)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:04.4/0:01:04.3 (1.0), totSession cpu/real = 0:08:12.4/0:09:02.2 (0.9), mem = 2519.2M
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:13.4/0:09:03.3 (0.9), mem = 2535.2M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   484|  1871|    -0.84|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|    -2.67|       0|       0|       0| 65.41%|          |         |
|     4|     8|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -1.40|     400|      10|     135| 66.17%| 0:00:03.0|  2654.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -1.40|       3|       0|       1| 66.18%| 0:00:00.0|  2654.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -1.40|       0|       0|       0| 66.18%| 0:00:00.0|  2654.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2654.6M) ***

*** Starting place_detail (0:08:20 mem=2589.6M) ***
Total net bbox length = 3.752e+05 (1.891e+05 1.861e+05) (ext = 1.872e+04)
Move report: Detail placement moves 1294 insts, mean move: 0.38 um, max move: 2.31 um 
	Max move on inst (systolic/matrix_mul_2D_reg[3][0][15]): (228.40, 134.90) --> (229.00, 133.19)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2577.1MB
Summary Report:
Instances move: 1294 (out of 25876 movable)
Instances flipped: 0
Mean displacement: 0.38 um
Max displacement: 2.31 um (Instance: systolic/matrix_mul_2D_reg[3][0][15]) (228.4, 134.9) -> (229, 133.19)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Total net bbox length = 3.755e+05 (1.893e+05 1.862e+05) (ext = 1.873e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2577.1MB
*** Finished place_detail (0:08:21 mem=2577.1M) ***
*** maximum move = 2.31 um ***
*** Finished re-routing un-routed nets (2572.1M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2588.1M) ***
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:08:22.1/0:09:12.0 (0.9), mem = 2512.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=2512.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.094  | -0.094  | -0.004  |
|           TNS (ns):| -1.398  | -1.393  | -0.004  |
|    Violating Paths:|   44    |   43    |    1    |
|          All Paths:|  3274   |  2828   |  3246   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.180%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:05:50, real = 0:06:13, mem = 1786.8M, totSessionCpu=0:08:23 **
*** Timing NOT met, worst failing slack is -0.094
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:22.9/0:09:12.8 (0.9), mem = 2512.2M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.094 TNS Slack -1.398 Density 66.18
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.004|-0.004|
|reg2reg   |-0.094|-1.393|
|HEPG      |-0.094|-1.393|
|All Paths |-0.094|-1.398|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.094|   -0.094|  -1.393|   -1.398|   66.18%|   0:00:01.0| 2569.4M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][0][19]/D     |
|  -0.057|   -0.057|  -0.987|   -0.991|   66.19%|   0:00:01.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][3][20]/D     |
|  -0.036|   -0.036|  -0.655|   -0.660|   66.20%|   0:00:01.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][20]/D     |
|  -0.026|   -0.026|  -0.259|   -0.264|   66.21%|   0:00:02.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][0][20]/D     |
|  -0.026|   -0.026|  -0.120|   -0.125|   66.23%|   0:00:03.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][0][20]/D     |
|  -0.020|   -0.020|  -0.076|   -0.080|   66.24%|   0:00:00.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][20]/D     |
|  -0.011|   -0.011|  -0.012|   -0.016|   66.25%|   0:00:01.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][19]/D     |
|  -0.001|   -0.004|  -0.001|   -0.005|   66.26%|   0:00:02.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][0][19]/D     |
|   0.011|   -0.004|   0.000|   -0.004|   66.29%|   0:00:02.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][0][20]/D     |
|   0.026|   -0.004|   0.000|   -0.004|   66.32%|   0:00:05.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][0][20]/D     |
|   0.038|   -0.004|   0.000|   -0.004|   66.35%|   0:00:04.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][7][20]/D     |
|   0.046|   -0.004|   0.000|   -0.004|   66.40%|   0:00:04.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][2][19]/D     |
|   0.046|   -0.004|   0.000|   -0.004|   66.40%|   0:00:00.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][2][19]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.2 real=0:00:26.0 mem=2588.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.004|   -0.004|  -0.004|   -0.004|   66.40%|   0:00:00.0| 2588.5M|        wc|  default| systolic/matrix_mul_2D_reg[4][4][20]/D     |
|   0.057|    0.046|   0.000|    0.000|   66.40%|   0:00:00.0| 2626.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][18]/D     |
|   0.057|    0.046|   0.000|    0.000|   66.40%|   0:00:00.0| 2626.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][18]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2626.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.5 real=0:00:26.0 mem=2626.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.057|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 66.40
*** Starting place_detail (0:08:50 mem=2588.7M) ***
Total net bbox length = 3.757e+05 (1.894e+05 1.863e+05) (ext = 1.873e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2588.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 442 insts, mean move: 0.66 um, max move: 3.51 um 
	Max move on inst (systolic/FE_RC_440_0): (209.00, 61.37) --> (210.80, 63.08)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2576.2MB
Summary Report:
Instances move: 442 (out of 25987 movable)
Instances flipped: 1
Mean displacement: 0.66 um
Max displacement: 3.51 um (Instance: systolic/FE_RC_440_0) (209, 61.37) -> (210.8, 63.08)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX6
Total net bbox length = 3.760e+05 (1.896e+05 1.864e+05) (ext = 1.873e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2576.2MB
*** Finished place_detail (0:08:52 mem=2576.2M) ***
*** maximum move = 3.51 um ***
*** Finished re-routing un-routed nets (2572.2M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2588.3M) ***
** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 66.40
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.057|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:28.3 real=0:00:29.0 mem=2588.3M) ***

*** WnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:29.7/0:00:30.0 (1.0), totSession cpu/real = 0:08:52.6/0:09:42.8 (0.9), mem = 2508.2M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:53.1/0:09:43.2 (0.9), mem = 2565.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.40
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.40%|        -|   0.000|   0.000|   0:00:00.0| 2565.4M|
|   65.73%|      708|  -0.001|  -0.001|   0:00:51.0| 2984.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 65.73
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:51.8) (real = 0:00:52.0) **
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:51.8/0:00:51.7 (1.0), totSession cpu/real = 0:09:44.9/0:10:34.9 (0.9), mem = 2984.5M
End: Area Reclaim Optimization (cpu=0:00:52, real=0:00:52, mem=2587.43M, totSessionCpu=0:09:45).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:45.3/0:10:35.4 (0.9), mem = 2644.7M
Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 65.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   65.73%|        -|  -0.001|  -0.001|   0:00:00.0| 2644.7M|
|   65.73%|        0|  -0.001|  -0.001|   0:00:00.0| 2644.7M|
|   65.68%|       30|  -0.001|  -0.001|   0:00:03.0| 2663.7M|
|   65.46%|      349|   0.000|   0.000|   0:00:03.0| 2663.7M|
|   65.45%|        8|   0.000|   0.000|   0:00:01.0| 2663.7M|
|   65.45%|        1|   0.000|   0.000|   0:00:00.0| 2663.7M|
|   65.45%|        0|   0.000|   0.000|   0:00:00.0| 2663.7M|
|   65.45%|        0|   0.000|   0.000|   0:00:00.0| 2663.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.45
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 608 skipped = 0, called in commitmove = 358, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
*** Starting place_detail (0:09:53 mem=2663.7M) ***
Total net bbox length = 3.756e+05 (1.894e+05 1.861e+05) (ext = 1.873e+04)
Move report: Detail placement moves 811 insts, mean move: 1.14 um, max move: 5.33 um 
	Max move on inst (systolic/mul_98_38_I1_I7_g4033): (60.80, 124.64) --> (61.00, 119.51)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2650.8MB
Summary Report:
Instances move: 811 (out of 25511 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 5.33 um (Instance: systolic/mul_98_38_I1_I7_g4033) (60.8, 124.64) -> (61, 119.51)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 3.762e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2650.8MB
*** Finished place_detail (0:09:54 mem=2650.8M) ***
*** maximum move = 5.33 um ***
*** Finished re-routing un-routed nets (2647.8M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2663.8M) ***
*** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:09:54.4/0:10:44.5 (0.9), mem = 2663.8M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=2587.71M, totSessionCpu=0:09:54).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:54.7/0:10:44.7 (0.9), mem = 2587.7M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5|    40|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.45%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       5|       0|       2| 65.45%| 0:00:00.0|  2683.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.45%| 0:00:00.0|  2683.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2683.1M) ***

*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:09:56.4/0:10:46.4 (0.9), mem = 2586.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:09:56 mem=2586.0M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2586.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 12 insts, mean move: 1.76 um, max move: 4.02 um 
	Max move on inst (systolic/g110216): (106.00, 54.53) --> (106.60, 57.95)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2559.3MB
Summary Report:
Instances move: 12 (out of 25516 movable)
Instances flipped: 0
Mean displacement: 1.76 um
Max displacement: 4.02 um (Instance: systolic/g110216) (106, 54.53) -> (106.6, 57.95)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2559.3MB
*** Finished place_detail (0:09:57 mem=2559.3M) ***
Register exp ratio and priority group on 0 nets on 29648 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'tpu_top' of instances=25516 and nets=29669 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2558.934M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2566.47)
Total number of fetched objects 29648
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2582.16 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2582.16 CPU=0:00:04.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:10:05 mem=2582.2M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29648 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29648
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29648 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160840e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.59 sec, Curr Mem: 2590.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:07:33, real = 0:07:56, mem = 1822.7M, totSessionCpu=0:10:06 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3274   |  2828   |  3246   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:07:35, real = 0:07:59, mem = 1826.2M, totSessionCpu=0:10:08 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         2841
Multi-Bit FF Count           :            0
Total Bit Count              :         2841
Total FF Count               :         2841
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      590.519
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             2841                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         456.18            480          0.000 ns          0.002 ns  opt_design_prects
Info: final physical memory for 2 CRR processes is 566.45MB.
Info: Summary of CRR changes:
      - Timing transform commits:      51
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:09:31, real = 0:09:57, mem = 2460.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPPSP-2001          2  There are %d pins inside GCell located a...
WARNING   TCLCMD-513          94  The software could not find a matching o...
*** Message Summary: 100 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:09:30.5/0:09:56.3 (1.0), totSession cpu/real = 0:10:08.9/0:11:01.6 (0.9), mem = 2460.4M
@@file 49: write_db placeOpt  ;
default_mapping_tc_2 default_mapping_tc_1
#% Begin save design ... (date=04/28 00:56:36, mem=1718.6M)
% Begin Save ccopt configuration ... (date=04/28 00:56:36, mem=1718.6M)
% End Save ccopt configuration ... (date=04/28 00:56:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1719.4M, current mem=1719.4M)
% Begin Save netlist data ... (date=04/28 00:56:36, mem=1719.5M)
Writing Binary DB to placeOpt/tpu_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/28 00:56:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1719.5M, current mem=1719.5M)
Saving symbol-table file ...
Saving congestion map file placeOpt/tpu_top.route.congmap.gz ...
% Begin Save AAE data ... (date=04/28 00:56:36, mem=1720.3M)
Saving AAE Data ...
% End Save AAE data ... (date=04/28 00:56:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.4M, current mem=1720.4M)
Saving preference file placeOpt/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=04/28 00:56:38, mem=1725.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/28 00:56:39, total cpu=0:00:00.1, real=0:00:01.0, peak res=1725.2M, current mem=1725.2M)
Saving PG file placeOpt/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Mon Apr 28 00:56:39 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2462.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/28 00:56:39, mem=1725.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/28 00:56:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1725.3M, current mem=1725.3M)
% Begin Save routing data ... (date=04/28 00:56:39, mem=1725.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2462.9M) ***
% End Save routing data ... (date=04/28 00:56:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=1725.7M, current mem=1725.7M)
Saving property file placeOpt/tpu_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2465.9M) ***
Saving rc congestion map placeOpt/tpu_top.congmap.gz ...
% Begin Save power constraints data ... (date=04/28 00:56:40, mem=1726.1M)
% End Save power constraints data ... (date=04/28 00:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1726.2M, current mem=1726.2M)
rccorners
rccorners
rccorners
Generated self-contained design placeOpt
#% End save design ... (date=04/28 00:56:40, total cpu=0:00:02.8, real=0:00:04.0, peak res=1729.0M, current mem=1729.0M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 49: # Save placement optimization database
@file 50:
@file 51: # --- Clock Tree Synthesis (CTS) ---
@@file 52: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2841 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 2841 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@@file 53: ccopt_design
#% Begin ccopt_design (date=04/28 00:56:42, mem=1698.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:10:13.9/0:11:08.1 (0.9), mem = 2479.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_flow_effort                                             extreme
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       0.9
extract_rc_total_cap_threshold                                 0.0
opt_area_recovery                                              true
opt_drv_margin                                                 0.0
opt_exp_flow_effort_extreme                                    true
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    true
opt_reclaim_area_restructuring_effort                          high
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { bc }
opt_view_pruning_setup_views_active_list                       { wc }
opt_view_pruning_setup_views_persistent_list                   { wc}
opt_view_pruning_tdgr_setup_views_persistent_list              { wc}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                38.8
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort extreme' => 'setOptMode -usefulSkewCCOpt extreme' 
Using CCOpt effort extreme.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2479.7M, init mem=2479.7M)
*info: Placed = 25516         
*info: Unplaced = 0           
Placement Density:65.45%(64808/99011)
Placement Density (including fixed std cells):65.45%(64808/99011)
Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2479.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_route_type is set for at least one object
    cts_target_max_transition_time_sdc is set for at least one object
  Private non-default attributes:
    ccopt_cluster_when_starting_skew_adjustment: true (default: false)
    ccopt_mini_not_full_band_size_factor: 0 (default: 100)
    ccopt_r2r_iterations: 5 (default: 1)
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 99011.052um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 69.286um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=69.286um, saturatedSlew=0.091ns, speed=472.620um per ns, cellArea=34.552um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=45.102um, saturatedSlew=0.088ns, speed=531.863um per ns, cellArea=30.331um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.203um per ns, cellArea=59.911um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.399um per ns, cellArea=54.465um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2841
  Delay constrained sinks:     2841
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2841 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
  misc counts      : r=1, pp=4
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk           2841
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 4
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch      4
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none              4
---------------------
Total             4
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
CCOpt configuration status: all checks passed.
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.9 real=0:00:01.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Running CCOpt...
External - opt_design -ccopt...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1716.0M, totSessionCpu=0:10:23 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:23.2/0:11:17.3 (0.9), mem = 2482.6M
**INFO: set_db design_flow_effort extreme -> setting 'set_db -effort high' for the duration of this command.
**INFO: set_db design_flow_effort extreme -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/package/eda/cadence/GENUS211.7/bin/genus'.
      Genus workers will not check out additional licenses.
**opt_design ... cpu = 0:00:02, real = 0:00:11, mem = 1728.8M, totSessionCpu=0:10:25 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2478.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2494.15)
Total number of fetched objects 29648
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2517.84 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2517.84 CPU=0:00:04.9 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:10:32 mem=2517.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.002  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3274   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.455%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:19, mem = 1741.6M, totSessionCpu=0:10:33 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.6/0:00:18.5 (0.5), totSession cpu/real = 0:10:32.7/0:11:35.8 (0.9), mem = 2487.8M
** INFO : this run is activating 'opt_all_end_points' option
** INFO : the automation is 'placeOptPostCts'
#optDebug: fT-E <X 2 0 0 1>
*** ClockClustering #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:33.5/0:11:36.6 (0.9), mem = 2487.8M
CCOptHook: Starting clustering and global balancing
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2841 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2841 clock tree sinks)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_route_type is set for at least one object
    cts_target_max_transition_time_sdc is set for at least one object
  Private non-default attributes:
    ccopt_cluster_when_starting_skew_adjustment: true (default: false)
    ccopt_implementation_move_sinks_up_into_windows: false (default: true)
    ccopt_mini_not_full_band_size_factor: 0 (default: 100)
    ccopt_r2r_iterations: 5 (default: 1)
    cts_approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: true (default: false)
    cts_manage_local_overskew: true (default: false)
    cts_reduce_clock_tree_power_after_constraint_analysis: true (default: false)
    cts_skip_reclustering_to_reduce_power: true (default: false)
    cts_skip_reducing_total_underdelay: false (default: true)
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 99011.052um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 69.286um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=69.286um, saturatedSlew=0.091ns, speed=472.620um per ns, cellArea=34.552um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=45.102um, saturatedSlew=0.088ns, speed=531.863um per ns, cellArea=30.331um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.203um per ns, cellArea=59.911um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.399um per ns, cellArea=54.465um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2841
  Delay constrained sinks:     2841
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2841 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
  misc counts      : r=1, pp=4
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk           2841
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 4
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch      4
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none              4
---------------------
Total             4
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Validating CTS configuration...
Using cell based legalization.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2841 clock sinks

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk           2841
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 4
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch      4
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none              4
---------------------
Total             4
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Clock tree timing engine global stage delay update for max_delay:setup.late...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Using cell based legalization.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ..    .40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:10:36 mem=2478.3M) ***
Total net bbox length = 3.763e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2465.8MB
Summary Report:
Instances move: 0 (out of 25516 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.763e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2465.8MB
*** Finished place_detail (0:10:37 mem=2465.8M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.6 real=0:00:01.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  Fixing fanout violations...
    Fixed 0 fanout violations using 0 drivers. Unable to fix 1 violations.
    Clock DAG stats after 'Fixing fanout violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing fanout violations':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing fanout violations':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing fanout violations':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29668 (unrouted=21, trialRouted=29108, noStatus=539, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6293 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6293
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29648 nets ( ignored 29647 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.994950e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90703 
[NR-eGR]  Metal2   (2V)        127233  131565 
[NR-eGR]  Metal3   (3H)        163924   12439 
[NR-eGR]  Metal4   (4V)         88830    5324 
[NR-eGR]  Metal5   (5H)         48295     579 
[NR-eGR]  Metal6   (6V)          7188     363 
[NR-eGR]  Metal7   (7H)          5077      18 
[NR-eGR]  Metal8   (8V)            15      11 
[NR-eGR]  Metal9   (9H)            95       2 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       440657  241004 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 376281um
[NR-eGR] Total length: 440657um, number of vias: 241004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10471um, number of vias: 7202
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2841 
[NR-eGR]  Metal2   (2V)          4948  4280 
[NR-eGR]  Metal3   (3H)          5252    81 
[NR-eGR]  Metal4   (4V)           272     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10471  7202 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 633um
[NR-eGR] Total length: 10471um, number of vias: 7202
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10471um, number of vias: 7202
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 2463.86 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.0)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29668 (unrouted=21, trialRouted=29108, noStatus=539, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (ClockClustering #1 / ccopt_design #1) : totSession cpu/real = 0:10:38.5/0:11:41.6 (0.9), mem = 2463.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 8920
[NR-eGR] Read 29648 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29647
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29647 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.063747e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2484.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91024 
[NR-eGR]  Metal2   (2V)        127116  130812 
[NR-eGR]  Metal3   (3H)        165537   11780 
[NR-eGR]  Metal4   (4V)         88925    4230 
[NR-eGR]  Metal5   (5H)         46862     555 
[NR-eGR]  Metal6   (6V)          7344     354 
[NR-eGR]  Metal7   (7H)          5193      31 
[NR-eGR]  Metal8   (8V)            21      29 
[NR-eGR]  Metal9   (9H)           369       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       441368  238817 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 376281um
[NR-eGR] Total length: 441368um, number of vias: 238817
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.64 seconds, mem = 2478.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
*** IncrReplace #1 [finish] (ClockClustering #1 / ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:10:39.7/0:11:42.8 (0.9), mem = 2478.0M
    Congestion Repair done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:02.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'tpu_top' of instances=25516 and nets=29669 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2477.973M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.4 real=0:00:03.4)
  Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.8 real=0:00:05.8)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular               0
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                 0
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -----------------------------------------------------------------------------
  Fanout      -        1       2741          0        2741    [2741]
  -----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.100       1       0.000       0.000      0.000    0.000    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Applying movement limits...
Applying movement limits done.
Validating CTS configuration...
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2841 clock sinks

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk           2841
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 4
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch      4
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none              4
---------------------
Total             4
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - trialRoute...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2468.13 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29648 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29648
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29648 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160840e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91024 
[NR-eGR]  Metal2   (2V)        127375  132120 
[NR-eGR]  Metal3   (3H)        166003   11648 
[NR-eGR]  Metal4   (4V)         89227    4227 
[NR-eGR]  Metal5   (5H)         46710     539 
[NR-eGR]  Metal6   (6V)          6779     355 
[NR-eGR]  Metal7   (7H)          5173      31 
[NR-eGR]  Metal8   (8V)            20      29 
[NR-eGR]  Metal9   (9H)           370       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       441658  239975 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 376281um
[NR-eGR] Total length: 441658um, number of vias: 239975
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10505um, number of vias: 8199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 2482.25 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Leaving CCOpt scope - trialRoute done. (took cpu=0:00:02.1 real=0:00:02.1)
Calculating clock latencies for useful skew...
Using cell based legalization.
Clock tree timing engine global stage delay update for max_delay:setup.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
Calculating clock latencies for useful skew done. (took cpu=0:00:00.8 real=0:00:00.8)
Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 13 variables and 21 constraints; tolerance 1
No skew group targets were slackened
Best achievable insertion delay respecting ccopt_initial skew groups is 0.000ns, targetting a maximum insertion delay of 0.000ns
Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 19 constraints; tolerance 1
No skew group targets were slackened
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'tpu_top' of instances=25516 and nets=29669 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2518.371M)
Start delay calculation (fullDC) (1 T). (MEM=2531.99)
Total number of fetched objects 29648
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 29648
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2563.68 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2563.68 CPU=0:00:02.1 REAL=0:00:02.0)
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.6 real=0:00:05.6)
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns

Skew group insertion delays
===========================

---------------------------------------------------------------------------------
Timing Corner           Skew Group      Min ID    Max ID    Avg ID    Std.Dev. ID
                                        (ns)      (ns)      (ns)      (ns)
---------------------------------------------------------------------------------
max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000        0.000
---------------------------------------------------------------------------------

CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:46.0
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2498.05)
Total number of fetched objects 29648
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2517.12 CPU=0:00:04.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2517.12 CPU=0:00:04.8 REAL=0:00:04.0)

------------------------------------------------------------------
     Summary (cpu=0.39min real=0.38min mem=2462.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.081  |
|           TNS (ns):| -1.131  |
|    Violating Paths:|   69    |
|          All Paths:|  3274   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (72)      |   -0.078   |      9 (72)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.455%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:34, real = 0:00:44, mem = 1706.3M, totSessionCpu=0:10:58 **
*** ClockClustering #1 [finish] (ccopt_design #1) : cpu/real = 0:00:24.1/0:00:24.0 (1.0), totSession cpu/real = 0:10:57.5/0:12:00.5 (0.9), mem = 2478.3M
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:57.6/0:12:00.6 (0.9), mem = 2478.3M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 11

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:10:59.0/0:12:02.0 (0.9), mem = 2602.9M
*** Starting optimizing excluded clock nets MEM= 2602.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2602.9M) ***
*** Starting optimizing excluded clock nets MEM= 2602.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2602.9M) ***
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:59.0/0:12:02.0 (0.9), mem = 2602.9M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:11:00.1/0:12:03.1 (0.9), mem = 2603.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:01.0/0:12:03.9 (0.9), mem = 2603.1M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    99|   326|    -0.13|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.13|       0|       0|       0| 65.45%|          |         |
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.09|      80|       2|      31| 65.60%| 0:00:01.0|  2698.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.09|       1|       0|       0| 65.61%| 0:00:00.0|  2698.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.09|       0|       0|       0| 65.61%| 0:00:00.0|  2698.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2698.5M) ***

*** Starting place_detail (0:11:04 mem=2681.5M) ***
Total net bbox length = 3.766e+05 (1.899e+05 1.867e+05) (ext = 1.873e+04)
Move report: Detail placement moves 461 insts, mean move: 0.38 um, max move: 1.91 um 
	Max move on inst (systolic/FE_OFC6118_FE_OFN3513_n_2508): (46.20, 227.24) --> (46.40, 228.95)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2670.7MB
Summary Report:
Instances move: 461 (out of 25599 movable)
Instances flipped: 0
Mean displacement: 0.38 um
Max displacement: 1.91 um (Instance: systolic/FE_OFC6118_FE_OFN3513_n_2508) (46.2, 227.24) -> (46.4, 228.95)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
Total net bbox length = 3.767e+05 (1.900e+05 1.867e+05) (ext = 1.873e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2670.7MB
*** Finished place_detail (0:11:05 mem=2670.7M) ***
*** maximum move = 1.91 um ***
*** Finished re-routing un-routed nets (2666.7M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2682.7M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:11:06.0/0:12:08.9 (0.9), mem = 2606.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:43, real = 0:00:52, mem = 1822.7M, totSessionCpu=0:11:06 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:06.0/0:12:09.0 (0.9), mem = 2606.7M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
Info: initial physical memory for 2 CRR processes is 563.27MB.
** GigaOpt Global Opt WNS Slack -0.081  TNS Slack -1.093 
+--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.081|  -1.093|   65.61%|   0:00:00.0| 2663.9M|        wc|  default| systolic/matrix_mul_2D_reg[6][1][19]/D     |
|  -0.050|  -0.252|   65.62%|   0:00:02.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[2][5][19]/D     |
|  -0.050|  -0.252|   65.62%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[2][5][19]/D     |
|  -0.050|  -0.252|   65.62%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[2][5][19]/D     |
|  -0.037|  -0.152|   65.62%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[0][7][19]/D     |
|  -0.017|  -0.048|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[1][3][19]/D     |
|  -0.017|  -0.048|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[1][3][19]/D     |
|  -0.017|  -0.048|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[1][3][19]/D     |
|  -0.015|  -0.025|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
|  -0.015|  -0.025|   65.63%|   0:00:01.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
|  -0.015|  -0.025|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
|  -0.015|  -0.025|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
|   0.000|   0.000|   65.63%|   0:00:00.0| 2691.0M|        NA|       NA| NA                                         |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2691.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2691.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:10.0 (0.4), totSession cpu/real = 0:11:10.4/0:12:19.1 (0.9), mem = 2612.9M
End: GigaOpt Global Optimization
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:10.7/0:12:19.4 (0.9), mem = 2670.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 11
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.63
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   65.63%|        -|   0.000|   0.000|   0:00:00.0| 2672.1M|
|   65.53%|      105|   0.000|   0.000|   0:00:08.0| 2691.2M|
|   65.53%|        3|   0.000|   0.000|   0:00:00.0| 2691.2M|
|   65.53%|        0|   0.000|   0.000|   0:00:00.0| 2691.2M|
|   65.48%|       26|   0.000|   0.000|   0:00:03.0| 2691.2M|
|   65.41%|      112|   0.000|   0.000|   0:00:02.0| 2691.2M|
|   65.41%|        6|   0.000|   0.000|   0:00:00.0| 2691.2M|
|   65.41%|        0|   0.000|   0.000|   0:00:00.0| 2691.2M|
|   65.41%|        0|   0.000|   0.000|   0:00:01.0| 2691.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.41
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:14.2) (real = 0:00:15.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:14.2/0:00:14.2 (1.0), totSession cpu/real = 0:11:24.9/0:12:33.5 (0.9), mem = 2691.2M
Executing incremental physical updates
Executing incremental physical updates
*** Starting place_detail (0:11:25 mem=2691.2M) ***
Total net bbox length = 3.767e+05 (1.900e+05 1.867e+05) (ext = 1.873e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 10.280%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2691.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2894 insts, mean move: 1.50 um, max move: 10.80 um 
	Max move on inst (write_out/FE_OFC5823_n_2): (240.00, 158.84) --> (250.80, 158.84)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2696.2MB
Summary Report:
Instances move: 2894 (out of 25456 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 10.80 um (Instance: write_out/FE_OFC5823_n_2) (240, 158.84) -> (250.8, 158.84)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2696.2MB
*** Finished place_detail (0:11:28 mem=2696.2M) ***
Ripped up 2 affected routes.
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2598.14M, totSessionCpu=0:11:28).
Re-routed 2 nets
Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2598.141M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2590.14)
Total number of fetched objects 29588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2621.83 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2621.83 CPU=0:00:04.5 REAL=0:00:05.0)
CCOptHook: Starting main GigaOpt + CCOpt optimization
CCOptHook: Finished main GigaOpt + CCOpt optimization
CCOptHook: Starting implementation
Enabling path groups and categories...
Enabling path groups and categories done.
No fragment mode clusters, so recalculating windows now
CCOptDebug: Before implementation: reg2reg* WNS 0.001ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS 0.001ns TNS 0.000ns; Real time 0:01:37
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o systolic/weight_queue_reg[2][7][3]
| |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
| |            location=(207.675,101.810) slew=(launch: 0.000ns, capture: 0.000ns)
| |   slack 0.001ns .../Q -> .../D (distance: 238.265um)
| |                 delays=(launch: 0.000ns, datapath: 4.899ns, capture: 0.000ns, adjust: 4.900ns)
| |                 launch/capture clock clk in analysis view wc
| |                 path group reg2reg
| o systolic/matrix_mul_2D_reg[2][7][20]
| |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
| |            location=(281.875,68.810) slew=(launch: 0.000ns, capture: 0.000ns)
| |     shared adjustment point
`-o systolic/weight_queue_reg[2][7][3]
  |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
  |            location=(207.675,101.810) slew=(launch: 0.000ns, capture: 0.000ns)
  |   *WNS* 0.001ns .../Q -> .../D (distance: 238.265um)
  |                 delays=(launch: 0.000ns, datapath: 4.899ns, capture: 0.000ns, adjust: 4.900ns)
  |                 launch/capture clock clk in analysis view wc
  |                 path group reg2reg
,-o systolic/matrix_mul_2D_reg[2][7][20]
| |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
| |            location=(281.875,68.810) slew=(launch: 0.000ns, capture: 0.000ns)
| |     shared adjustment point
| o systolic/weight_queue_reg[2][7][3]
| |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
| |            location=(207.675,101.810) slew=(launch: 0.000ns, capture: 0.000ns)
| |   slack 0.001ns .../Q -> .../D (distance: 238.265um)
| |                 delays=(launch: 0.000ns, datapath: 4.899ns, capture: 0.000ns, adjust: 4.900ns)
| |                 launch/capture clock clk in analysis view wc
| |                 path group reg2reg
`-o systolic/matrix_mul_2D_reg[2][7][20]

Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2584.84)
*** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
Total number of fetched objects 29588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2616.53 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2616.53 CPU=0:00:04.8 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.0 real=0:00:06.0)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
Updating latch analysis done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.

Useful skew: advancing
======================

Found 0 advances (0.000% of 2841 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 2841 clock tree sinks)

Clock DAG stats before implementation:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
  misc counts      : r=1, pp=4
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations before implementation:
  Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
Clock DAG primary half-corner transition distribution before implementation:
  Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
All clock gates may be sized in the implementation step.
Implementing clock schedule...
  Preparing To Balance...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before legalizing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before legalizing clock trees:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution before legalizing clock trees:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Clock tree legalization - There are no Movements:
  =================================================
  
  ---------------------------------------------
  Movement (um)    Desired     Achieved    Node
                   location    location    
  ---------------------------------------------
    (empty table)
  ---------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation...
  Stage::Balancing...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
          misc counts      : r=1, pp=4
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
          misc counts      : r=1, pp=4
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
          misc counts      : r=1, pp=4
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
          misc counts      : r=1, pp=4
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing total underdelay...
    Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
    Moving gates: ...20% ...40% ...60% ...80% ...100% 
    Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
    Clock DAG stats after 'Reducing total underdelay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing total underdelay':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing total underdelay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
        misc counts      : r=1, pp=4
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:11:47 mem=2570.3M) ***
Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2557.8MB
Summary Report:
Instances move: 0 (out of 25456 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2557.8MB
*** Finished place_detail (0:11:48 mem=2557.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.9 real=0:00:02.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29608 (unrouted=21, trialRouted=29210, noStatus=377, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6293 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6293
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29588 nets ( ignored 29587 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962460e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90840 
[NR-eGR]  Metal2   (2V)        129211  130796 
[NR-eGR]  Metal3   (3H)        167902   11482 
[NR-eGR]  Metal4   (4V)         87616    4121 
[NR-eGR]  Metal5   (5H)         45170     509 
[NR-eGR]  Metal6   (6V)          6357     321 
[NR-eGR]  Metal7   (7H)          4889      21 
[NR-eGR]  Metal8   (8V)            13      18 
[NR-eGR]  Metal9   (9H)           139       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       441299  238110 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 375422um
[NR-eGR] Total length: 441299um, number of vias: 238110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10452um, number of vias: 7199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2841 
[NR-eGR]  Metal2   (2V)          4935  4278 
[NR-eGR]  Metal3   (3H)          5273    80 
[NR-eGR]  Metal4   (4V)           245     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10452  7199 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 633um
[NR-eGR] Total length: 10452um, number of vias: 7199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10452um, number of vias: 7199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.88 sec, Curr Mem: 2562.64 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29608 (unrouted=21, trialRouted=29210, noStatus=377, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2562.641M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Detected clock skew data from CCOPT
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
          misc counts      : r=1, pp=4
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
            misc counts      : r=1, pp=4
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          No valid skewGroupMode. Not removing long paths
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
            misc counts      : r=1, pp=4
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
            misc counts      : r=1, pp=4
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
          misc counts      : r=1, pp=4
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:11:50 mem=2578.8M) ***
Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2558.3MB
Summary Report:
Instances move: 0 (out of 25456 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2558.3MB
*** Finished place_detail (0:11:51 mem=2558.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.4 real=0:00:03.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29608 (unrouted=21, trialRouted=29210, noStatus=377, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6293 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6293
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 29588 nets ( ignored 29587 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962460e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90840 
[NR-eGR]  Metal2   (2V)        129211  130796 
[NR-eGR]  Metal3   (3H)        167902   11482 
[NR-eGR]  Metal4   (4V)         87616    4121 
[NR-eGR]  Metal5   (5H)         45170     509 
[NR-eGR]  Metal6   (6V)          6357     321 
[NR-eGR]  Metal7   (7H)          4889      21 
[NR-eGR]  Metal8   (8V)            13      18 
[NR-eGR]  Metal9   (9H)           139       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       441299  238110 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 375422um
[NR-eGR] Total length: 441299um, number of vias: 238110
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10452um, number of vias: 7199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2841 
[NR-eGR]  Metal2   (2V)          4935  4278 
[NR-eGR]  Metal3   (3H)          5273    80 
[NR-eGR]  Metal4   (4V)           245     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10452  7199 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 633um
[NR-eGR] Total length: 10452um, number of vias: 7199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10452um, number of vias: 7199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.91 sec, Curr Mem: 2563.19 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.0 real=0:00:01.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Mon Apr 28 00:58:35 2025
#
#num needed restored net=0
#need_extraction net=0 (total=29609)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 10452 um.
#Total half perimeter of net bounding box = 634 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 4935 um.
#Total wire length on LAYER Metal3 = 5273 um.
#Total wire length on LAYER Metal4 = 245 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7199
#Up-Via Summary (total 7199):
#           
#-----------------------
# Metal1           2841
# Metal2           4278
# Metal3             80
#-----------------------
#                  7199 
#
#Start routing data preparation on Mon Apr 28 00:58:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 29607 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.46 (MB), peak = 2197.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1803.58 (MB), peak = 2197.52 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#
#Distribution of nets:
#Largest net has 2842 pins
#  
# #pin range           #net       %
#------------------------------------
#          2           22142 ( 74.8%)
#          3            3526 ( 11.9%)
#          4            1573 (  5.3%)
#          5             389 (  1.3%)
#          6             290 (  1.0%)
#          7             248 (  0.8%)
#          8             134 (  0.5%)
#          9             120 (  0.4%)
#  10  -  19             933 (  3.2%)
#  20  -  29              61 (  0.2%)
#  30  -  39              68 (  0.2%)
#  40  -  49              38 (  0.1%)
#  50  -  59              37 (  0.1%)
#  60  -  69              24 (  0.1%)
#  70  -  79               4 (  0.0%)
#     >=2000               1 (  0.0%)
#
#Total: 29609 nets, 29588 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            1 ( 0.0%)
#  Clock                          1
#  Prefer layer range             1
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#          *  Metal3          -------           1 (  0.0%)
#
#1 net selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.04 (MB)
#Total memory = 1916.06 (MB)
#Peak memory = 2197.52 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB
#
#Wire/Via statistics after line assignment ...
#Total wire length = 10374 um.
#Total half perimeter of net bounding box = 634 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 4937 um.
#Total wire length on LAYER Metal3 = 5195 um.
#Total wire length on LAYER Metal4 = 242 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7626
#Up-Via Summary (total 7626):
#           
#-----------------------
# Metal1           2841
# Metal2           4708
# Metal3             77
#-----------------------
#                  7626 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 51.93 (MB)
#Total memory = 1839.60 (MB)
#Peak memory = 2197.52 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   CutSpc   Totals
#	Metal1        0        0        0
#	Metal2        1        2        3
#	Metal3        3        0        3
#	Totals        4        2        6
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1841.48 (MB), peak = 2197.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.25 (MB), peak = 2197.52 (MB)
#Complete Detail Routing.
#Total wire length = 10426 um.
#Total half perimeter of net bounding box = 634 um.
#Total wire length on LAYER Metal1 = 6 um.
#Total wire length on LAYER Metal2 = 4906 um.
#Total wire length on LAYER Metal3 = 5259 um.
#Total wire length on LAYER Metal4 = 256 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5784
#Up-Via Summary (total 5784):
#           
#-----------------------
# Metal1           2841
# Metal2           2863
# Metal3             80
#-----------------------
#                  5784 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.57 (MB)
#Total memory = 1849.26 (MB)
#Peak memory = 2197.52 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.66 (MB)
#Total memory = 1849.26 (MB)
#Peak memory = 2197.52 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 69.25 (MB)
#Total memory = 1858.05 (MB)
#Peak memory = 2197.52 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Apr 28 00:58:49 2025
#
        NanoRoute done. (took cpu=0:00:14.7 real=0:00:14.7)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2621.84 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5782
[NR-eGR] Read 29588 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29587
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29587 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.055214e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             6   90888 
[NR-eGR]  Metal2   (2V)        127014  129349 
[NR-eGR]  Metal3   (3H)        164890   11915 
[NR-eGR]  Metal4   (4V)         89271    4242 
[NR-eGR]  Metal5   (5H)         47169     560 
[NR-eGR]  Metal6   (6V)          7057     326 
[NR-eGR]  Metal7   (7H)          4904      14 
[NR-eGR]  Metal8   (8V)             8      13 
[NR-eGR]  Metal9   (9H)            92       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       440411  237307 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 375422um
[NR-eGR] Total length: 440411um, number of vias: 237307
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 1.18 sec, Curr Mem: 2635.94 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2646.969M)
Compute RC Scale Done ...
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.8 real=0:00:03.8)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29608 (unrouted=21, trialRouted=29587, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.6 real=0:00:19.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2647.047M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  CCOpt::Phase::Routing done. (took cpu=0:00:20.4 real=0:00:20.4)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
    
    Detected clock skew data from CCOPT
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
        misc counts      : r=1, pp=4
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
        misc counts      : r=1, pp=4
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
      misc counts      : r=1, pp=4
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29608 (unrouted=21, trialRouted=29587, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
    misc counts      : r=1, pp=4
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.5)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular               0
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                 0
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -----------------------------------------------------------------------------
  Fanout      -        1       2741          0        2741    [2741]
  -----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.100       1       0.000       0.000      0.000    0.000    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Implementing clock schedule done.

Implementation violations summary
=================================

Potential slack lost in implementation : 0.000ns


Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2710.28)
*** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
Total number of fetched objects 29588
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2725.96 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2725.96 CPU=0:00:04.7 REAL=0:00:05.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:05.9 real=0:00:05.9)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.5 real=0:00:00.5)
Updating latch analysis done.
CCOptDebug: After implementation: reg2reg* WNS -0.047ns TNS -0.146ns; HEPG WNS -0.047ns TNS -0.146ns; all paths WNS -0.047ns TNS -0.150ns; Real time 0:02:19
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Info: Done creating the CCOpt slew target map.
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:19.0/0:13:27.5 (0.9), mem = 2640.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:12:19.2/0:13:27.7 (0.9), mem = 2640.4M
End: GigaOpt Route Type Constraints Refinement
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:19.3/0:13:27.8 (0.9), mem = 2640.4M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.047 TNS Slack -0.150 Density 65.41
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.004|-0.004|
|reg2reg   |-0.047|-0.146|
|HEPG      |-0.047|-0.146|
|All Paths |-0.047|-0.150|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.047ns TNS -0.146ns; HEPG WNS -0.047ns TNS -0.146ns; all paths WNS -0.047ns TNS -0.150ns; Real time 0:02:22
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.047|   -0.047|  -0.146|   -0.150|   65.41%|   0:00:00.0| 2713.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][4][19]/D     |
|   0.010|   -0.004|   0.000|   -0.004|   65.44%|   0:00:05.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][1][19]/D     |
|   0.030|   -0.004|   0.000|   -0.004|   65.47%|   0:00:03.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][2][20]/D     |
|   0.047|   -0.004|   0.000|   -0.004|   65.50%|   0:00:07.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][3][20]/D     |
|   0.046|   -0.004|   0.000|   -0.004|   65.50%|   0:00:00.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][3][20]/D     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.1 real=0:00:15.0 mem=2761.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.004|   -0.004|  -0.004|   -0.004|   65.50%|   0:00:00.0| 2761.8M|        wc|  default| write_out/sram_wdata_b_reg[112]/D          |
|   0.016|    0.016|   0.000|    0.000|   65.50%|   0:00:00.0| 2761.8M|        wc|  default| write_out/sram_wdata_b_reg[112]/D          |
|   0.058|    0.047|   0.000|    0.000|   65.50%|   0:00:00.0| 2780.9M|        NA|       NA| NA                                         |
|   0.058|    0.046|   0.000|    0.000|   65.50%|   0:00:00.0| 2780.9M|        wc|       NA| NA                                         |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2780.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.6 real=0:00:15.0 mem=2780.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.070|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.046ns TNS 0.000ns; HEPG WNS 0.046ns TNS 0.000ns; all paths WNS 0.046ns TNS 0.000ns; Real time 0:02:37
** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 65.50
*** Starting place_detail (0:12:36 mem=2761.9M) ***
Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 10.288%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2761.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 179 insts, mean move: 0.31 um, max move: 1.71 um 
	Max move on inst (systolic/FE_RC_708_0): (195.80, 198.17) --> (195.80, 199.88)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2749.4MB
Summary Report:
Instances move: 179 (out of 25471 movable)
Instances flipped: 0
Mean displacement: 0.31 um
Max displacement: 1.71 um (Instance: systolic/FE_RC_708_0) (195.8, 198.17) -> (195.8, 199.88)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2XL
Total net bbox length = 3.756e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2749.4MB
*** Finished place_detail (0:12:38 mem=2749.4M) ***
*** maximum move = 1.71 um ***
*** Finished re-routing un-routed nets (2745.4M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=2761.4M) ***
** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 65.50
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.070|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:18.1 real=0:00:19.0 mem=2761.4M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:19.7/0:00:20.0 (1.0), totSession cpu/real = 0:12:39.0/0:13:47.8 (0.9), mem = 2664.3M
End: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:39.4/0:13:48.3 (0.9), mem = 2717.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 11
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.50
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   65.50%|        -|   0.000|   0.000|   0:00:00.0| 2723.6M|
|   65.50%|        0|   0.000|   0.000|   0:00:02.0| 2723.6M|
|   65.50%|        0|   0.000|   0.000|   0:00:00.0| 2723.6M|
|   65.46%|       27|   0.000|   0.000|   0:00:03.0| 2742.7M|
|   65.37%|      144|   0.000|   0.000|   0:00:02.0| 2742.7M|
|   65.36%|       12|   0.000|   0.000|   0:00:00.0| 2742.7M|
|   65.36%|        0|   0.000|   0.000|   0:00:00.0| 2742.7M|
|   65.36%|        0|   0.000|   0.000|   0:00:01.0| 2742.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.36
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 288 skipped = 0, called in commitmove = 156, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:09.0) **
*** Starting place_detail (0:12:48 mem=2742.7M) ***
Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2726.7MB
Summary Report:
Instances move: 0 (out of 25444 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2726.7MB
*** Finished place_detail (0:12:49 mem=2726.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2726.7M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2742.7M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 0:12:49.1/0:13:58.0 (0.9), mem = 2742.7M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2666.58M, totSessionCpu=0:12:49).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:12:49 mem=2666.6M) ***
*** Finished SKP initialization (cpu=0:00:01.3, real=0:00:02.0)***
Timing cost in AAE based: 161345.7293232579831965
Move report: Detail placement moves 5738 insts, mean move: 2.96 um, max move: 34.13 um 
	Max move on inst (systolic/FE_OFC5758_n_2516): (136.80, 288.80) --> (107.80, 293.93)
	Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 2705.0MB
Summary Report:
Instances move: 5738 (out of 25444 movable)
Instances flipped: 0
Mean displacement: 2.96 um
Max displacement: 34.13 um (Instance: systolic/FE_OFC5758_n_2516) (136.8, 288.8) -> (107.8, 293.93)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 2705.0MB
*** Finished place_detail (0:13:12 mem=2705.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2634.96)
Total number of fetched objects 29576
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2682.65 CPU=0:00:03.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2682.65 CPU=0:00:04.9 REAL=0:00:04.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5782
[NR-eGR] Read 29576 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29575
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29575 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.040987e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        16( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        21( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             6   90867 
[NR-eGR]  Metal2   (2V)        126430  128403 
[NR-eGR]  Metal3   (3H)        165435   11908 
[NR-eGR]  Metal4   (4V)         89457    4137 
[NR-eGR]  Metal5   (5H)         45673     549 
[NR-eGR]  Metal6   (6V)          7004     316 
[NR-eGR]  Metal7   (7H)          4510      18 
[NR-eGR]  Metal8   (8V)            43      14 
[NR-eGR]  Metal9   (9H)           256       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       438813  236212 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 373992um
[NR-eGR] Total length: 438813um, number of vias: 236212
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 1.49 sec, Curr Mem: 2640.24 MB )
Extraction called for design 'tpu_top' of instances=25444 and nets=29597 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2626.242M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:22.7/0:14:31.5 (0.9), mem = 2661.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:13:22.9/0:14:31.6 (0.9), mem = 2661.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2670.84)
Total number of fetched objects 29576
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2684.99 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2684.99 CPU=0:00:05.2 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:29.7/0:14:38.4 (0.9), mem = 2685.0M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   282|  1071|    -0.38|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -2.29|       0|       0|       0| 65.36%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -1.87|     218|       2|      83| 65.79%| 0:00:02.0|  2782.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -1.87|       0|       0|       0| 65.79%| 0:00:00.0|  2782.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2782.2M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:13:34.1/0:14:42.8 (0.9), mem = 2675.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.064 (bump = 0.064)
GigaOpt: WNS bump threshold: -38.8
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:34.5/0:14:43.3 (0.9), mem = 2675.2M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 19 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -1.875 Density 65.79
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.099|-1.609|
|reg2reg   |-0.060|-0.290|
|HEPG      |-0.060|-0.290|
|All Paths |-0.099|-1.875|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.060ns TNS -0.290ns; HEPG WNS -0.060ns TNS -0.290ns; all paths WNS -0.099ns TNS -1.875ns; Real time 0:03:36
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.060|   -0.099|  -0.290|   -1.875|   65.79%|   0:00:00.0| 2732.4M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][5][19]/D     |
|   0.000|   -0.099|   0.000|   -1.609|   65.80%|   0:00:01.0| 2773.6M|        wc|       NA| NA                                         |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2773.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
|  -0.099|   -0.099|  -1.609|   -1.609|   65.80%|   0:00:00.0| 2773.6M|        wc|  default| systolic/matrix_mul_2D_reg[5][3][20]/D     |
|  -0.039|   -0.039|  -0.105|   -0.105|   65.80%|   0:00:01.0| 2773.6M|        wc|  default| write_out/sram_wdata_b_reg[3]/D            |
|  -0.014|   -0.014|  -0.015|   -0.015|   65.81%|   0:00:00.0| 2773.6M|        wc|  default| write_out/sram_wdata_b_reg[112]/D          |
|   0.000|    0.000|   0.000|    0.000|   65.81%|   0:00:00.0| 2773.6M|        NA|       NA| NA                                         |
|   0.000|    0.000|   0.000|    0.000|   65.81%|   0:00:00.0| 2773.6M|        wc|       NA| NA                                         |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2773.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=2773.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.029|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:03:38
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.81
*** Starting place_detail (0:13:37 mem=2773.6M) ***
Total net bbox length = 3.745e+05 (1.879e+05 1.867e+05) (ext = 1.858e+04)
Move report: Detail placement moves 480 insts, mean move: 1.52 um, max move: 5.73 um 
	Max move on inst (write_out/FE_OFC2419_n_162): (242.80, 163.97) --> (243.40, 158.84)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2760.6MB
Summary Report:
Instances move: 480 (out of 25664 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 5.73 um (Instance: write_out/FE_OFC2419_n_162) (242.8, 163.97) -> (243.4, 158.84)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
Total net bbox length = 3.753e+05 (1.882e+05 1.871e+05) (ext = 1.858e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2760.6MB
*** Finished place_detail (0:13:38 mem=2760.6M) ***
*** maximum move = 5.73 um ***
*** Finished re-routing un-routed nets (2757.6M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2773.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.81
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.029|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=2773.7M) ***

*** WnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:13:39.1/0:14:47.9 (0.9), mem = 2673.6M
End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.077%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

GigaOpt + CCOpt summary information
===================================

------------------------------------------------------------------------------------------------------------------------
Label                            reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS     All TNS     Real time
------------------------------------------------------------------------------------------------------------------------
After initial cluster                 -              -            -           -           -           -        0:00:46.0
Before implementation              0.001ns        0.000ns       0.001ns     0.000ns     0.001ns     0.000ns    0:01:37
After implementation              -0.047ns       -0.146ns      -0.047ns    -0.146ns    -0.047ns    -0.150ns    0:02:19
Start of Optimizer WNS Pass 0     -0.047ns       -0.146ns      -0.047ns    -0.146ns    -0.047ns    -0.150ns    0:02:22
End of Optimizer WNS Pass 0        0.046ns        0.000ns       0.046ns     0.000ns     0.046ns     0.000ns    0:02:37
Start of Optimizer WNS Pass 0     -0.060ns       -0.290ns      -0.060ns    -0.290ns    -0.099ns    -1.875ns    0:03:36
End of Optimizer WNS Pass 0        0.000ns        0.000ns       0.000ns     0.000ns     0.000ns     0.000ns    0:03:38
------------------------------------------------------------------------------------------------------------------------

#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 29796 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'tpu_top' of instances=25664 and nets=29817 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2658.215M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: tpu_top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2665.75)
Total number of fetched objects 29796
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2681.44 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2681.44 CPU=0:00:05.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:13:47 mem=2681.4M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 205543 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 205543
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5782
[NR-eGR] Read 29796 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 29795
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 29795 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.052016e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        15( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        19( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.60 sec, Curr Mem: 2689.45 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:03:25, real = 0:03:39, mem = 1899.0M, totSessionCpu=0:13:48 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3274   |  2828   |  3246   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.807%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:03:26, real = 0:03:42, mem = 1899.9M, totSessionCpu=0:13:49 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.001 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         2841
Multi-Bit FF Count           :            0
Total Bit Count              :         2841
Total FF Count               :         2841
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      590.518
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             2841                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         207.28            223          0.000 ns          0.001 ns  opt_design_postcts
Info: final physical memory for 2 CRR processes is 572.05MB.
Info: Summary of CRR changes:
      - Timing transform commits:       1
Info: Destroy the CCOpt slew target map.
External - opt_design -ccopt done. (took cpu=0:03:44 real=0:03:45)
Running CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for max_delay:setup.early...
Clock tree timing engine global stage delay update for max_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_delay:setup.late...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_delay:hold.early...
Clock tree timing engine global stage delay update for min_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_delay:hold.late...
Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         2841
Multi-Bit FF Count           :            0
Total Bit Count              :         2841
Total FF Count               :         2841
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      590.518
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             2841                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            209            227          0.000 ns          0.001 ns  ccopt_design
Runtime done. (took cpu=0:03:55 real=0:03:55)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   TCLCMD-513          94  The software could not find a matching o...
*** Message Summary: 111 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:03:38.2/0:03:55.4 (0.9), totSession cpu/real = 0:13:52.1/0:15:03.5 (0.9), mem = 2693.8M
#% End ccopt_design (date=04/28 01:00:38, total cpu=0:03:38, real=0:03:56, peak res=1996.5M, current mem=1794.1M)
@@file 54: write_db postCTSopt  ;
default_mapping_tc_2 default_mapping_tc_1
#% Begin save design ... (date=04/28 01:00:38, mem=1794.1M)
% Begin Save ccopt configuration ... (date=04/28 01:00:38, mem=1794.1M)
% End Save ccopt configuration ... (date=04/28 01:00:38, total cpu=0:00:00.3, real=0:00:00.0, peak res=1794.5M, current mem=1794.5M)
% Begin Save netlist data ... (date=04/28 01:00:38, mem=1794.5M)
Writing Binary DB to postCTSopt/tpu_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/28 01:00:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.5M, current mem=1794.5M)
Saving symbol-table file ...
Saving congestion map file postCTSopt/tpu_top.route.congmap.gz ...
% Begin Save AAE data ... (date=04/28 01:00:39, mem=1794.9M)
Saving AAE Data ...
% End Save AAE data ... (date=04/28 01:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.9M, current mem=1794.9M)
Saving preference file postCTSopt/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=04/28 01:00:41, mem=1798.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/28 01:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1798.4M, current mem=1798.4M)
Saving PG file postCTSopt/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Mon Apr 28 01:00:41 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2567.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/28 01:00:41, mem=1798.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/28 01:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.4M, current mem=1798.4M)
% Begin Save routing data ... (date=04/28 01:00:41, mem=1798.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2567.3M) ***
% End Save routing data ... (date=04/28 01:00:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=1798.5M, current mem=1798.5M)
Saving property file postCTSopt/tpu_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2570.3M) ***
#Saving pin access data to file postCTSopt/tpu_top.apa ...
#
Saving rc congestion map postCTSopt/tpu_top.congmap.gz ...
% Begin Save power constraints data ... (date=04/28 01:00:43, mem=1798.5M)
% End Save power constraints data ... (date=04/28 01:00:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1798.5M, current mem=1798.5M)
rccorners
rccorners
rccorners
Generated self-contained design postCTSopt
#% End save design ... (date=04/28 01:00:43, total cpu=0:00:03.5, real=0:00:05.0, peak res=1799.4M, current mem=1799.4M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 54: # Save post-CTS database
@file 55:
@file 56: # --- Detailed Routing and RC Extraction ---
@file 57: #set_db route_design_with_timing_driven 1
@file 58: #set_db route_design_with_si_driven 1
@file 59: #set_db design_top_routing_layer Metal11
@file 60: #set_db design_bottom_routing_layer Metal1
@file 61: #set_db route_design_detail_end_iteration 0
@file 62: #set_db route_design_with_timing_driven true
@file 63: #set_db route_design_with_si_driven true
@@file 64: route_design -global_detail
#% Begin route_design (date=04/28 01:00:43, mem=1799.4M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.38 (MB), peak = 2197.52 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort extreme
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
delaycal_enable_high_fanout                                  true
delaycal_ignore_net_load                                     false
delaycal_socv_accuracy_mode                                  low
setAnalysisMode -cts                                         postCTS
setDelayCalMode -engine                                      aae
design_flow_effort                                           extreme
design_process_node                                          45
extract_rc_coupling_cap_threshold                            0.1
extract_rc_engine                                            pre_route
extract_rc_relative_cap_threshold                            1.0
extract_rc_shrink_factor                                     0.9
extract_rc_total_cap_threshold                               0.0
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              38.8
getAnalysisMode -cts                                         postCTS
getDelayCalMode -engine                                      aae
getIlmMode -keepHighFanoutCriticalInsts                      false
get_power_analysis_mode -report_power_quiet                  false
getAnalysisMode -cts                                         postCTS
#Failed to read tech file ../QRC_tech/gpdk045.tch. Timing related functionality might be disabled.
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2568.3M, init mem=2568.3M)
*info: Placed = 25664         
*info: Unplaced = 0           
Placement Density:65.81%(65156/99011)
Placement Density (including fixed std cells):65.81%(65156/99011)
Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2568.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2568.3M) ***

route_global_detail

#Start route_global_detail on Mon Apr 28 01:00:50 2025
#
#Generating timing data, please wait...
#29796 total nets, 29796 already routed, 29796 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 29796
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2591.31 CPU=0:00:04.1 REAL=0:00:04.0)

#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1753.04 (MB), peak = 2197.52 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=29817)
#Start reading timing information from file .timing_file_36387.tif.gz ...
#Read in timing information for 577 ports, 25664 instances from timing file .timing_file_36387.tif.gz.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 29796.
#Total number of nets in the design = 29817.
#29796 routable nets do not have any wires.
#29796 nets will be global routed.
#Start routing data preparation on Mon Apr 28 01:01:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 29815 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.54 (MB), peak = 2197.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1764.11 (MB), peak = 2197.52 (MB)
#
#Finished routing data preparation on Mon Apr 28 01:01:09 2025
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.35 (MB)
#Total memory = 1764.15 (MB)
#Peak memory = 2197.52 (MB)
#
#
#Start global routing on Mon Apr 28 01:01:09 2025
#
#
#Start global routing initialization on Mon Apr 28 01:01:09 2025
#
#WARNING (NRGR-269) Net clk has fanout > 1000, this may cause long routing runtime.
#WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
#Number of eco nets is 1
#
#Start global routing data preparation on Mon Apr 28 01:01:09 2025
#
#Start routing resource analysis on Mon Apr 28 01:01:09 2025
#
#Routing resource analysis is done on Mon Apr 28 01:01:09 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         327        1426       13806    71.49%
#  Metal2         V        1366         316       13806     0.00%
#  Metal3         H        1524         229       13806     0.00%
#  Metal4         V        1366         316       13806     0.00%
#  Metal5         H        1531         222       13806     0.00%
#  Metal6         V        1366         316       13806     0.00%
#  Metal7         H        1531         222       13806     0.00%
#  Metal8         V        1366         316       13806     0.00%
#  Metal9         H        1525         228       13806     0.00%
#  Metal10        V         479         193       13806     0.00%
#  Metal11        H         690          10       13806     0.00%
#  --------------------------------------------------------------
#  Total                  13075      21.62%      151866     6.50%
#
#
#
#
#Global routing data preparation is done on Mon Apr 28 01:01:09 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.67 (MB), peak = 2197.52 (MB)
#
#
#Global routing initialization is done on Mon Apr 28 01:01:09 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1767.80 (MB), peak = 2197.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.33 (MB), peak = 2197.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1824.59 (MB), peak = 2197.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1841.76 (MB), peak = 2197.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 29796.
#Total number of nets in the design = 29817.
#
#29796 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           29796  
#-----------------------------
#        Total           29796  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           29796  
#-----------------------------
#        Total           29796  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2      101(0.73%)     11(0.08%)      2(0.01%)   (0.83%)
#  Metal3       67(0.49%)      5(0.04%)      0(0.00%)   (0.52%)
#  Metal4        1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    169(0.12%)     16(0.01%)      2(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.05% H + 0.08% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              7.00 |    75.23    41.04    82.08    47.88 |
[hotspot] |   Metal2(V)    |              3.00 |              6.00 |   225.72   150.47   246.24   157.31 |
[hotspot] |   Metal3(H)    |              4.00 |             12.00 |   239.40   150.47   253.08   164.16 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal3)     4.00 | (Metal3)    12.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 411774 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 1192 um.
#Total wire length on LAYER Metal2 = 83429 um.
#Total wire length on LAYER Metal3 = 121880 um.
#Total wire length on LAYER Metal4 = 84578 um.
#Total wire length on LAYER Metal5 = 72467 um.
#Total wire length on LAYER Metal6 = 34542 um.
#Total wire length on LAYER Metal7 = 10511 um.
#Total wire length on LAYER Metal8 = 2460 um.
#Total wire length on LAYER Metal9 = 715 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 168191
#Up-Via Summary (total 168191):
#           
#-----------------------
# Metal1          85267
# Metal2          57040
# Metal3          15847
# Metal4           6798
# Metal5           2187
# Metal6            807
# Metal7            201
# Metal8             44
#-----------------------
#                168191 
#
#Max overcon = 5 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.52%.
#
#Global routing statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 77.52 (MB)
#Total memory = 1841.68 (MB)
#Peak memory = 2197.52 (MB)
#
#Finished global routing on Mon Apr 28 01:01:37 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.45 (MB), peak = 2197.52 (MB)
#Start Track Assignment.
#Done with 37512 horizontal wires in 4 hboxes and 33376 vertical wires in 4 hboxes.
#Done with 8038 horizontal wires in 4 hboxes and 7535 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      1155.75 	  0.22%  	  0.00% 	  0.22%
# Metal2     76887.03 	  0.13%  	  0.00% 	  0.01%
# Metal3    114447.04 	  0.23%  	  0.00% 	  0.00%
# Metal4     83441.48 	  0.04%  	  0.00% 	  0.00%
# Metal5     72330.35 	  0.02%  	  0.00% 	  0.00%
# Metal6     34504.57 	  0.01%  	  0.00% 	  0.00%
# Metal7     10499.59 	  0.01%  	  0.00% 	  0.00%
# Metal8      2444.34 	  0.00%  	  0.00% 	  0.00%
# Metal9       720.37 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      396430.52  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 404428 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 1155 um.
#Total wire length on LAYER Metal2 = 80594 um.
#Total wire length on LAYER Metal3 = 118884 um.
#Total wire length on LAYER Metal4 = 83430 um.
#Total wire length on LAYER Metal5 = 72255 um.
#Total wire length on LAYER Metal6 = 34434 um.
#Total wire length on LAYER Metal7 = 10520 um.
#Total wire length on LAYER Metal8 = 2436 um.
#Total wire length on LAYER Metal9 = 718 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 168191
#Up-Via Summary (total 168191):
#           
#-----------------------
# Metal1          85267
# Metal2          57040
# Metal3          15847
# Metal4           6798
# Metal5           2187
# Metal6            807
# Metal7            201
# Metal8             44
#-----------------------
#                168191 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1839.54 (MB), peak = 2197.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = 84.76 (MB)
#Total memory = 1839.54 (MB)
#Peak memory = 2197.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 200
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	Metal1       10        9       28        1        1        0       49
#	Metal2        0        0      149        0        0        1      150
#	Metal3        0        0        1        0        0        0        1
#	Totals       10        9      178        1        1        1      200
#6896 out of 25664 instances (26.9%) need to be verified(marked ipoed), dirty area = 11.6%.
#   number of violations = 200
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	Metal1       10        9       28        1        1        0       49
#	Metal2        0        0      149        0        0        1      150
#	Metal3        0        0        1        0        0        0        1
#	Totals       10        9      178        1        1        1      200
#cpu time = 00:02:11, elapsed time = 00:02:11, memory = 1832.12 (MB), peak = 2197.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 102
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	Metal1        9        3       15        0       27
#	Metal2       31        0       41        3       75
#	Totals       40        3       56        3      102
#    number of process antenna violations = 8
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1833.87 (MB), peak = 2197.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 93
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	Metal1        6        2       15        0       23
#	Metal2       39        0       28        3       70
#	Totals       45        2       43        3       93
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1831.86 (MB), peak = 2197.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2       12       12
#	Totals       12       12
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1833.58 (MB), peak = 2197.52 (MB)
#start 4th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   Totals
#	Metal1        0        1        1
#	Metal2        5        0        5
#	Totals        5        1        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.80 (MB), peak = 2197.52 (MB)
#start 5th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.71 (MB), peak = 2197.52 (MB)
#start 6th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.68 (MB), peak = 2197.52 (MB)
#Complete Detail Routing.
#Total wire length = 435371 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 9320 um.
#Total wire length on LAYER Metal2 = 109122 um.
#Total wire length on LAYER Metal3 = 121349 um.
#Total wire length on LAYER Metal4 = 82940 um.
#Total wire length on LAYER Metal5 = 67048 um.
#Total wire length on LAYER Metal6 = 33408 um.
#Total wire length on LAYER Metal7 = 9137 um.
#Total wire length on LAYER Metal8 = 2404 um.
#Total wire length on LAYER Metal9 = 643 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 176380
#Up-Via Summary (total 176380):
#           
#-----------------------
# Metal1          90792
# Metal2          61423
# Metal3          15590
# Metal4           5810
# Metal5           1846
# Metal6            686
# Metal7            191
# Metal8             42
#-----------------------
#                176380 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:28
#Elapsed time = 00:02:28
#Increased memory = -6.86 (MB)
#Total memory = 1832.68 (MB)
#Peak memory = 2197.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1831.40 (MB), peak = 2197.52 (MB)
#
#Total wire length = 435371 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 9320 um.
#Total wire length on LAYER Metal2 = 109122 um.
#Total wire length on LAYER Metal3 = 121349 um.
#Total wire length on LAYER Metal4 = 82935 um.
#Total wire length on LAYER Metal5 = 67043 um.
#Total wire length on LAYER Metal6 = 33402 um.
#Total wire length on LAYER Metal7 = 9142 um.
#Total wire length on LAYER Metal8 = 2415 um.
#Total wire length on LAYER Metal9 = 643 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 176396
#Up-Via Summary (total 176396):
#           
#-----------------------
# Metal1          90792
# Metal2          61423
# Metal3          15590
# Metal4           5812
# Metal5           1850
# Metal6            692
# Metal7            195
# Metal8             42
#-----------------------
#                176396 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 435371 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 9320 um.
#Total wire length on LAYER Metal2 = 109122 um.
#Total wire length on LAYER Metal3 = 121349 um.
#Total wire length on LAYER Metal4 = 82935 um.
#Total wire length on LAYER Metal5 = 67043 um.
#Total wire length on LAYER Metal6 = 33402 um.
#Total wire length on LAYER Metal7 = 9142 um.
#Total wire length on LAYER Metal8 = 2415 um.
#Total wire length on LAYER Metal9 = 643 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 176396
#Up-Via Summary (total 176396):
#           
#-----------------------
# Metal1          90792
# Metal2          61423
# Metal3          15590
# Metal4           5812
# Metal5           1850
# Metal6            692
# Metal7            195
# Metal8             42
#-----------------------
#                176396 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1830.89 (MB), peak = 2197.52 (MB)
#CELL_VIEW tpu_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr 28 01:04:28 2025
#
#
#Start Post Route Wire Spread.
#Done with 6032 horizontal wires in 7 hboxes and 4302 vertical wires in 8 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 439922 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 9376 um.
#Total wire length on LAYER Metal2 = 109557 um.
#Total wire length on LAYER Metal3 = 123021 um.
#Total wire length on LAYER Metal4 = 84414 um.
#Total wire length on LAYER Metal5 = 67730 um.
#Total wire length on LAYER Metal6 = 33543 um.
#Total wire length on LAYER Metal7 = 9213 um.
#Total wire length on LAYER Metal8 = 2424 um.
#Total wire length on LAYER Metal9 = 643 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 176396
#Up-Via Summary (total 176396):
#           
#-----------------------
# Metal1          90792
# Metal2          61423
# Metal3          15590
# Metal4           5812
# Metal5           1850
# Metal6            692
# Metal7            195
# Metal8             42
#-----------------------
#                176396 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1830.91 (MB), peak = 2197.52 (MB)
#CELL_VIEW tpu_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1830.67 (MB), peak = 2197.52 (MB)
#CELL_VIEW tpu_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 439922 um.
#Total half perimeter of net bounding box = 407102 um.
#Total wire length on LAYER Metal1 = 9376 um.
#Total wire length on LAYER Metal2 = 109557 um.
#Total wire length on LAYER Metal3 = 123021 um.
#Total wire length on LAYER Metal4 = 84414 um.
#Total wire length on LAYER Metal5 = 67730 um.
#Total wire length on LAYER Metal6 = 33543 um.
#Total wire length on LAYER Metal7 = 9213 um.
#Total wire length on LAYER Metal8 = 2424 um.
#Total wire length on LAYER Metal9 = 643 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 176396
#Up-Via Summary (total 176396):
#           
#-----------------------
# Metal1          90792
# Metal2          61423
# Metal3          15590
# Metal4           5812
# Metal5           1850
# Metal6            692
# Metal7            195
# Metal8             42
#-----------------------
#                176396 
#
#route_detail Statistics:
#Cpu time = 00:03:01
#Elapsed time = 00:03:00
#Increased memory = -8.88 (MB)
#Total memory = 1830.67 (MB)
#Peak memory = 2197.52 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:03:55
#Elapsed time = 00:03:55
#Increased memory = 16.37 (MB)
#Total memory = 1816.20 (MB)
#Peak memory = 2197.52 (MB)
#Number of warnings = 3
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Apr 28 01:04:45 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:04:03, elapsed time = 00:04:02, memory = 1795.47 (MB), peak = 2197.52 (MB)
#% End route_design (date=04/28 01:04:46, total cpu=0:04:03, real=0:04:03, peak res=1924.0M, current mem=1795.5M)
@@file 65: reset_parasitics
@@file 66: extract_rc
Extraction called for design 'tpu_top' of instances=25664 and nets=29817 using extraction engine 'pre_route' .
pre_route RC Extraction called for design tpu_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2586.094M)
@file 67:
#@ End verbose source: runPnR.tcl
0
@innovus 2> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report tpu_top.drc.rpt ; set_db check_drc_limit 1000
@innovus 3> check_drc 
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report tpu_top.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 3493.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:07.5  ELAPSED TIME: 7.00  MEM: 264.1M) ***

@innovus 4> set_db check_drc_area {0 0 0 0}
@innovus 5> check_connectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Apr 28 01:06:22 2025

Design Name: tpu_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (336.4000, 333.0700)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:06:23 **** Processed 5000 nets.
**** 01:06:23 **** Processed 10000 nets.
**** 01:06:23 **** Processed 15000 nets.
**** 01:06:23 **** Processed 20000 nets.
**** 01:06:23 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Apr 28 01:06:24 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.6  MEM: -0.742M)

@innovus 6> write_db saved_design
default_mapping_tc_2 default_mapping_tc_1
#% Begin save design ... (date=04/28 01:06:51, mem=2255.7M)
% Begin Save ccopt configuration ... (date=04/28 01:06:51, mem=2255.7M)
% End Save ccopt configuration ... (date=04/28 01:06:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=2256.5M, current mem=2256.5M)
% Begin Save netlist data ... (date=04/28 01:06:52, mem=2256.5M)
Writing Binary DB to saved_design/tpu_top.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/28 01:06:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2256.5M, current mem=2256.5M)
Saving symbol-table file ...
Saving congestion map file saved_design/tpu_top.route.congmap.gz ...
% Begin Save AAE data ... (date=04/28 01:06:52, mem=2257.0M)
Saving AAE Data ...
AAE DB initialization (MEM=3506.28 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=04/28 01:06:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=2262.4M, current mem=2262.4M)
Saving preference file saved_design/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=04/28 01:06:54, mem=2264.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/28 01:06:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2264.4M, current mem=2264.4M)
Saving PG file saved_design/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Mon Apr 28 01:06:55 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3506.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/28 01:06:55, mem=2264.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/28 01:06:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2264.4M, current mem=2264.4M)
% Begin Save routing data ... (date=04/28 01:06:55, mem=2264.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=3506.8M) ***
% End Save routing data ... (date=04/28 01:06:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=2264.6M, current mem=2264.6M)
Saving property file saved_design/tpu_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3509.8M) ***
#Saving pin access data to file saved_design/tpu_top.apa ...
#
% Begin Save power constraints data ... (date=04/28 01:06:56, mem=2264.6M)
% End Save power constraints data ... (date=04/28 01:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2264.6M, current mem=2264.6M)
rccorners
rccorners
rccorners
Generated self-contained design saved_design
#% End save design ... (date=04/28 01:06:57, total cpu=0:00:03.7, real=0:00:06.0, peak res=2297.0M, current mem=2265.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRGR-269             3  Net %s has fanout > %d, this may cause l...
WARNING   NRGR-270             3  There are %d nets with fanout > %d. Plea...
WARNING   NRIG-1303            3  The congestion map does not match the GC...
*** Message Summary: 6 warning(s), 0 error(s)

0
@innovus 7> 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Apr 28 01:07:04 2025
  Total CPU time:     0:19:08
  Total real time:    0:21:32
  Peak memory (main): 2276.28MB


*** Memory Usage v#1 (Current mem = 3513.734M, initial mem = 487.016M) ***
*** Message Summary: 225 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:18:23, real=0:21:31, mem=3513.7M) ---
