----------------------------------------------------------------------
Report for cell master.TECH
<<<<<<< HEAD
Register bits:  54 of 5280 (1.023%)
I/O cells:      16
                                  Cell usage:
                               cell     count   Res Usage(%)
                              EBR_B         1          100.0
                               CCU2        23          100.0
                            FD1P3XZ        54          100.0
                                 IB         3          100.0
                               LUT4        80          100.0
                                 OB        13          100.0
                              PLL_B         1          100.0
SUB MODULES
                              clock         1
                     nes_controller         1
=======
Register bits:  50 of 5280 (0.947%)
I/O cells:      11
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        26          100.0
                            FD1P3XZ        50          100.0
                         HSOSC_CORE         1          100.0
                                 IB         1          100.0
                               LUT4        79          100.0
                                 OB        10          100.0
                              PLL_B         1          100.0
SUB MODULES
                       bottom_check         1
                              clock         1
>>>>>>> main
                        pattern_gen         1
                              piece         1
                      pll_component         1
pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")         1
                                vga         1
<<<<<<< HEAD
                              TOTAL       182
----------------------------------------------------------------------
Report for cell nes_controller.v1
Instance Path : my_nes_controller
                                  Cell usage:
                               cell     count   Res Usage(%)
                            FD1P3XZ         4            7.4
                               LUT4         5            6.2
                              TOTAL         9
=======
                              TOTAL       174
>>>>>>> main
----------------------------------------------------------------------
Report for cell vga.v1
Instance Path : my_vga
                                  Cell usage:
                               cell     count   Res Usage(%)
<<<<<<< HEAD
                                FA2        12           52.2
                            FD1P3XZ        20           37.0
                               LUT4        23           28.8
                              TOTAL        55
----------------------------------------------------------------------
Report for cell clock.v1
Instance Path : clock_device
                                  Cell usage:
                               cell     count   Res Usage(%)
                                FA2         9           39.1
                            FD1P3XZ        16           29.6
                               LUT4         5            6.2
                              TOTAL        30
=======
                                FA2        12           46.2
                            FD1P3XZ        20           40.0
                               LUT4        21           26.6
                              TOTAL        53
>>>>>>> main
----------------------------------------------------------------------
Report for cell pattern_gen.v1
Instance Path : my_pattern_gen
                                  Cell usage:
                               cell     count   Res Usage(%)
<<<<<<< HEAD
                              EBR_B         1          100.0
                                FA2         2            8.7
                            FD1P3XZ        14           25.9
                               LUT4        47           58.7
SUB MODULES
                              piece         1
                              TOTAL        65
----------------------------------------------------------------------
Report for cell piece.v1
Instance Path : my_pattern_gen.piece_device
                                  Cell usage:
                               cell     count   Res Usage(%)
                              EBR_B         1          100.0
=======
                                FA2        14           53.8
                            FD1P3XZ        30           60.0
                         HSOSC_CORE         1          100.0
                               LUT4        46           58.2
SUB MODULES
                       bottom_check         1
                              clock         1
                              TOTAL        93
----------------------------------------------------------------------
Report for cell clock.v1
Instance Path : my_pattern_gen.piece_drop_clock
                                  Cell usage:
                               cell     count   Res Usage(%)
                                FA2        14           53.8
                            FD1P3XZ        26           52.0
                         HSOSC_CORE         1          100.0
                              TOTAL        41
----------------------------------------------------------------------
Report for cell bottom_check.v1
Instance Path : my_pattern_gen.my_bottom_check
                                  Cell usage:
                               cell     count   Res Usage(%)
                               LUT4         1            1.3
>>>>>>> main
                              TOTAL         1
----------------------------------------------------------------------
Report for cell pll_component.v1
Instance Path : my_pll
                                  Cell usage:
                               cell     count   Res Usage(%)
                              PLL_B         1          100.0
SUB MODULES
pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000")         1
                              TOTAL         2
----------------------------------------------------------------------
Report for cell pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000").v1
Instance Path : my_pll.lscc_pll_inst
                                  Cell usage:
                               cell     count   Res Usage(%)
                              PLL_B         1          100.0
                              TOTAL         1
