// Seed: 797206394
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output uwire id_5,
    input wor id_6,
    input tri0 id_7,
    input wire id_8,
    output supply0 id_9,
    output supply1 id_10
);
  wire id_12;
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input tri0 id_6,
    output logic id_7,
    input tri0 id_8,
    output wand id_9,
    output wor id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    input supply0 id_19,
    input supply0 id_20,
    input wor id_21,
    input tri1 id_22
    , id_32,
    input wor id_23,
    output supply1 id_24,
    output wor id_25,
    input tri1 id_26,
    input tri1 id_27,
    input tri id_28,
    input wor id_29,
    input tri id_30
);
  always @(|id_15 or posedge "") id_7 <= !id_16;
  supply1 id_33 = id_5;
  assign id_13 = !id_4;
  module_0 modCall_1 (
      id_4,
      id_22,
      id_21,
      id_15,
      id_30,
      id_10,
      id_19,
      id_14,
      id_26,
      id_10,
      id_9
  );
endmodule
