
<html><head><title>Creating a Package Schematic</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-20" />
<meta name="CreateTime" content="1600667219" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF solution that enables to create package layouts in Virtuoso." />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Creating a Package Schematic" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-20" />
<meta name="ModifiedTime" content="1600667219" />
<meta name="NextFile" content="chap4.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Creating a Package Schematic" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vrfICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap2.html" title="Importing Libraries and ICs">Importing Libraries and ICs</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap4.html" title="Creating Package Layout">Creating Package Layout</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>4
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="84313"></a>Creating a Package Schematic<hr />
</h1>

<p>
<a id="pgfId-902182"></a>The package schematic contains the symbols of SMDs from SiP and the die symbol obtained from die export. It can contain more components, such as LGA, embedded components, and Transmission Lines (TLines). The package schematic contains the IC and package portions of the design that are represented, designed, and verified within a single environment. It eliminates the tedious and error prone process of maintaining multiple schematic databases. It lets you Edit-in-Concert the package and IC in the design flow. For example, you can explore the possibility of implementing a selected passive component of the IC, verify the performance by running a simulation, and decide about how best to implement the component. In some cases, a network of passive components may be better implemented across the boundary of the die placed on a package. This is true for RF modules, where the optimum design of filtering and matching networks often leverages components on both the die and in the package substrate.</p>
<p>
<a id="pgfId-911543"></a>The chapter includes the following sections:</p>
<ul><li>
<a id="pgfId-737043"></a><a href="chap3.html#70861">Instantiating SMD Instances</a></li><li>
<a id="pgfId-918486"></a><a href="chap3.html#93915">Instantiating IC Instances</a></li><li>
<a id="pgfId-929073"></a><a href="chap3.html#50487">Creating TLines Instances</a></li></ul>



<h2>
<a id="pgfId-737151"></a><a id="70861"></a>Instantiating SMD Instances</h2>

<p>
<a id="pgfId-926139"></a>To ensure that the top-level package design is derived from a package technology, create a package schematic inside a library where the technology library has the <code>package</code>, <code>module</code>, or <code>board</code> fabric. For example, a library created by importing a design from Allegro. </p>
<p>
<a id="pgfId-936460"></a>SMD components are found in the <code>smdLib</code>, a library created by importing SMD components from a CSV file. It is designed to be used in conjunction with a part table file (<code>*.ptf</code>) that lists the available components and their associated electrical characteristics and other useful information provided by the component manufacturer. The <em>Select Parts</em> button in the Edit Object Properties form displays the most useful electrical information of each individual SMD footprints. For example, for an inductor, it displays the inductance, Q or quality factor, self-resonance frequency, and tolerance. In addition, an associated S-parameter model file to be used for simulation is mentioned. Models are obtained from the manufacturer and their names are stored in the PTF.</p>

<p>
<a id="pgfId-938305"></a></p>
<div class="webflare-div-image">
<img width="668" height="390" src="images/chap3-2.gif" /></div>

<p>
<a id="pgfId-938371"></a>The Physical Parts Filter dialog box displays the information from the Physical Part Table file (<code>.ptf</code> file). Each row in the Physical Part Filter dialog box corresponds to a physical component associated with the logical part you have selected. </p>
<p>
<a id="pgfId-938372"></a>In the Filters row, you can filter the available part choices based on specific criteria. For example, if you want to view only the physical parts of the package, do the following:</p>
<ol><li style="list-style-type: none;background-image: none;"><ol><li>
<a id="pgfId-938373"></a>Click <em>Filter</em>.<br />
<a id="pgfId-938375"></a>The Filter B<a id="sipgFilterBrowserUI"></a>rowser dialog box appears. The browser displays all the property names associated with the selected part name.</li><li>
<a id="pgfId-938376"></a>Select the property for which you want to specify the filter.</li><li>
<a id="pgfId-938377"></a>Specify the filter value at the bottom of the Filter Browser dialog box.</li><li>
<a id="pgfId-938378"></a>Click <em>Apply</em>.</li><li>
<a id="pgfId-938379"></a>Similarly, repeat steps b and c for other properties.</li><li>
<a id="pgfId-938397"></a>Click <em>OK</em>.</li></ol></li></ol>









<h3>
<a id="pgfId-940515"></a>Instantiating BGA Instances</h3>

<p>
<a id="pgfId-936584"></a>Ball grid array (BGA) instances are the types of IC packages. Select the <em>Add Symbol cellView for new BGA Components</em> for creating the symbol while importing from Allegro. It creates a schematic symbol of the BGA, which can be instantiated in the schematic.</p>

<p>
<a id="pgfId-936725"></a></p>
<div class="webflare-div-image">
<img width="668" height="324" src="images/chap3-3.gif" /></div>
<h2>
<a id="pgfId-932173"></a><a id="93915"></a>Instantiating IC Instances </h2>

<p>
<a id="pgfId-935946"></a>Update the package schematic in the package library by instantiating the die footprint generated while exporting the die. Refer to the following steps:</p>
<ol><li>
<a id="pgfId-937129"></a>Create a new cellview in the package library.</li><li>
<a id="pgfId-937180"></a>Instantiate the die symbol by using the Add Instance form.<br />
<a id="pgfId-938561"></a><div class="webflare-div-image">
<img width="668" height="504" src="images/chap3-4.gif" /></div></li><li>
<a id="pgfId-937335"></a>Create connectivity for the instance.</li><li>
<a id="pgfId-937377"></a>Check and Save the package schematic. </li></ol>








<h2>
<a id="pgfId-936040"></a><a id="50487"></a>Creating TLines Instances</h2>

<p>
<a id="pgfId-936062"></a>The Virtuoso RF Solution provides a library that contains the symbol view, simulation view, and OA layout view for TLines. You can instantiate the symbol views and capture connectivity in the package schematic. Tline components are derived from rfTlineLib, which is a library of wideband-accurate transmission line models in multi-conductor microstrip and stripline configurations.</p>

<p>
<a id="pgfId-940951"></a></p>
<div class="webflare-div-image">
<img width="668" height="366" src="images/chap3-5.gif" /></div>

<p>
<a id="pgfId-941055"></a>TLine instances can be added to the package schematic by using the RF toolbar available in the RF workspace. The RF toolbar lets you access the TLine components that can be placed in the schematic. </p>
<p>
<a id="pgfId-941056"></a>Each button on the toolbar opens the Add Instance form to enable you place the components on the canvas. All TLine components in a schematic can be found by using the Search toolbar or assistant with the keyword &#8220;tlines&#8221;. This is useful for cross selecting multiple instances to compare width and length parameters in the Property Editor.</p>
<p>
<a id="pgfId-941072"></a>Based on the frequency-dependent per-unit-length parameters calculated by a 2D quasi-static electromagnetic solver, the models are integrated in Virtuoso Analog Design Environment and accessible from standalone Spectre netlists. For details, refer to the following:</p>
<ul><li>
<a id="pgfId-940036"></a><a actuate="user" class="URL" href="../comphelp/Tlines.html#RFCreateStackup" show="replace" xml:link="simple">Create Stackup</a></li><li>
<a id="pgfId-940037"></a><a actuate="user" class="URL" href="../comphelp/Tlines.html#RFNetTopology" show="replace" xml:link="simple">Create Net Topology</a></li><li>
<a id="pgfId-940021"></a><a actuate="user" class="URL" href="../comphelp/Tlines.html#RFinflate" show="replace" xml:link="simple">Inflate</a></li></ul>


<p>
<a id="pgfId-939982"></a><code>rfTlineLib</code> includes an interactive graphical stack-up editor for storing the substrate geometry and material properties. The TLine topologies that are used as TILPs in the Virtuoso RF Solution are the following:</p>

<p>
<a id="pgfId-938789"></a></p>
<div class="webflare-div-image">
<img width="668" height="365" src="images/chap3-6.gif" /></div>

<p>
<a id="pgfId-936353"></a>A typical flow of instantiating TLines instances is shown here:</p>
<ol><li>
<a id="pgfId-939030"></a>Instantiate the TLines TILP from rfTlineLib.The library contains the symbol, simulation, and OA layout view.</li><li>
<a id="pgfId-939036"></a>Specifies TLine parameters, such as length and width.</li><li>
<a id="pgfId-939270"></a>Simulate the package schematic using the Tline simulation model.</li><li>
<a id="pgfId-939313"></a>Generate the package layout by using Layout EXL.</li></ol>




<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2.html" id="prev" title="Importing Libraries and ICs">Importing Libraries and ICs</a></em></b><b><em><a href="chap4.html" id="nex" title="Creating Package Layout">Creating Package Layout</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>