set moduleName fir_top_Pipeline_VITIS_LOOP_40_1
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 5
set C_modelName {fir_top_Pipeline_VITIS_LOOP_40_1}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
set C_modelArgList {
	{ gmem int 32 regular {axi_master 0}  }
	{ sext_ln40 int 62 regular  }
	{ c_0 int 32 regular {pointer 1} {global 1}  }
	{ c_1 int 32 regular {pointer 1} {global 1}  }
	{ c_2 int 32 regular {pointer 1} {global 1}  }
	{ c_3 int 32 regular {pointer 1} {global 1}  }
	{ c_4 int 32 regular {pointer 1} {global 1}  }
	{ c_5 int 32 regular {pointer 1} {global 1}  }
	{ c_6 int 32 regular {pointer 1} {global 1}  }
	{ c_7 int 32 regular {pointer 1} {global 1}  }
	{ c_8 int 32 regular {pointer 1} {global 1}  }
	{ c_9 int 32 regular {pointer 1} {global 1}  }
	{ c_10 int 32 regular {pointer 1} {global 1}  }
	{ c_11 int 32 regular {pointer 1} {global 1}  }
	{ c_12 int 32 regular {pointer 1} {global 1}  }
	{ c_13 int 32 regular {pointer 1} {global 1}  }
	{ c_14 int 32 regular {pointer 1} {global 1}  }
	{ c_15 int 32 regular {pointer 1} {global 1}  }
	{ c_16 int 32 regular {pointer 1} {global 1}  }
	{ c_17 int 32 regular {pointer 1} {global 1}  }
	{ c_18 int 32 regular {pointer 1} {global 1}  }
	{ c_19 int 32 regular {pointer 1} {global 1}  }
	{ c_20 int 32 regular {pointer 1} {global 1}  }
	{ c_21 int 32 regular {pointer 1} {global 1}  }
	{ c_22 int 32 regular {pointer 1} {global 1}  }
	{ c_23 int 32 regular {pointer 1} {global 1}  }
	{ c_24 int 32 regular {pointer 1} {global 1}  }
	{ c_25 int 32 regular {pointer 1} {global 1}  }
	{ c_26 int 32 regular {pointer 1} {global 1}  }
	{ c_27 int 32 regular {pointer 1} {global 1}  }
	{ c_28 int 32 regular {pointer 1} {global 1}  }
	{ c_29 int 32 regular {pointer 1} {global 1}  }
	{ c_30 int 32 regular {pointer 1} {global 1}  }
	{ c_31 int 32 regular {pointer 1} {global 1}  }
	{ c_32 int 32 regular {pointer 1} {global 1}  }
	{ c_33 int 32 regular {pointer 1} {global 1}  }
	{ c_34 int 32 regular {pointer 1} {global 1}  }
	{ c_35 int 32 regular {pointer 1} {global 1}  }
	{ c_36 int 32 regular {pointer 1} {global 1}  }
	{ c_37 int 32 regular {pointer 1} {global 1}  }
	{ c_38 int 32 regular {pointer 1} {global 1}  }
	{ c_39 int 32 regular {pointer 1} {global 1}  }
	{ c_40 int 32 regular {pointer 1} {global 1}  }
	{ c_41 int 32 regular {pointer 1} {global 1}  }
	{ c_42 int 32 regular {pointer 1} {global 1}  }
	{ c_43 int 32 regular {pointer 1} {global 1}  }
	{ c_44 int 32 regular {pointer 1} {global 1}  }
	{ c_45 int 32 regular {pointer 1} {global 1}  }
	{ c_46 int 32 regular {pointer 1} {global 1}  }
	{ c_47 int 32 regular {pointer 1} {global 1}  }
	{ c_48 int 32 regular {pointer 1} {global 1}  }
	{ c_49 int 32 regular {pointer 1} {global 1}  }
	{ c_50 int 32 regular {pointer 1} {global 1}  }
	{ c_51 int 32 regular {pointer 1} {global 1}  }
	{ c_52 int 32 regular {pointer 1} {global 1}  }
	{ c_53 int 32 regular {pointer 1} {global 1}  }
	{ c_54 int 32 regular {pointer 1} {global 1}  }
	{ c_55 int 32 regular {pointer 1} {global 1}  }
	{ c_56 int 32 regular {pointer 1} {global 1}  }
	{ c_57 int 32 regular {pointer 1} {global 1}  }
	{ c_58 int 32 regular {pointer 1} {global 1}  }
	{ c_59 int 32 regular {pointer 1} {global 1}  }
	{ c_60 int 32 regular {pointer 1} {global 1}  }
	{ c_61 int 32 regular {pointer 1} {global 1}  }
	{ c_62 int 32 regular {pointer 1} {global 1}  }
	{ c_63 int 32 regular {pointer 1} {global 1}  }
	{ c_64 int 32 regular {pointer 1} {global 1}  }
	{ c_65 int 32 regular {pointer 1} {global 1}  }
	{ c_66 int 32 regular {pointer 1} {global 1}  }
	{ c_67 int 32 regular {pointer 1} {global 1}  }
	{ c_68 int 32 regular {pointer 1} {global 1}  }
	{ c_69 int 32 regular {pointer 1} {global 1}  }
	{ c_70 int 32 regular {pointer 1} {global 1}  }
	{ c_71 int 32 regular {pointer 1} {global 1}  }
	{ c_72 int 32 regular {pointer 1} {global 1}  }
	{ c_73 int 32 regular {pointer 1} {global 1}  }
	{ c_74 int 32 regular {pointer 1} {global 1}  }
	{ c_75 int 32 regular {pointer 1} {global 1}  }
	{ c_76 int 32 regular {pointer 1} {global 1}  }
	{ c_77 int 32 regular {pointer 1} {global 1}  }
	{ c_78 int 32 regular {pointer 1} {global 1}  }
	{ c_79 int 32 regular {pointer 1} {global 1}  }
	{ c_80 int 32 regular {pointer 1} {global 1}  }
	{ c_81 int 32 regular {pointer 1} {global 1}  }
	{ c_82 int 32 regular {pointer 1} {global 1}  }
	{ c_83 int 32 regular {pointer 1} {global 1}  }
	{ c_84 int 32 regular {pointer 1} {global 1}  }
	{ c_85 int 32 regular {pointer 1} {global 1}  }
	{ c_86 int 32 regular {pointer 1} {global 1}  }
	{ c_87 int 32 regular {pointer 1} {global 1}  }
	{ c_88 int 32 regular {pointer 1} {global 1}  }
	{ c_89 int 32 regular {pointer 1} {global 1}  }
	{ c_90 int 32 regular {pointer 1} {global 1}  }
	{ c_91 int 32 regular {pointer 1} {global 1}  }
	{ c_92 int 32 regular {pointer 1} {global 1}  }
	{ c_93 int 32 regular {pointer 1} {global 1}  }
	{ c_94 int 32 regular {pointer 1} {global 1}  }
	{ c_95 int 32 regular {pointer 1} {global 1}  }
	{ c_96 int 32 regular {pointer 1} {global 1}  }
	{ c_97 int 32 regular {pointer 1} {global 1}  }
	{ c_98 int 32 regular {pointer 1} {global 1}  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "gmem", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "y","offset": { "type": "dynamic","port_name": "y","bundle": "control"},"direction": "WRITEONLY"},{"cName": "x","offset": { "type": "dynamic","port_name": "x","bundle": "control"},"direction": "READONLY"},{"cName": "coef","offset": { "type": "dynamic","port_name": "coef","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "sext_ln40", "interface" : "wire", "bitwidth" : 62, "direction" : "READONLY"} , 
 	{ "Name" : "c_0", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_1", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_2", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_3", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_4", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_5", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_6", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_7", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_8", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_9", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_10", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_11", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_12", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_13", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_14", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_15", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_16", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_17", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_18", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_19", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_20", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_21", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_22", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_23", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_24", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_25", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_26", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_27", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_28", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_29", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_30", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_31", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_32", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_33", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_34", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_35", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_36", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_37", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_38", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_39", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_40", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_41", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_42", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_43", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_44", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_45", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_46", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_47", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_48", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_49", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_50", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_51", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_52", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_53", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_54", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_55", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_56", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_57", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_58", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_59", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_60", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_61", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_62", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_63", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_64", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_65", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_66", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_67", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_68", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_69", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_70", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_71", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_72", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_73", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_74", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_75", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_76", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_77", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_78", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_79", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_80", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_81", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_82", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_83", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_84", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_85", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_86", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_87", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_88", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_89", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_90", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_91", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_92", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_93", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_94", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_95", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_96", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_97", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} , 
 	{ "Name" : "c_98", "interface" : "wire", "bitwidth" : 32, "direction" : "WRITEONLY", "extern" : 0} ]}
# RTL Port declarations: 
set portNum 251
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_gmem_0_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_gmem_0_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_gmem_0_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_0_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_0_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_0_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_0_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_gmem_0_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_gmem_0_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_gmem_0_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_0_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_0_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_gmem_0_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_gmem_0_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_gmem_0_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_gmem_0_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_RFIFONUM sc_in sc_lv 9 signal 0 } 
	{ m_axi_gmem_0_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_gmem_0_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_gmem_0_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_gmem_0_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_gmem_0_BUSER sc_in sc_lv 1 signal 0 } 
	{ sext_ln40 sc_in sc_lv 62 signal 1 } 
	{ c_0 sc_out sc_lv 32 signal 2 } 
	{ c_0_ap_vld sc_out sc_logic 1 outvld 2 } 
	{ c_1 sc_out sc_lv 32 signal 3 } 
	{ c_1_ap_vld sc_out sc_logic 1 outvld 3 } 
	{ c_2 sc_out sc_lv 32 signal 4 } 
	{ c_2_ap_vld sc_out sc_logic 1 outvld 4 } 
	{ c_3 sc_out sc_lv 32 signal 5 } 
	{ c_3_ap_vld sc_out sc_logic 1 outvld 5 } 
	{ c_4 sc_out sc_lv 32 signal 6 } 
	{ c_4_ap_vld sc_out sc_logic 1 outvld 6 } 
	{ c_5 sc_out sc_lv 32 signal 7 } 
	{ c_5_ap_vld sc_out sc_logic 1 outvld 7 } 
	{ c_6 sc_out sc_lv 32 signal 8 } 
	{ c_6_ap_vld sc_out sc_logic 1 outvld 8 } 
	{ c_7 sc_out sc_lv 32 signal 9 } 
	{ c_7_ap_vld sc_out sc_logic 1 outvld 9 } 
	{ c_8 sc_out sc_lv 32 signal 10 } 
	{ c_8_ap_vld sc_out sc_logic 1 outvld 10 } 
	{ c_9 sc_out sc_lv 32 signal 11 } 
	{ c_9_ap_vld sc_out sc_logic 1 outvld 11 } 
	{ c_10 sc_out sc_lv 32 signal 12 } 
	{ c_10_ap_vld sc_out sc_logic 1 outvld 12 } 
	{ c_11 sc_out sc_lv 32 signal 13 } 
	{ c_11_ap_vld sc_out sc_logic 1 outvld 13 } 
	{ c_12 sc_out sc_lv 32 signal 14 } 
	{ c_12_ap_vld sc_out sc_logic 1 outvld 14 } 
	{ c_13 sc_out sc_lv 32 signal 15 } 
	{ c_13_ap_vld sc_out sc_logic 1 outvld 15 } 
	{ c_14 sc_out sc_lv 32 signal 16 } 
	{ c_14_ap_vld sc_out sc_logic 1 outvld 16 } 
	{ c_15 sc_out sc_lv 32 signal 17 } 
	{ c_15_ap_vld sc_out sc_logic 1 outvld 17 } 
	{ c_16 sc_out sc_lv 32 signal 18 } 
	{ c_16_ap_vld sc_out sc_logic 1 outvld 18 } 
	{ c_17 sc_out sc_lv 32 signal 19 } 
	{ c_17_ap_vld sc_out sc_logic 1 outvld 19 } 
	{ c_18 sc_out sc_lv 32 signal 20 } 
	{ c_18_ap_vld sc_out sc_logic 1 outvld 20 } 
	{ c_19 sc_out sc_lv 32 signal 21 } 
	{ c_19_ap_vld sc_out sc_logic 1 outvld 21 } 
	{ c_20 sc_out sc_lv 32 signal 22 } 
	{ c_20_ap_vld sc_out sc_logic 1 outvld 22 } 
	{ c_21 sc_out sc_lv 32 signal 23 } 
	{ c_21_ap_vld sc_out sc_logic 1 outvld 23 } 
	{ c_22 sc_out sc_lv 32 signal 24 } 
	{ c_22_ap_vld sc_out sc_logic 1 outvld 24 } 
	{ c_23 sc_out sc_lv 32 signal 25 } 
	{ c_23_ap_vld sc_out sc_logic 1 outvld 25 } 
	{ c_24 sc_out sc_lv 32 signal 26 } 
	{ c_24_ap_vld sc_out sc_logic 1 outvld 26 } 
	{ c_25 sc_out sc_lv 32 signal 27 } 
	{ c_25_ap_vld sc_out sc_logic 1 outvld 27 } 
	{ c_26 sc_out sc_lv 32 signal 28 } 
	{ c_26_ap_vld sc_out sc_logic 1 outvld 28 } 
	{ c_27 sc_out sc_lv 32 signal 29 } 
	{ c_27_ap_vld sc_out sc_logic 1 outvld 29 } 
	{ c_28 sc_out sc_lv 32 signal 30 } 
	{ c_28_ap_vld sc_out sc_logic 1 outvld 30 } 
	{ c_29 sc_out sc_lv 32 signal 31 } 
	{ c_29_ap_vld sc_out sc_logic 1 outvld 31 } 
	{ c_30 sc_out sc_lv 32 signal 32 } 
	{ c_30_ap_vld sc_out sc_logic 1 outvld 32 } 
	{ c_31 sc_out sc_lv 32 signal 33 } 
	{ c_31_ap_vld sc_out sc_logic 1 outvld 33 } 
	{ c_32 sc_out sc_lv 32 signal 34 } 
	{ c_32_ap_vld sc_out sc_logic 1 outvld 34 } 
	{ c_33 sc_out sc_lv 32 signal 35 } 
	{ c_33_ap_vld sc_out sc_logic 1 outvld 35 } 
	{ c_34 sc_out sc_lv 32 signal 36 } 
	{ c_34_ap_vld sc_out sc_logic 1 outvld 36 } 
	{ c_35 sc_out sc_lv 32 signal 37 } 
	{ c_35_ap_vld sc_out sc_logic 1 outvld 37 } 
	{ c_36 sc_out sc_lv 32 signal 38 } 
	{ c_36_ap_vld sc_out sc_logic 1 outvld 38 } 
	{ c_37 sc_out sc_lv 32 signal 39 } 
	{ c_37_ap_vld sc_out sc_logic 1 outvld 39 } 
	{ c_38 sc_out sc_lv 32 signal 40 } 
	{ c_38_ap_vld sc_out sc_logic 1 outvld 40 } 
	{ c_39 sc_out sc_lv 32 signal 41 } 
	{ c_39_ap_vld sc_out sc_logic 1 outvld 41 } 
	{ c_40 sc_out sc_lv 32 signal 42 } 
	{ c_40_ap_vld sc_out sc_logic 1 outvld 42 } 
	{ c_41 sc_out sc_lv 32 signal 43 } 
	{ c_41_ap_vld sc_out sc_logic 1 outvld 43 } 
	{ c_42 sc_out sc_lv 32 signal 44 } 
	{ c_42_ap_vld sc_out sc_logic 1 outvld 44 } 
	{ c_43 sc_out sc_lv 32 signal 45 } 
	{ c_43_ap_vld sc_out sc_logic 1 outvld 45 } 
	{ c_44 sc_out sc_lv 32 signal 46 } 
	{ c_44_ap_vld sc_out sc_logic 1 outvld 46 } 
	{ c_45 sc_out sc_lv 32 signal 47 } 
	{ c_45_ap_vld sc_out sc_logic 1 outvld 47 } 
	{ c_46 sc_out sc_lv 32 signal 48 } 
	{ c_46_ap_vld sc_out sc_logic 1 outvld 48 } 
	{ c_47 sc_out sc_lv 32 signal 49 } 
	{ c_47_ap_vld sc_out sc_logic 1 outvld 49 } 
	{ c_48 sc_out sc_lv 32 signal 50 } 
	{ c_48_ap_vld sc_out sc_logic 1 outvld 50 } 
	{ c_49 sc_out sc_lv 32 signal 51 } 
	{ c_49_ap_vld sc_out sc_logic 1 outvld 51 } 
	{ c_50 sc_out sc_lv 32 signal 52 } 
	{ c_50_ap_vld sc_out sc_logic 1 outvld 52 } 
	{ c_51 sc_out sc_lv 32 signal 53 } 
	{ c_51_ap_vld sc_out sc_logic 1 outvld 53 } 
	{ c_52 sc_out sc_lv 32 signal 54 } 
	{ c_52_ap_vld sc_out sc_logic 1 outvld 54 } 
	{ c_53 sc_out sc_lv 32 signal 55 } 
	{ c_53_ap_vld sc_out sc_logic 1 outvld 55 } 
	{ c_54 sc_out sc_lv 32 signal 56 } 
	{ c_54_ap_vld sc_out sc_logic 1 outvld 56 } 
	{ c_55 sc_out sc_lv 32 signal 57 } 
	{ c_55_ap_vld sc_out sc_logic 1 outvld 57 } 
	{ c_56 sc_out sc_lv 32 signal 58 } 
	{ c_56_ap_vld sc_out sc_logic 1 outvld 58 } 
	{ c_57 sc_out sc_lv 32 signal 59 } 
	{ c_57_ap_vld sc_out sc_logic 1 outvld 59 } 
	{ c_58 sc_out sc_lv 32 signal 60 } 
	{ c_58_ap_vld sc_out sc_logic 1 outvld 60 } 
	{ c_59 sc_out sc_lv 32 signal 61 } 
	{ c_59_ap_vld sc_out sc_logic 1 outvld 61 } 
	{ c_60 sc_out sc_lv 32 signal 62 } 
	{ c_60_ap_vld sc_out sc_logic 1 outvld 62 } 
	{ c_61 sc_out sc_lv 32 signal 63 } 
	{ c_61_ap_vld sc_out sc_logic 1 outvld 63 } 
	{ c_62 sc_out sc_lv 32 signal 64 } 
	{ c_62_ap_vld sc_out sc_logic 1 outvld 64 } 
	{ c_63 sc_out sc_lv 32 signal 65 } 
	{ c_63_ap_vld sc_out sc_logic 1 outvld 65 } 
	{ c_64 sc_out sc_lv 32 signal 66 } 
	{ c_64_ap_vld sc_out sc_logic 1 outvld 66 } 
	{ c_65 sc_out sc_lv 32 signal 67 } 
	{ c_65_ap_vld sc_out sc_logic 1 outvld 67 } 
	{ c_66 sc_out sc_lv 32 signal 68 } 
	{ c_66_ap_vld sc_out sc_logic 1 outvld 68 } 
	{ c_67 sc_out sc_lv 32 signal 69 } 
	{ c_67_ap_vld sc_out sc_logic 1 outvld 69 } 
	{ c_68 sc_out sc_lv 32 signal 70 } 
	{ c_68_ap_vld sc_out sc_logic 1 outvld 70 } 
	{ c_69 sc_out sc_lv 32 signal 71 } 
	{ c_69_ap_vld sc_out sc_logic 1 outvld 71 } 
	{ c_70 sc_out sc_lv 32 signal 72 } 
	{ c_70_ap_vld sc_out sc_logic 1 outvld 72 } 
	{ c_71 sc_out sc_lv 32 signal 73 } 
	{ c_71_ap_vld sc_out sc_logic 1 outvld 73 } 
	{ c_72 sc_out sc_lv 32 signal 74 } 
	{ c_72_ap_vld sc_out sc_logic 1 outvld 74 } 
	{ c_73 sc_out sc_lv 32 signal 75 } 
	{ c_73_ap_vld sc_out sc_logic 1 outvld 75 } 
	{ c_74 sc_out sc_lv 32 signal 76 } 
	{ c_74_ap_vld sc_out sc_logic 1 outvld 76 } 
	{ c_75 sc_out sc_lv 32 signal 77 } 
	{ c_75_ap_vld sc_out sc_logic 1 outvld 77 } 
	{ c_76 sc_out sc_lv 32 signal 78 } 
	{ c_76_ap_vld sc_out sc_logic 1 outvld 78 } 
	{ c_77 sc_out sc_lv 32 signal 79 } 
	{ c_77_ap_vld sc_out sc_logic 1 outvld 79 } 
	{ c_78 sc_out sc_lv 32 signal 80 } 
	{ c_78_ap_vld sc_out sc_logic 1 outvld 80 } 
	{ c_79 sc_out sc_lv 32 signal 81 } 
	{ c_79_ap_vld sc_out sc_logic 1 outvld 81 } 
	{ c_80 sc_out sc_lv 32 signal 82 } 
	{ c_80_ap_vld sc_out sc_logic 1 outvld 82 } 
	{ c_81 sc_out sc_lv 32 signal 83 } 
	{ c_81_ap_vld sc_out sc_logic 1 outvld 83 } 
	{ c_82 sc_out sc_lv 32 signal 84 } 
	{ c_82_ap_vld sc_out sc_logic 1 outvld 84 } 
	{ c_83 sc_out sc_lv 32 signal 85 } 
	{ c_83_ap_vld sc_out sc_logic 1 outvld 85 } 
	{ c_84 sc_out sc_lv 32 signal 86 } 
	{ c_84_ap_vld sc_out sc_logic 1 outvld 86 } 
	{ c_85 sc_out sc_lv 32 signal 87 } 
	{ c_85_ap_vld sc_out sc_logic 1 outvld 87 } 
	{ c_86 sc_out sc_lv 32 signal 88 } 
	{ c_86_ap_vld sc_out sc_logic 1 outvld 88 } 
	{ c_87 sc_out sc_lv 32 signal 89 } 
	{ c_87_ap_vld sc_out sc_logic 1 outvld 89 } 
	{ c_88 sc_out sc_lv 32 signal 90 } 
	{ c_88_ap_vld sc_out sc_logic 1 outvld 90 } 
	{ c_89 sc_out sc_lv 32 signal 91 } 
	{ c_89_ap_vld sc_out sc_logic 1 outvld 91 } 
	{ c_90 sc_out sc_lv 32 signal 92 } 
	{ c_90_ap_vld sc_out sc_logic 1 outvld 92 } 
	{ c_91 sc_out sc_lv 32 signal 93 } 
	{ c_91_ap_vld sc_out sc_logic 1 outvld 93 } 
	{ c_92 sc_out sc_lv 32 signal 94 } 
	{ c_92_ap_vld sc_out sc_logic 1 outvld 94 } 
	{ c_93 sc_out sc_lv 32 signal 95 } 
	{ c_93_ap_vld sc_out sc_logic 1 outvld 95 } 
	{ c_94 sc_out sc_lv 32 signal 96 } 
	{ c_94_ap_vld sc_out sc_logic 1 outvld 96 } 
	{ c_95 sc_out sc_lv 32 signal 97 } 
	{ c_95_ap_vld sc_out sc_logic 1 outvld 97 } 
	{ c_96 sc_out sc_lv 32 signal 98 } 
	{ c_96_ap_vld sc_out sc_logic 1 outvld 98 } 
	{ c_97 sc_out sc_lv 32 signal 99 } 
	{ c_97_ap_vld sc_out sc_logic 1 outvld 99 } 
	{ c_98 sc_out sc_lv 32 signal 100 } 
	{ c_98_ap_vld sc_out sc_logic 1 outvld 100 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_gmem_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_gmem_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_gmem_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_gmem_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWID" }} , 
 	{ "name": "m_axi_gmem_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_gmem_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_gmem_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_gmem_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_gmem_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_gmem_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_gmem_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_gmem_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_gmem_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_gmem_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_gmem_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_gmem_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_gmem_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_gmem_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_gmem_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_WID" }} , 
 	{ "name": "m_axi_gmem_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_gmem_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_gmem_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_gmem_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_gmem_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARID" }} , 
 	{ "name": "m_axi_gmem_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_gmem_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_gmem_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_gmem_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_gmem_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_gmem_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_gmem_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_gmem_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_gmem_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_gmem_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_gmem_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_gmem_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_gmem_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_gmem_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_RID" }} , 
 	{ "name": "m_axi_gmem_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "gmem", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_gmem_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_gmem_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_gmem_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_gmem_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_gmem_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_gmem_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_BID" }} , 
 	{ "name": "m_axi_gmem_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem", "role": "0_BUSER" }} , 
 	{ "name": "sext_ln40", "direction": "in", "datatype": "sc_lv", "bitwidth":62, "type": "signal", "bundle":{"name": "sext_ln40", "role": "default" }} , 
 	{ "name": "c_0", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_0", "role": "default" }} , 
 	{ "name": "c_0_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_0", "role": "ap_vld" }} , 
 	{ "name": "c_1", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_1", "role": "default" }} , 
 	{ "name": "c_1_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_1", "role": "ap_vld" }} , 
 	{ "name": "c_2", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_2", "role": "default" }} , 
 	{ "name": "c_2_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_2", "role": "ap_vld" }} , 
 	{ "name": "c_3", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_3", "role": "default" }} , 
 	{ "name": "c_3_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_3", "role": "ap_vld" }} , 
 	{ "name": "c_4", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_4", "role": "default" }} , 
 	{ "name": "c_4_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_4", "role": "ap_vld" }} , 
 	{ "name": "c_5", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_5", "role": "default" }} , 
 	{ "name": "c_5_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_5", "role": "ap_vld" }} , 
 	{ "name": "c_6", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_6", "role": "default" }} , 
 	{ "name": "c_6_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_6", "role": "ap_vld" }} , 
 	{ "name": "c_7", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_7", "role": "default" }} , 
 	{ "name": "c_7_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_7", "role": "ap_vld" }} , 
 	{ "name": "c_8", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_8", "role": "default" }} , 
 	{ "name": "c_8_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_8", "role": "ap_vld" }} , 
 	{ "name": "c_9", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_9", "role": "default" }} , 
 	{ "name": "c_9_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_9", "role": "ap_vld" }} , 
 	{ "name": "c_10", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_10", "role": "default" }} , 
 	{ "name": "c_10_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_10", "role": "ap_vld" }} , 
 	{ "name": "c_11", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_11", "role": "default" }} , 
 	{ "name": "c_11_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_11", "role": "ap_vld" }} , 
 	{ "name": "c_12", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_12", "role": "default" }} , 
 	{ "name": "c_12_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_12", "role": "ap_vld" }} , 
 	{ "name": "c_13", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_13", "role": "default" }} , 
 	{ "name": "c_13_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_13", "role": "ap_vld" }} , 
 	{ "name": "c_14", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_14", "role": "default" }} , 
 	{ "name": "c_14_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_14", "role": "ap_vld" }} , 
 	{ "name": "c_15", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_15", "role": "default" }} , 
 	{ "name": "c_15_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_15", "role": "ap_vld" }} , 
 	{ "name": "c_16", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_16", "role": "default" }} , 
 	{ "name": "c_16_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_16", "role": "ap_vld" }} , 
 	{ "name": "c_17", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_17", "role": "default" }} , 
 	{ "name": "c_17_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_17", "role": "ap_vld" }} , 
 	{ "name": "c_18", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_18", "role": "default" }} , 
 	{ "name": "c_18_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_18", "role": "ap_vld" }} , 
 	{ "name": "c_19", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_19", "role": "default" }} , 
 	{ "name": "c_19_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_19", "role": "ap_vld" }} , 
 	{ "name": "c_20", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_20", "role": "default" }} , 
 	{ "name": "c_20_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_20", "role": "ap_vld" }} , 
 	{ "name": "c_21", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_21", "role": "default" }} , 
 	{ "name": "c_21_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_21", "role": "ap_vld" }} , 
 	{ "name": "c_22", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_22", "role": "default" }} , 
 	{ "name": "c_22_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_22", "role": "ap_vld" }} , 
 	{ "name": "c_23", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_23", "role": "default" }} , 
 	{ "name": "c_23_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_23", "role": "ap_vld" }} , 
 	{ "name": "c_24", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_24", "role": "default" }} , 
 	{ "name": "c_24_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_24", "role": "ap_vld" }} , 
 	{ "name": "c_25", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_25", "role": "default" }} , 
 	{ "name": "c_25_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_25", "role": "ap_vld" }} , 
 	{ "name": "c_26", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_26", "role": "default" }} , 
 	{ "name": "c_26_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_26", "role": "ap_vld" }} , 
 	{ "name": "c_27", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_27", "role": "default" }} , 
 	{ "name": "c_27_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_27", "role": "ap_vld" }} , 
 	{ "name": "c_28", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_28", "role": "default" }} , 
 	{ "name": "c_28_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_28", "role": "ap_vld" }} , 
 	{ "name": "c_29", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_29", "role": "default" }} , 
 	{ "name": "c_29_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_29", "role": "ap_vld" }} , 
 	{ "name": "c_30", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_30", "role": "default" }} , 
 	{ "name": "c_30_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_30", "role": "ap_vld" }} , 
 	{ "name": "c_31", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_31", "role": "default" }} , 
 	{ "name": "c_31_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_31", "role": "ap_vld" }} , 
 	{ "name": "c_32", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_32", "role": "default" }} , 
 	{ "name": "c_32_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_32", "role": "ap_vld" }} , 
 	{ "name": "c_33", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_33", "role": "default" }} , 
 	{ "name": "c_33_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_33", "role": "ap_vld" }} , 
 	{ "name": "c_34", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_34", "role": "default" }} , 
 	{ "name": "c_34_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_34", "role": "ap_vld" }} , 
 	{ "name": "c_35", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_35", "role": "default" }} , 
 	{ "name": "c_35_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_35", "role": "ap_vld" }} , 
 	{ "name": "c_36", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_36", "role": "default" }} , 
 	{ "name": "c_36_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_36", "role": "ap_vld" }} , 
 	{ "name": "c_37", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_37", "role": "default" }} , 
 	{ "name": "c_37_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_37", "role": "ap_vld" }} , 
 	{ "name": "c_38", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_38", "role": "default" }} , 
 	{ "name": "c_38_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_38", "role": "ap_vld" }} , 
 	{ "name": "c_39", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_39", "role": "default" }} , 
 	{ "name": "c_39_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_39", "role": "ap_vld" }} , 
 	{ "name": "c_40", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_40", "role": "default" }} , 
 	{ "name": "c_40_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_40", "role": "ap_vld" }} , 
 	{ "name": "c_41", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_41", "role": "default" }} , 
 	{ "name": "c_41_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_41", "role": "ap_vld" }} , 
 	{ "name": "c_42", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_42", "role": "default" }} , 
 	{ "name": "c_42_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_42", "role": "ap_vld" }} , 
 	{ "name": "c_43", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_43", "role": "default" }} , 
 	{ "name": "c_43_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_43", "role": "ap_vld" }} , 
 	{ "name": "c_44", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_44", "role": "default" }} , 
 	{ "name": "c_44_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_44", "role": "ap_vld" }} , 
 	{ "name": "c_45", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_45", "role": "default" }} , 
 	{ "name": "c_45_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_45", "role": "ap_vld" }} , 
 	{ "name": "c_46", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_46", "role": "default" }} , 
 	{ "name": "c_46_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_46", "role": "ap_vld" }} , 
 	{ "name": "c_47", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_47", "role": "default" }} , 
 	{ "name": "c_47_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_47", "role": "ap_vld" }} , 
 	{ "name": "c_48", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_48", "role": "default" }} , 
 	{ "name": "c_48_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_48", "role": "ap_vld" }} , 
 	{ "name": "c_49", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_49", "role": "default" }} , 
 	{ "name": "c_49_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_49", "role": "ap_vld" }} , 
 	{ "name": "c_50", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_50", "role": "default" }} , 
 	{ "name": "c_50_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_50", "role": "ap_vld" }} , 
 	{ "name": "c_51", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_51", "role": "default" }} , 
 	{ "name": "c_51_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_51", "role": "ap_vld" }} , 
 	{ "name": "c_52", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_52", "role": "default" }} , 
 	{ "name": "c_52_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_52", "role": "ap_vld" }} , 
 	{ "name": "c_53", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_53", "role": "default" }} , 
 	{ "name": "c_53_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_53", "role": "ap_vld" }} , 
 	{ "name": "c_54", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_54", "role": "default" }} , 
 	{ "name": "c_54_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_54", "role": "ap_vld" }} , 
 	{ "name": "c_55", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_55", "role": "default" }} , 
 	{ "name": "c_55_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_55", "role": "ap_vld" }} , 
 	{ "name": "c_56", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_56", "role": "default" }} , 
 	{ "name": "c_56_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_56", "role": "ap_vld" }} , 
 	{ "name": "c_57", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_57", "role": "default" }} , 
 	{ "name": "c_57_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_57", "role": "ap_vld" }} , 
 	{ "name": "c_58", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_58", "role": "default" }} , 
 	{ "name": "c_58_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_58", "role": "ap_vld" }} , 
 	{ "name": "c_59", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_59", "role": "default" }} , 
 	{ "name": "c_59_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_59", "role": "ap_vld" }} , 
 	{ "name": "c_60", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_60", "role": "default" }} , 
 	{ "name": "c_60_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_60", "role": "ap_vld" }} , 
 	{ "name": "c_61", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_61", "role": "default" }} , 
 	{ "name": "c_61_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_61", "role": "ap_vld" }} , 
 	{ "name": "c_62", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_62", "role": "default" }} , 
 	{ "name": "c_62_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_62", "role": "ap_vld" }} , 
 	{ "name": "c_63", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_63", "role": "default" }} , 
 	{ "name": "c_63_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_63", "role": "ap_vld" }} , 
 	{ "name": "c_64", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_64", "role": "default" }} , 
 	{ "name": "c_64_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_64", "role": "ap_vld" }} , 
 	{ "name": "c_65", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_65", "role": "default" }} , 
 	{ "name": "c_65_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_65", "role": "ap_vld" }} , 
 	{ "name": "c_66", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_66", "role": "default" }} , 
 	{ "name": "c_66_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_66", "role": "ap_vld" }} , 
 	{ "name": "c_67", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_67", "role": "default" }} , 
 	{ "name": "c_67_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_67", "role": "ap_vld" }} , 
 	{ "name": "c_68", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_68", "role": "default" }} , 
 	{ "name": "c_68_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_68", "role": "ap_vld" }} , 
 	{ "name": "c_69", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_69", "role": "default" }} , 
 	{ "name": "c_69_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_69", "role": "ap_vld" }} , 
 	{ "name": "c_70", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_70", "role": "default" }} , 
 	{ "name": "c_70_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_70", "role": "ap_vld" }} , 
 	{ "name": "c_71", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_71", "role": "default" }} , 
 	{ "name": "c_71_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_71", "role": "ap_vld" }} , 
 	{ "name": "c_72", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_72", "role": "default" }} , 
 	{ "name": "c_72_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_72", "role": "ap_vld" }} , 
 	{ "name": "c_73", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_73", "role": "default" }} , 
 	{ "name": "c_73_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_73", "role": "ap_vld" }} , 
 	{ "name": "c_74", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_74", "role": "default" }} , 
 	{ "name": "c_74_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_74", "role": "ap_vld" }} , 
 	{ "name": "c_75", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_75", "role": "default" }} , 
 	{ "name": "c_75_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_75", "role": "ap_vld" }} , 
 	{ "name": "c_76", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_76", "role": "default" }} , 
 	{ "name": "c_76_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_76", "role": "ap_vld" }} , 
 	{ "name": "c_77", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_77", "role": "default" }} , 
 	{ "name": "c_77_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_77", "role": "ap_vld" }} , 
 	{ "name": "c_78", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_78", "role": "default" }} , 
 	{ "name": "c_78_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_78", "role": "ap_vld" }} , 
 	{ "name": "c_79", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_79", "role": "default" }} , 
 	{ "name": "c_79_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_79", "role": "ap_vld" }} , 
 	{ "name": "c_80", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_80", "role": "default" }} , 
 	{ "name": "c_80_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_80", "role": "ap_vld" }} , 
 	{ "name": "c_81", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_81", "role": "default" }} , 
 	{ "name": "c_81_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_81", "role": "ap_vld" }} , 
 	{ "name": "c_82", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_82", "role": "default" }} , 
 	{ "name": "c_82_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_82", "role": "ap_vld" }} , 
 	{ "name": "c_83", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_83", "role": "default" }} , 
 	{ "name": "c_83_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_83", "role": "ap_vld" }} , 
 	{ "name": "c_84", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_84", "role": "default" }} , 
 	{ "name": "c_84_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_84", "role": "ap_vld" }} , 
 	{ "name": "c_85", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_85", "role": "default" }} , 
 	{ "name": "c_85_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_85", "role": "ap_vld" }} , 
 	{ "name": "c_86", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_86", "role": "default" }} , 
 	{ "name": "c_86_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_86", "role": "ap_vld" }} , 
 	{ "name": "c_87", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_87", "role": "default" }} , 
 	{ "name": "c_87_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_87", "role": "ap_vld" }} , 
 	{ "name": "c_88", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_88", "role": "default" }} , 
 	{ "name": "c_88_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_88", "role": "ap_vld" }} , 
 	{ "name": "c_89", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_89", "role": "default" }} , 
 	{ "name": "c_89_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_89", "role": "ap_vld" }} , 
 	{ "name": "c_90", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_90", "role": "default" }} , 
 	{ "name": "c_90_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_90", "role": "ap_vld" }} , 
 	{ "name": "c_91", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_91", "role": "default" }} , 
 	{ "name": "c_91_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_91", "role": "ap_vld" }} , 
 	{ "name": "c_92", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_92", "role": "default" }} , 
 	{ "name": "c_92_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_92", "role": "ap_vld" }} , 
 	{ "name": "c_93", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_93", "role": "default" }} , 
 	{ "name": "c_93_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_93", "role": "ap_vld" }} , 
 	{ "name": "c_94", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_94", "role": "default" }} , 
 	{ "name": "c_94_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_94", "role": "ap_vld" }} , 
 	{ "name": "c_95", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_95", "role": "default" }} , 
 	{ "name": "c_95_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_95", "role": "ap_vld" }} , 
 	{ "name": "c_96", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_96", "role": "default" }} , 
 	{ "name": "c_96_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_96", "role": "ap_vld" }} , 
 	{ "name": "c_97", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_97", "role": "default" }} , 
 	{ "name": "c_97_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_97", "role": "ap_vld" }} , 
 	{ "name": "c_98", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "c_98", "role": "default" }} , 
 	{ "name": "c_98_ap_vld", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "c_98", "role": "ap_vld" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "fir_top_Pipeline_VITIS_LOOP_40_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "101", "EstimateLatencyMax" : "101",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "gmem", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "gmem_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "sext_ln40", "Type" : "None", "Direction" : "I"},
			{"Name" : "c_0", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_1", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_2", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_3", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_4", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_5", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_6", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_7", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_8", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_9", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_10", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_11", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_12", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_13", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_14", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_15", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_16", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_17", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_18", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_19", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_20", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_21", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_22", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_23", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_24", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_25", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_26", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_27", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_28", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_29", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_30", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_31", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_32", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_33", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_34", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_35", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_36", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_37", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_38", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_39", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_40", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_41", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_42", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_43", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_44", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_45", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_46", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_47", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_48", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_49", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_50", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_51", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_52", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_53", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_54", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_55", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_56", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_57", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_58", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_59", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_60", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_61", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_62", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_63", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_64", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_65", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_66", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_67", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_68", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_69", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_70", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_71", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_72", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_73", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_74", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_75", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_76", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_77", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_78", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_79", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_80", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_81", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_82", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_83", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_84", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_85", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_86", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_87", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_88", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_89", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_90", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_91", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_92", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_93", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_94", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_95", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_96", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_97", "Type" : "Vld", "Direction" : "O"},
			{"Name" : "c_98", "Type" : "Vld", "Direction" : "O"}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_40_1", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "1", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	fir_top_Pipeline_VITIS_LOOP_40_1 {
		gmem {Type I LastRead 1 FirstWrite -1}
		sext_ln40 {Type I LastRead 0 FirstWrite -1}
		c_0 {Type O LastRead -1 FirstWrite 1}
		c_1 {Type O LastRead -1 FirstWrite 1}
		c_2 {Type O LastRead -1 FirstWrite 1}
		c_3 {Type O LastRead -1 FirstWrite 1}
		c_4 {Type O LastRead -1 FirstWrite 1}
		c_5 {Type O LastRead -1 FirstWrite 1}
		c_6 {Type O LastRead -1 FirstWrite 1}
		c_7 {Type O LastRead -1 FirstWrite 1}
		c_8 {Type O LastRead -1 FirstWrite 1}
		c_9 {Type O LastRead -1 FirstWrite 1}
		c_10 {Type O LastRead -1 FirstWrite 1}
		c_11 {Type O LastRead -1 FirstWrite 1}
		c_12 {Type O LastRead -1 FirstWrite 1}
		c_13 {Type O LastRead -1 FirstWrite 1}
		c_14 {Type O LastRead -1 FirstWrite 1}
		c_15 {Type O LastRead -1 FirstWrite 1}
		c_16 {Type O LastRead -1 FirstWrite 1}
		c_17 {Type O LastRead -1 FirstWrite 1}
		c_18 {Type O LastRead -1 FirstWrite 1}
		c_19 {Type O LastRead -1 FirstWrite 1}
		c_20 {Type O LastRead -1 FirstWrite 1}
		c_21 {Type O LastRead -1 FirstWrite 1}
		c_22 {Type O LastRead -1 FirstWrite 1}
		c_23 {Type O LastRead -1 FirstWrite 1}
		c_24 {Type O LastRead -1 FirstWrite 1}
		c_25 {Type O LastRead -1 FirstWrite 1}
		c_26 {Type O LastRead -1 FirstWrite 1}
		c_27 {Type O LastRead -1 FirstWrite 1}
		c_28 {Type O LastRead -1 FirstWrite 1}
		c_29 {Type O LastRead -1 FirstWrite 1}
		c_30 {Type O LastRead -1 FirstWrite 1}
		c_31 {Type O LastRead -1 FirstWrite 1}
		c_32 {Type O LastRead -1 FirstWrite 1}
		c_33 {Type O LastRead -1 FirstWrite 1}
		c_34 {Type O LastRead -1 FirstWrite 1}
		c_35 {Type O LastRead -1 FirstWrite 1}
		c_36 {Type O LastRead -1 FirstWrite 1}
		c_37 {Type O LastRead -1 FirstWrite 1}
		c_38 {Type O LastRead -1 FirstWrite 1}
		c_39 {Type O LastRead -1 FirstWrite 1}
		c_40 {Type O LastRead -1 FirstWrite 1}
		c_41 {Type O LastRead -1 FirstWrite 1}
		c_42 {Type O LastRead -1 FirstWrite 1}
		c_43 {Type O LastRead -1 FirstWrite 1}
		c_44 {Type O LastRead -1 FirstWrite 1}
		c_45 {Type O LastRead -1 FirstWrite 1}
		c_46 {Type O LastRead -1 FirstWrite 1}
		c_47 {Type O LastRead -1 FirstWrite 1}
		c_48 {Type O LastRead -1 FirstWrite 1}
		c_49 {Type O LastRead -1 FirstWrite 1}
		c_50 {Type O LastRead -1 FirstWrite 1}
		c_51 {Type O LastRead -1 FirstWrite 1}
		c_52 {Type O LastRead -1 FirstWrite 1}
		c_53 {Type O LastRead -1 FirstWrite 1}
		c_54 {Type O LastRead -1 FirstWrite 1}
		c_55 {Type O LastRead -1 FirstWrite 1}
		c_56 {Type O LastRead -1 FirstWrite 1}
		c_57 {Type O LastRead -1 FirstWrite 1}
		c_58 {Type O LastRead -1 FirstWrite 1}
		c_59 {Type O LastRead -1 FirstWrite 1}
		c_60 {Type O LastRead -1 FirstWrite 1}
		c_61 {Type O LastRead -1 FirstWrite 1}
		c_62 {Type O LastRead -1 FirstWrite 1}
		c_63 {Type O LastRead -1 FirstWrite 1}
		c_64 {Type O LastRead -1 FirstWrite 1}
		c_65 {Type O LastRead -1 FirstWrite 1}
		c_66 {Type O LastRead -1 FirstWrite 1}
		c_67 {Type O LastRead -1 FirstWrite 1}
		c_68 {Type O LastRead -1 FirstWrite 1}
		c_69 {Type O LastRead -1 FirstWrite 1}
		c_70 {Type O LastRead -1 FirstWrite 1}
		c_71 {Type O LastRead -1 FirstWrite 1}
		c_72 {Type O LastRead -1 FirstWrite 1}
		c_73 {Type O LastRead -1 FirstWrite 1}
		c_74 {Type O LastRead -1 FirstWrite 1}
		c_75 {Type O LastRead -1 FirstWrite 1}
		c_76 {Type O LastRead -1 FirstWrite 1}
		c_77 {Type O LastRead -1 FirstWrite 1}
		c_78 {Type O LastRead -1 FirstWrite 1}
		c_79 {Type O LastRead -1 FirstWrite 1}
		c_80 {Type O LastRead -1 FirstWrite 1}
		c_81 {Type O LastRead -1 FirstWrite 1}
		c_82 {Type O LastRead -1 FirstWrite 1}
		c_83 {Type O LastRead -1 FirstWrite 1}
		c_84 {Type O LastRead -1 FirstWrite 1}
		c_85 {Type O LastRead -1 FirstWrite 1}
		c_86 {Type O LastRead -1 FirstWrite 1}
		c_87 {Type O LastRead -1 FirstWrite 1}
		c_88 {Type O LastRead -1 FirstWrite 1}
		c_89 {Type O LastRead -1 FirstWrite 1}
		c_90 {Type O LastRead -1 FirstWrite 1}
		c_91 {Type O LastRead -1 FirstWrite 1}
		c_92 {Type O LastRead -1 FirstWrite 1}
		c_93 {Type O LastRead -1 FirstWrite 1}
		c_94 {Type O LastRead -1 FirstWrite 1}
		c_95 {Type O LastRead -1 FirstWrite 1}
		c_96 {Type O LastRead -1 FirstWrite 1}
		c_97 {Type O LastRead -1 FirstWrite 1}
		c_98 {Type O LastRead -1 FirstWrite 1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "101", "Max" : "101"}
	, {"Name" : "Interval", "Min" : "101", "Max" : "101"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	 { m_axi {  { m_axi_gmem_0_AWVALID VALID 1 1 }  { m_axi_gmem_0_AWREADY READY 0 1 }  { m_axi_gmem_0_AWADDR ADDR 1 64 }  { m_axi_gmem_0_AWID ID 1 1 }  { m_axi_gmem_0_AWLEN SIZE 1 32 }  { m_axi_gmem_0_AWSIZE BURST 1 3 }  { m_axi_gmem_0_AWBURST LOCK 1 2 }  { m_axi_gmem_0_AWLOCK CACHE 1 2 }  { m_axi_gmem_0_AWCACHE PROT 1 4 }  { m_axi_gmem_0_AWPROT QOS 1 3 }  { m_axi_gmem_0_AWQOS REGION 1 4 }  { m_axi_gmem_0_AWREGION USER 1 4 }  { m_axi_gmem_0_AWUSER DATA 1 1 }  { m_axi_gmem_0_WVALID VALID 1 1 }  { m_axi_gmem_0_WREADY READY 0 1 }  { m_axi_gmem_0_WDATA FIFONUM 1 32 }  { m_axi_gmem_0_WSTRB STRB 1 4 }  { m_axi_gmem_0_WLAST LAST 1 1 }  { m_axi_gmem_0_WID ID 1 1 }  { m_axi_gmem_0_WUSER DATA 1 1 }  { m_axi_gmem_0_ARVALID VALID 1 1 }  { m_axi_gmem_0_ARREADY READY 0 1 }  { m_axi_gmem_0_ARADDR ADDR 1 64 }  { m_axi_gmem_0_ARID ID 1 1 }  { m_axi_gmem_0_ARLEN SIZE 1 32 }  { m_axi_gmem_0_ARSIZE BURST 1 3 }  { m_axi_gmem_0_ARBURST LOCK 1 2 }  { m_axi_gmem_0_ARLOCK CACHE 1 2 }  { m_axi_gmem_0_ARCACHE PROT 1 4 }  { m_axi_gmem_0_ARPROT QOS 1 3 }  { m_axi_gmem_0_ARQOS REGION 1 4 }  { m_axi_gmem_0_ARREGION USER 1 4 }  { m_axi_gmem_0_ARUSER DATA 1 1 }  { m_axi_gmem_0_RVALID VALID 0 1 }  { m_axi_gmem_0_RREADY READY 1 1 }  { m_axi_gmem_0_RDATA FIFONUM 0 32 }  { m_axi_gmem_0_RLAST LAST 0 1 }  { m_axi_gmem_0_RID ID 0 1 }  { m_axi_gmem_0_RFIFONUM LEN 0 9 }  { m_axi_gmem_0_RUSER DATA 0 1 }  { m_axi_gmem_0_RRESP RESP 0 2 }  { m_axi_gmem_0_BVALID VALID 0 1 }  { m_axi_gmem_0_BREADY READY 1 1 }  { m_axi_gmem_0_BRESP RESP 0 2 }  { m_axi_gmem_0_BID ID 0 1 }  { m_axi_gmem_0_BUSER DATA 0 1 } } }
	sext_ln40 { ap_none {  { sext_ln40 in_data 0 62 } } }
	c_0 { ap_vld {  { c_0 out_data 1 32 }  { c_0_ap_vld out_vld 1 1 } } }
	c_1 { ap_vld {  { c_1 out_data 1 32 }  { c_1_ap_vld out_vld 1 1 } } }
	c_2 { ap_vld {  { c_2 out_data 1 32 }  { c_2_ap_vld out_vld 1 1 } } }
	c_3 { ap_vld {  { c_3 out_data 1 32 }  { c_3_ap_vld out_vld 1 1 } } }
	c_4 { ap_vld {  { c_4 out_data 1 32 }  { c_4_ap_vld out_vld 1 1 } } }
	c_5 { ap_vld {  { c_5 out_data 1 32 }  { c_5_ap_vld out_vld 1 1 } } }
	c_6 { ap_vld {  { c_6 out_data 1 32 }  { c_6_ap_vld out_vld 1 1 } } }
	c_7 { ap_vld {  { c_7 out_data 1 32 }  { c_7_ap_vld out_vld 1 1 } } }
	c_8 { ap_vld {  { c_8 out_data 1 32 }  { c_8_ap_vld out_vld 1 1 } } }
	c_9 { ap_vld {  { c_9 out_data 1 32 }  { c_9_ap_vld out_vld 1 1 } } }
	c_10 { ap_vld {  { c_10 out_data 1 32 }  { c_10_ap_vld out_vld 1 1 } } }
	c_11 { ap_vld {  { c_11 out_data 1 32 }  { c_11_ap_vld out_vld 1 1 } } }
	c_12 { ap_vld {  { c_12 out_data 1 32 }  { c_12_ap_vld out_vld 1 1 } } }
	c_13 { ap_vld {  { c_13 out_data 1 32 }  { c_13_ap_vld out_vld 1 1 } } }
	c_14 { ap_vld {  { c_14 out_data 1 32 }  { c_14_ap_vld out_vld 1 1 } } }
	c_15 { ap_vld {  { c_15 out_data 1 32 }  { c_15_ap_vld out_vld 1 1 } } }
	c_16 { ap_vld {  { c_16 out_data 1 32 }  { c_16_ap_vld out_vld 1 1 } } }
	c_17 { ap_vld {  { c_17 out_data 1 32 }  { c_17_ap_vld out_vld 1 1 } } }
	c_18 { ap_vld {  { c_18 out_data 1 32 }  { c_18_ap_vld out_vld 1 1 } } }
	c_19 { ap_vld {  { c_19 out_data 1 32 }  { c_19_ap_vld out_vld 1 1 } } }
	c_20 { ap_vld {  { c_20 out_data 1 32 }  { c_20_ap_vld out_vld 1 1 } } }
	c_21 { ap_vld {  { c_21 out_data 1 32 }  { c_21_ap_vld out_vld 1 1 } } }
	c_22 { ap_vld {  { c_22 out_data 1 32 }  { c_22_ap_vld out_vld 1 1 } } }
	c_23 { ap_vld {  { c_23 out_data 1 32 }  { c_23_ap_vld out_vld 1 1 } } }
	c_24 { ap_vld {  { c_24 out_data 1 32 }  { c_24_ap_vld out_vld 1 1 } } }
	c_25 { ap_vld {  { c_25 out_data 1 32 }  { c_25_ap_vld out_vld 1 1 } } }
	c_26 { ap_vld {  { c_26 out_data 1 32 }  { c_26_ap_vld out_vld 1 1 } } }
	c_27 { ap_vld {  { c_27 out_data 1 32 }  { c_27_ap_vld out_vld 1 1 } } }
	c_28 { ap_vld {  { c_28 out_data 1 32 }  { c_28_ap_vld out_vld 1 1 } } }
	c_29 { ap_vld {  { c_29 out_data 1 32 }  { c_29_ap_vld out_vld 1 1 } } }
	c_30 { ap_vld {  { c_30 out_data 1 32 }  { c_30_ap_vld out_vld 1 1 } } }
	c_31 { ap_vld {  { c_31 out_data 1 32 }  { c_31_ap_vld out_vld 1 1 } } }
	c_32 { ap_vld {  { c_32 out_data 1 32 }  { c_32_ap_vld out_vld 1 1 } } }
	c_33 { ap_vld {  { c_33 out_data 1 32 }  { c_33_ap_vld out_vld 1 1 } } }
	c_34 { ap_vld {  { c_34 out_data 1 32 }  { c_34_ap_vld out_vld 1 1 } } }
	c_35 { ap_vld {  { c_35 out_data 1 32 }  { c_35_ap_vld out_vld 1 1 } } }
	c_36 { ap_vld {  { c_36 out_data 1 32 }  { c_36_ap_vld out_vld 1 1 } } }
	c_37 { ap_vld {  { c_37 out_data 1 32 }  { c_37_ap_vld out_vld 1 1 } } }
	c_38 { ap_vld {  { c_38 out_data 1 32 }  { c_38_ap_vld out_vld 1 1 } } }
	c_39 { ap_vld {  { c_39 out_data 1 32 }  { c_39_ap_vld out_vld 1 1 } } }
	c_40 { ap_vld {  { c_40 out_data 1 32 }  { c_40_ap_vld out_vld 1 1 } } }
	c_41 { ap_vld {  { c_41 out_data 1 32 }  { c_41_ap_vld out_vld 1 1 } } }
	c_42 { ap_vld {  { c_42 out_data 1 32 }  { c_42_ap_vld out_vld 1 1 } } }
	c_43 { ap_vld {  { c_43 out_data 1 32 }  { c_43_ap_vld out_vld 1 1 } } }
	c_44 { ap_vld {  { c_44 out_data 1 32 }  { c_44_ap_vld out_vld 1 1 } } }
	c_45 { ap_vld {  { c_45 out_data 1 32 }  { c_45_ap_vld out_vld 1 1 } } }
	c_46 { ap_vld {  { c_46 out_data 1 32 }  { c_46_ap_vld out_vld 1 1 } } }
	c_47 { ap_vld {  { c_47 out_data 1 32 }  { c_47_ap_vld out_vld 1 1 } } }
	c_48 { ap_vld {  { c_48 out_data 1 32 }  { c_48_ap_vld out_vld 1 1 } } }
	c_49 { ap_vld {  { c_49 out_data 1 32 }  { c_49_ap_vld out_vld 1 1 } } }
	c_50 { ap_vld {  { c_50 out_data 1 32 }  { c_50_ap_vld out_vld 1 1 } } }
	c_51 { ap_vld {  { c_51 out_data 1 32 }  { c_51_ap_vld out_vld 1 1 } } }
	c_52 { ap_vld {  { c_52 out_data 1 32 }  { c_52_ap_vld out_vld 1 1 } } }
	c_53 { ap_vld {  { c_53 out_data 1 32 }  { c_53_ap_vld out_vld 1 1 } } }
	c_54 { ap_vld {  { c_54 out_data 1 32 }  { c_54_ap_vld out_vld 1 1 } } }
	c_55 { ap_vld {  { c_55 out_data 1 32 }  { c_55_ap_vld out_vld 1 1 } } }
	c_56 { ap_vld {  { c_56 out_data 1 32 }  { c_56_ap_vld out_vld 1 1 } } }
	c_57 { ap_vld {  { c_57 out_data 1 32 }  { c_57_ap_vld out_vld 1 1 } } }
	c_58 { ap_vld {  { c_58 out_data 1 32 }  { c_58_ap_vld out_vld 1 1 } } }
	c_59 { ap_vld {  { c_59 out_data 1 32 }  { c_59_ap_vld out_vld 1 1 } } }
	c_60 { ap_vld {  { c_60 out_data 1 32 }  { c_60_ap_vld out_vld 1 1 } } }
	c_61 { ap_vld {  { c_61 out_data 1 32 }  { c_61_ap_vld out_vld 1 1 } } }
	c_62 { ap_vld {  { c_62 out_data 1 32 }  { c_62_ap_vld out_vld 1 1 } } }
	c_63 { ap_vld {  { c_63 out_data 1 32 }  { c_63_ap_vld out_vld 1 1 } } }
	c_64 { ap_vld {  { c_64 out_data 1 32 }  { c_64_ap_vld out_vld 1 1 } } }
	c_65 { ap_vld {  { c_65 out_data 1 32 }  { c_65_ap_vld out_vld 1 1 } } }
	c_66 { ap_vld {  { c_66 out_data 1 32 }  { c_66_ap_vld out_vld 1 1 } } }
	c_67 { ap_vld {  { c_67 out_data 1 32 }  { c_67_ap_vld out_vld 1 1 } } }
	c_68 { ap_vld {  { c_68 out_data 1 32 }  { c_68_ap_vld out_vld 1 1 } } }
	c_69 { ap_vld {  { c_69 out_data 1 32 }  { c_69_ap_vld out_vld 1 1 } } }
	c_70 { ap_vld {  { c_70 out_data 1 32 }  { c_70_ap_vld out_vld 1 1 } } }
	c_71 { ap_vld {  { c_71 out_data 1 32 }  { c_71_ap_vld out_vld 1 1 } } }
	c_72 { ap_vld {  { c_72 out_data 1 32 }  { c_72_ap_vld out_vld 1 1 } } }
	c_73 { ap_vld {  { c_73 out_data 1 32 }  { c_73_ap_vld out_vld 1 1 } } }
	c_74 { ap_vld {  { c_74 out_data 1 32 }  { c_74_ap_vld out_vld 1 1 } } }
	c_75 { ap_vld {  { c_75 out_data 1 32 }  { c_75_ap_vld out_vld 1 1 } } }
	c_76 { ap_vld {  { c_76 out_data 1 32 }  { c_76_ap_vld out_vld 1 1 } } }
	c_77 { ap_vld {  { c_77 out_data 1 32 }  { c_77_ap_vld out_vld 1 1 } } }
	c_78 { ap_vld {  { c_78 out_data 1 32 }  { c_78_ap_vld out_vld 1 1 } } }
	c_79 { ap_vld {  { c_79 out_data 1 32 }  { c_79_ap_vld out_vld 1 1 } } }
	c_80 { ap_vld {  { c_80 out_data 1 32 }  { c_80_ap_vld out_vld 1 1 } } }
	c_81 { ap_vld {  { c_81 out_data 1 32 }  { c_81_ap_vld out_vld 1 1 } } }
	c_82 { ap_vld {  { c_82 out_data 1 32 }  { c_82_ap_vld out_vld 1 1 } } }
	c_83 { ap_vld {  { c_83 out_data 1 32 }  { c_83_ap_vld out_vld 1 1 } } }
	c_84 { ap_vld {  { c_84 out_data 1 32 }  { c_84_ap_vld out_vld 1 1 } } }
	c_85 { ap_vld {  { c_85 out_data 1 32 }  { c_85_ap_vld out_vld 1 1 } } }
	c_86 { ap_vld {  { c_86 out_data 1 32 }  { c_86_ap_vld out_vld 1 1 } } }
	c_87 { ap_vld {  { c_87 out_data 1 32 }  { c_87_ap_vld out_vld 1 1 } } }
	c_88 { ap_vld {  { c_88 out_data 1 32 }  { c_88_ap_vld out_vld 1 1 } } }
	c_89 { ap_vld {  { c_89 out_data 1 32 }  { c_89_ap_vld out_vld 1 1 } } }
	c_90 { ap_vld {  { c_90 out_data 1 32 }  { c_90_ap_vld out_vld 1 1 } } }
	c_91 { ap_vld {  { c_91 out_data 1 32 }  { c_91_ap_vld out_vld 1 1 } } }
	c_92 { ap_vld {  { c_92 out_data 1 32 }  { c_92_ap_vld out_vld 1 1 } } }
	c_93 { ap_vld {  { c_93 out_data 1 32 }  { c_93_ap_vld out_vld 1 1 } } }
	c_94 { ap_vld {  { c_94 out_data 1 32 }  { c_94_ap_vld out_vld 1 1 } } }
	c_95 { ap_vld {  { c_95 out_data 1 32 }  { c_95_ap_vld out_vld 1 1 } } }
	c_96 { ap_vld {  { c_96 out_data 1 32 }  { c_96_ap_vld out_vld 1 1 } } }
	c_97 { ap_vld {  { c_97 out_data 1 32 }  { c_97_ap_vld out_vld 1 1 } } }
	c_98 { ap_vld {  { c_98 out_data 1 32 }  { c_98_ap_vld out_vld 1 1 } } }
}
