
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.20
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k adder.v fadder.v tfl.v control.v conv2d.v

yosys> verific -vlog2k adder.v fadder.v tfl.v control.v conv2d.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'adder.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'fadder.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tfl.v'
VERIFIC-WARNING [VERI-1407] tfl.v:385: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:260: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:254: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:248: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:241: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:237: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:236: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:225: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:221: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:219: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:218: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:217: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:216: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:215: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:214: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:213: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:212: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:211: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:210: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:209: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:206: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:160: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:158: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:156: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:149: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:144: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:129: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:128: attribute target identifier 'pad' not found in this scope
VERIFIC-WARNING [VERI-1407] tfl.v:5: attribute target identifier 'pad' not found in this scope
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'control.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'conv2d.v'

yosys> synth_rs -top conv2d -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top conv2d

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] conv2d.v:2: compiling module 'conv2d'
VERIFIC-INFO [VERI-1018] adder.v:1: compiling module 'myadder(WIDTH=20)'
VERIFIC-WARNING [VERI-1209] conv2d.v:418: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:435: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:442: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:449: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:456: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:463: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:470: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:477: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1173] conv2d.v:398: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1209] conv2d.v:540: expression size 14 truncated to fit in target size 13
VERIFIC-WARNING [VERI-1173] conv2d.v:527: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1209] conv2d.v:606: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:630: expression size 21 truncated to fit in target size 20
VERIFIC-WARNING [VERI-1209] conv2d.v:638: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1173] conv2d.v:610: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1209] conv2d.v:669: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:672: expression size 32 truncated to fit in target size 14
VERIFIC-WARNING [VERI-1209] conv2d.v:673: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:681: expression size 21 truncated to fit in target size 20
VERIFIC-WARNING [VERI-1209] conv2d.v:685: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:687: expression size 32 truncated to fit in target size 13
VERIFIC-WARNING [VERI-1209] conv2d.v:688: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:689: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:717: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:720: expression size 32 truncated to fit in target size 14
VERIFIC-WARNING [VERI-1209] conv2d.v:721: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:729: expression size 21 truncated to fit in target size 20
VERIFIC-WARNING [VERI-1209] conv2d.v:733: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:735: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:736: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1173] conv2d.v:653: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1209] conv2d.v:842: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:867: expression size 21 truncated to fit in target size 20
VERIFIC-WARNING [VERI-1209] conv2d.v:869: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:874: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1173] conv2d.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] adder.v:1: compiling module 'myadder(WIDTH=24)'
VERIFIC-INFO [VERI-1018] adder.v:1: compiling module 'myadder(WIDTH=16)'
VERIFIC-INFO [VERI-1018] adder.v:1: compiling module 'myadder(WIDTH=12)'
VERIFIC-INFO [VERI-1018] fadder.v:1: compiling module 'fadder(WIDTH=12)'
VERIFIC-WARNING [VERI-1209] conv2d.v:1119: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:1138: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1173] conv2d.v:1142: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1174] conv2d.v:1142: synthesis - simulation differences may occur when using parallel_case directive
VERIFIC-WARNING [VERI-1209] conv2d.v:1153: expression size 3 truncated to fit in target size 2
VERIFIC-WARNING [VERI-1209] conv2d.v:1156: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:1169: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:1173: expression size 13 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] conv2d.v:1181: expression size 10 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] conv2d.v:1199: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1173] conv2d.v:1015: synthesis - simulation differences may occur when using full_case directive
Importing module conv2d.
Importing module fadder(WIDTH=12).
Importing module myadder(WIDTH=12).
Importing module myadder(WIDTH=16).
Importing module myadder(WIDTH=20).
Importing module myadder(WIDTH=24).

3.3.1. Analyzing design hierarchy..
Top module:  \conv2d
Used module:     \fadder(WIDTH=12)
Used module:     \myadder(WIDTH=12)
Used module:     \myadder(WIDTH=16)
Used module:     \myadder(WIDTH=24)
Used module:     \myadder(WIDTH=20)

3.3.2. Analyzing design hierarchy..
Top module:  \conv2d
Used module:     \fadder(WIDTH=12)
Used module:     \myadder(WIDTH=12)
Used module:     \myadder(WIDTH=16)
Used module:     \myadder(WIDTH=24)
Used module:     \myadder(WIDTH=20)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module myadder(WIDTH=24).
Optimizing module myadder(WIDTH=20).
Optimizing module myadder(WIDTH=16).
Optimizing module myadder(WIDTH=12).
Optimizing module fadder(WIDTH=12).
Optimizing module conv2d.
<suppressed ~168 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module myadder(WIDTH=24).
Deleting now unused module myadder(WIDTH=20).
Deleting now unused module myadder(WIDTH=16).
Deleting now unused module myadder(WIDTH=12).
Deleting now unused module fadder(WIDTH=12).
<suppressed ~21 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 4 unused cells and 1527 unused wires.
<suppressed ~143 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module conv2d...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $verific$i1019$conv2d.v:1124$2514: \filter_reload -> 1'0
      Replacing known input bits on port A of cell $verific$i1006$conv2d.v:1113$2505: \filter_reload -> 1'1
      Replacing known input bits on port A of cell $verific$i357$conv2d.v:607$1091: \i_bias_wen -> 1'0
      Replacing known input bits on port A of cell $verific$i722$conv2d.v:843$1305: \i_pixel_wen -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~115 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
    New ctrl vector for $pmux cell $verific$Select_1172$conv2d.v:1245$2595: { $verific$n11571$191 $verific$n11235$177 $verific$n11241$183 }
    New ctrl vector for $pmux cell $verific$Select_1175$conv2d.v:1245$2598: { $verific$n11235$177 $verific$n11241$183 }
    New ctrl vector for $pmux cell $verific$Select_1185$conv2d.v:1245$2607: { $verific$n11606$199 $verific$n11248$190 }
    New ctrl vector for $pmux cell $verific$Select_1188$conv2d.v:1245$2610: { $verific$n11608$201 $verific$n11609$202 }
    New ctrl vector for $pmux cell $verific$Select_1194$conv2d.v:1245$2614: { $verific$n11627$205 $verific$n11241$183 }
    New ctrl vector for $pmux cell $verific$Select_628$conv2d.v:784$1228: { $verific$n6554$85 $auto$opt_reduce.cc:134:opt_pmux$2690 $verific$n6557$88 }
    New ctrl vector for $pmux cell $verific$Select_629$conv2d.v:784$1229: { $verific$n6554$85 $auto$opt_reduce.cc:134:opt_pmux$2692 $verific$n6557$88 }
    New ctrl vector for $pmux cell $verific$Select_634$conv2d.v:784$1234: $auto$opt_reduce.cc:134:opt_pmux$2694
    New ctrl vector for $pmux cell $verific$Select_636$conv2d.v:784$1235: $auto$opt_reduce.cc:134:opt_pmux$2696
    New ctrl vector for $pmux cell $verific$Select_638$conv2d.v:784$1237: { $verific$n6554$85 $auto$opt_reduce.cc:134:opt_pmux$2698 $verific$n6557$88 }
    New ctrl vector for $pmux cell $verific$Select_820$conv2d.v:912$1362: { $verific$n8229$122 $verific$n8262$125 }
    New ctrl vector for $pmux cell $verific$Select_822$conv2d.v:912$1363: { $verific$n8229$122 $verific$n8262$125 }
    New ctrl vector for $pmux cell $verific$select_106$conv2d.v:223$774: { $verific$n851$8 $verific$n852$9 $verific$n853$10 $verific$n854$11 $verific$n856$13 $verific$n858$15 }
    New ctrl vector for $pmux cell $verific$select_1155$conv2d.v:1245$2578: { $verific$n11234$176 $verific$n11243$185 $auto$opt_reduce.cc:134:opt_pmux$2700 $verific$n11248$190 }
    New ctrl vector for $pmux cell $verific$select_1156$conv2d.v:1245$2579: { $auto$opt_reduce.cc:134:opt_pmux$2704 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2702 }
    New ctrl vector for $pmux cell $verific$select_1157$conv2d.v:1245$2580: { $auto$opt_reduce.cc:134:opt_pmux$2708 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2706 }
    New ctrl vector for $pmux cell $verific$select_1158$conv2d.v:1245$2581: { $auto$opt_reduce.cc:134:opt_pmux$2712 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2710 }
    New ctrl vector for $pmux cell $verific$select_1159$conv2d.v:1245$2582: { $auto$opt_reduce.cc:134:opt_pmux$2716 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2714 }
    New ctrl vector for $pmux cell $verific$select_1160$conv2d.v:1245$2583: { $auto$opt_reduce.cc:134:opt_pmux$2720 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2718 }
    New ctrl vector for $pmux cell $verific$select_1161$conv2d.v:1245$2584: { $auto$opt_reduce.cc:134:opt_pmux$2724 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2722 }
    New ctrl vector for $pmux cell $verific$select_1162$conv2d.v:1245$2585: { $auto$opt_reduce.cc:134:opt_pmux$2728 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2726 }
    New ctrl vector for $pmux cell $verific$select_1163$conv2d.v:1245$2586: { $auto$opt_reduce.cc:134:opt_pmux$2732 $verific$n11245$187 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2730 }
    New ctrl vector for $pmux cell $verific$select_1164$conv2d.v:1245$2587: { $verific$n11234$176 $verific$n11235$177 $verific$n11236$178 $verific$n11237$179 $auto$opt_reduce.cc:134:opt_pmux$2734 $verific$n11240$182 $verific$n11241$183 $verific$n11242$184 $verific$n11243$185 $verific$n11244$186 $verific$n11245$187 $verific$n11246$188 $verific$n11247$189 $verific$n11248$190 }
    New ctrl vector for $pmux cell $verific$select_1165$conv2d.v:1245$2588: { $verific$n11235$177 $verific$n11241$183 $verific$n11243$185 $verific$n11244$186 $auto$opt_reduce.cc:134:opt_pmux$2736 }
    New ctrl vector for $pmux cell $verific$select_1166$conv2d.v:1245$2589: { $auto$opt_reduce.cc:134:opt_pmux$2740 $auto$opt_reduce.cc:134:opt_pmux$2738 }
    New ctrl vector for $pmux cell $verific$select_1167$conv2d.v:1245$2590: { $auto$opt_reduce.cc:134:opt_pmux$2744 $auto$opt_reduce.cc:134:opt_pmux$2742 }
    New ctrl vector for $pmux cell $verific$select_1168$conv2d.v:1245$2591: { $verific$n11235$177 $verific$n11243$185 $auto$opt_reduce.cc:134:opt_pmux$2746 }
    New ctrl vector for $pmux cell $verific$select_1169$conv2d.v:1245$2592: { $verific$n11235$177 $verific$n11245$187 $auto$opt_reduce.cc:134:opt_pmux$2748 }
    New ctrl vector for $pmux cell $verific$select_1170$conv2d.v:1245$2593: { $verific$n11235$177 $auto$opt_reduce.cc:134:opt_pmux$2750 }
    New ctrl vector for $pmux cell $verific$select_1173$conv2d.v:1245$2596: { $verific$n11235$177 $verific$n11241$183 $verific$n11244$186 $auto$opt_reduce.cc:134:opt_pmux$2752 }
    New ctrl vector for $pmux cell $verific$select_1180$conv2d.v:1245$2603: { $verific$n11243$185 $auto$opt_reduce.cc:134:opt_pmux$2754 }
    New ctrl vector for $pmux cell $verific$select_1181$conv2d.v:1245$2604: { $verific$n11240$182 $verific$n11241$183 $verific$n11246$188 $auto$opt_reduce.cc:134:opt_pmux$2758 $auto$opt_reduce.cc:134:opt_pmux$2756 }
    New ctrl vector for $pmux cell $verific$select_1182$conv2d.v:1245$2605: { $verific$n11240$182 $verific$n11243$185 $auto$opt_reduce.cc:134:opt_pmux$2760 }
    New ctrl vector for $pmux cell $verific$select_1192$conv2d.v:1245$2612: { $verific$n11241$183 $verific$n11242$184 $verific$n11243$185 $verific$n11244$186 $auto$opt_reduce.cc:134:opt_pmux$2762 }
    New ctrl vector for $pmux cell $verific$select_408$conv2d.v:648$1125: { $verific$n5060$47 $auto$opt_reduce.cc:134:opt_pmux$2764 }
    New ctrl vector for $pmux cell $verific$select_409$conv2d.v:648$1126: $auto$opt_reduce.cc:134:opt_pmux$2766
    New ctrl vector for $pmux cell $verific$select_415$conv2d.v:648$1132: { $verific$n5061$48 $auto$opt_reduce.cc:134:opt_pmux$2768 }
    New ctrl vector for $pmux cell $verific$select_623$conv2d.v:784$1223: { $verific$n6555$86 $verific$n6556$87 $verific$n6557$88 }
    New ctrl vector for $pmux cell $verific$select_625$conv2d.v:784$1225: { $verific$n6554$85 $verific$n6555$86 $auto$opt_reduce.cc:134:opt_pmux$2770 }
    New ctrl vector for $pmux cell $verific$select_626$conv2d.v:784$1226: { $verific$n6555$86 $verific$n6556$87 $verific$n6557$88 }
    New ctrl vector for $pmux cell $verific$select_632$conv2d.v:784$1232: { $verific$n6555$86 $verific$n6556$87 $auto$opt_reduce.cc:134:opt_pmux$2772 }
    New ctrl vector for $pmux cell $verific$select_75$conv2d.v:164$770: { $verific$n851$8 $verific$n852$9 $verific$n853$10 $verific$n854$11 $verific$n856$13 $verific$n858$15 }
    New ctrl vector for $pmux cell $verific$select_817$conv2d.v:912$1359: { $verific$n8229$122 $auto$opt_reduce.cc:134:opt_pmux$2774 }
    New ctrl vector for $pmux cell $verific$select_818$conv2d.v:912$1360: { $auto$opt_reduce.cc:134:opt_pmux$2776 $verific$n8231$124 }
    New ctrl vector for $pmux cell $verific$select_823$conv2d.v:912$1364: { $verific$n8228$121 $verific$n8229$122 $auto$opt_reduce.cc:134:opt_pmux$2778 }
    New ctrl vector for $pmux cell $verific$select_824$conv2d.v:912$1365: { $verific$n8229$122 $verific$n8230$123 $verific$n8231$124 }
    New ctrl vector for $pmux cell $verific$select_828$conv2d.v:912$1369: { $verific$n8229$122 $auto$opt_reduce.cc:134:opt_pmux$2780 }
    New ctrl vector for $pmux cell $verific$select_830$conv2d.v:912$1371: { $verific$n8229$122 $auto$opt_reduce.cc:134:opt_pmux$2782 }
  Optimizing cells in module \conv2d.
Performed a total of 50 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$write2_reg$conv2d.v:1246$2653 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$wdata2_reg$conv2d.v:785$1259 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$total_pixels_done_reg$conv2d.v:1246$2639 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$total_filters_done_reg$conv2d.v:1246$2633 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$sat37_reg$conv2d.v:92$736 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$sat26_reg$conv2d.v:92$735 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$sat15_reg$conv2d.v:92$734 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$sat04_reg$conv2d.v:92$733 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$running_reg$conv2d.v:1246$2635 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$result_base_reg$conv2d.v:785$1257 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$reset_bias_address_reg$conv2d.v:785$1282 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$pixels_read_reg$conv2d.v:913$1374 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$pixel_start_reg$conv2d.v:913$1381 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$pixel_select_reg$conv2d.v:1246$2651 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$p2_raddr_reg$conv2d.v:1246$2621 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$p1_raddr_reg$conv2d.v:1246$2620 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$next_buffer_reg$conv2d.v:1246$2650 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$load_more_pixels_reg$conv2d.v:1246$2638 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$load_more_filters_reg$conv2d.v:1246$2637 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$load_ext_acc_reg$conv2d.v:1246$2640 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$load_buffer_reg$conv2d.v:913$1383 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$last_start2d_reg$conv2d.v:785$1281 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm3_wen_reg$conv2d.v:785$1268 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm3_req_reg$conv2d.v:785$1267 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm3_rdata_reg$conv2d.v:785$1284 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm2_wreq_reg$conv2d.v:785$1266 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm2_wen_reg$conv2d.v:785$1276 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm2_wdata_reg$conv2d.v:785$1258 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm2_rreq_reg$conv2d.v:785$1265 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm2_rdata_reg$conv2d.v:785$1283 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm1_wen_reg$conv2d.v:913$1376 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm1_req_reg$conv2d.v:913$1377 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_tcdm1_rdata_reg$conv2d.v:913$1384 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_sat_reg$conv2d.v:1246$2624 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_pixel_wen_reg$conv2d.v:913$1378 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_pixel_wdata_reg$conv2d.v:913$1380 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_pixel_waddr_reg$conv2d.v:913$1379 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_pixel_raddr_reg$conv2d.v:1246$2629 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_outsel_reg$conv2d.v:1246$2628 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_mult2_coef_reg$conv2d.v:1246$2655 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_mult1_coef_reg$conv2d.v:1246$2654 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_math_mode_reg$conv2d.v:1246$2625 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_mac_clr_reg$conv2d.v:1246$2626 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_mac_clken_reg$conv2d.v:1246$2627 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_filter_wdata_reg$conv2d.v:785$1272 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_filter_waddr_reg$conv2d.v:785$1271 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_filter_raddr_reg$conv2d.v:1246$2630 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_filter2_wen_reg$conv2d.v:785$1274 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_filter1_wen_reg$conv2d.v:785$1273 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_done2d_reg$conv2d.v:1246$2634 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_csel_reg$conv2d.v:1246$2623 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_bias_wen_reg$conv2d.v:785$1269 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_bias_wdata_reg$conv2d.v:785$1270 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_bias_waddr_reg$conv2d.v:785$1262 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i_bias_raddr_reg$conv2d.v:785$1261 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i3_t2_waddr_reg$conv2d.v:785$1240 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i2_t2_waddr_reg$conv2d.v:785$1239 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$i1_t2_waddr_reg$conv2d.v:785$1238 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fsm_writechannels_reg$conv2d.v:785$1280 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fsm_loadacc_reg$conv2d.v:785$1246 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fsm_getpixels_reg$conv2d.v:913$1372 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fsm_getfilters_reg$conv2d.v:785$1244 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fsm_getbias_reg$conv2d.v:785$1245 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fsm_conv2d_reg$conv2d.v:1246$2622 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$fract_select_reg$conv2d.v:1246$2652 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filters_loaded_reg$conv2d.v:785$1241 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filters_done_reg$conv2d.v:1246$2632 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filters_complete_reg$conv2d.v:785$1279 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filter_stride_reg$conv2d.v:785$1242 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filter_start_reg$conv2d.v:785$1277 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filter_space_left_reg$conv2d.v:785$1278 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filter_reload_reg$conv2d.v:1246$2636 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$filter_channels_reg$conv2d.v:785$1275 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$copy_acc_reg$conv2d.v:1246$2641 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$channels_loaded_reg$conv2d.v:913$1373 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$channels_done_reg$conv2d.v:1246$2631 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$buffers_used_reg$conv2d.v:913$1382 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias_loaded_reg$conv2d.v:785$1264 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias_base_addr_reg$conv2d.v:785$1263 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias7_reg$conv2d.v:785$1254 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias6_reg$conv2d.v:785$1253 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias5_reg$conv2d.v:785$1252 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias4_reg$conv2d.v:785$1251 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias3_reg$conv2d.v:785$1250 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias2_reg$conv2d.v:785$1249 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias1_reg$conv2d.v:785$1248 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$bias0_reg$conv2d.v:785$1247 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$add_stride_reg$conv2d.v:785$1243 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc7_reg$conv2d.v:1246$2649 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc6_reg$conv2d.v:1246$2648 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc5_reg$conv2d.v:1246$2647 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc4_reg$conv2d.v:1246$2646 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc3_reg$conv2d.v:1246$2645 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc2_reg$conv2d.v:1246$2644 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc1_reg$conv2d.v:1246$2643 ($aldff) from module conv2d.
Changing const-value async load to async reset on $verific$acc0_reg$conv2d.v:1246$2642 ($aldff) from module conv2d.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 4 unused cells and 30 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking conv2d.fract_select as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking conv2d.fsm_conv2d as FSM state register:
    Circuit seems to be self-resetting.
Not marking conv2d.fsm_getbias as FSM state register:
    Circuit seems to be self-resetting.
Not marking conv2d.fsm_getpixels as FSM state register:
    Circuit seems to be self-resetting.
Not marking conv2d.i_outsel as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$total_filters_done_reg$conv2d.v:1246$2633 ($adff) from module conv2d (D = $verific$n11561$706, Q = \total_filters_done).
Adding EN signal on $verific$running_reg$conv2d.v:1246$2635 ($adff) from module conv2d (D = $verific$n11630$207, Q = \running).
Adding EN signal on $verific$pixels_read_reg$conv2d.v:913$1374 ($adff) from module conv2d (D = $verific$n8232$533, Q = \pixels_read).
Adding EN signal on $verific$pixel_start_reg$conv2d.v:913$1381 ($adff) from module conv2d (D = $verific$n8265$127, Q = \pixel_start).
Adding EN signal on $verific$pixel_select_reg$conv2d.v:1246$2651 ($adff) from module conv2d (D = $verific$n11589$708, Q = \pixel_select).
Adding EN signal on $verific$next_buffer_reg$conv2d.v:1246$2650 ($adff) from module conv2d (D = $verific$n11586$196, Q = \next_buffer).
Adding EN signal on $verific$load_more_filters_reg$conv2d.v:1246$2637 ($adff) from module conv2d (D = $verific$n11628$206, Q = \load_more_filters).
Adding EN signal on $verific$load_buffer_reg$conv2d.v:913$1383 ($adff) from module conv2d (D = $verific$n8263$126, Q = \load_buffer).
Adding EN signal on $verific$i_tcdm3_wen_reg$conv2d.v:785$1268 ($adff) from module conv2d (D = $verific$n5108$51, Q = \i_tcdm3_wen).
Adding EN signal on $verific$i_tcdm3_req_reg$conv2d.v:785$1267 ($adff) from module conv2d (D = $verific$n5107$50, Q = \i_tcdm3_req).
Adding EN signal on $verific$i_tcdm3_raddr_reg$conv2d.v:785$1260 ($aldff) from module conv2d (D = $verific$n5086$416 [1:0], Q = \i_tcdm3_raddr [1:0]).
Adding EN signal on $verific$i_tcdm3_raddr_reg$conv2d.v:785$1260 ($aldff) from module conv2d (D = $verific$n5086$416 [19:2], Q = \i_tcdm3_raddr [19:2]).
Adding EN signal on $verific$i_tcdm2_wen_reg$conv2d.v:785$1276 ($adff) from module conv2d (D = $verific$n6632$90, Q = \i_tcdm2_wen).
Adding EN signal on $verific$i_tcdm2_rreq_reg$conv2d.v:785$1265 ($adff) from module conv2d (D = $verific$n6631$89, Q = \i_tcdm2_rreq).
Adding EN signal on $verific$i_tcdm2_raddr_reg$conv2d.v:785$1255 ($aldff) from module conv2d (D = $verific$n6610$490 [1:0], Q = \i_tcdm2_raddr [1:0]).
Adding EN signal on $verific$i_tcdm2_raddr_reg$conv2d.v:785$1255 ($aldff) from module conv2d (D = $verific$n6610$490 [19:2], Q = \i_tcdm2_raddr [19:2]).
Adding EN signal on $verific$i_tcdm1_wen_reg$conv2d.v:913$1376 ($adff) from module conv2d (D = $verific$n8295$129, Q = \i_tcdm1_wen).
Adding EN signal on $verific$i_tcdm1_req_reg$conv2d.v:913$1377 ($adff) from module conv2d (D = $verific$n8294$128, Q = \i_tcdm1_req).
Adding EN signal on $verific$i_tcdm1_addr_reg$conv2d.v:913$1375 ($aldff) from module conv2d (D = $verific$n8266$535 [1:0], Q = \i_tcdm1_addr [1:0]).
Adding EN signal on $verific$i_tcdm1_addr_reg$conv2d.v:913$1375 ($aldff) from module conv2d (D = $verific$n8266$535 [19:2], Q = \i_tcdm1_addr [19:2]).
Adding EN signal on $verific$i_pixel_wdata_reg$conv2d.v:913$1380 ($adff) from module conv2d (D = $verific$n8296$538, Q = \i_pixel_wdata).
Adding EN signal on $verific$i_pixel_raddr_reg$conv2d.v:1246$2629 ($adff) from module conv2d (D = $verific$n11531$704, Q = \i_pixel_raddr).
Adding EN signal on $verific$i_outsel_reg$conv2d.v:1246$2628 ($adff) from module conv2d (D = $verific$n11458$701, Q = \i_outsel).
Adding EN signal on $verific$i_mult2_coef_reg$conv2d.v:1246$2655 ($adff) from module conv2d (D = $verific$n11498$703, Q = \i_mult2_coef).
Adding EN signal on $verific$i_mult1_coef_reg$conv2d.v:1246$2654 ($adff) from module conv2d (D = $verific$n11465$702, Q = \i_mult1_coef).
Adding EN signal on $verific$i_math_mode_reg$conv2d.v:1246$2625 ($adff) from module conv2d (D = $verific$n11249$691, Q = \i_math_mode).
Adding EN signal on $verific$i_mac_clr_reg$conv2d.v:1246$2626 ($adff) from module conv2d (D = $verific$n11610$203, Q = \i_mac_clr).
Adding EN signal on $verific$i_mac_clken_reg$conv2d.v:1246$2627 ($adff) from module conv2d (D = $verific$n11613$204, Q = \i_mac_clken).
Adding EN signal on $verific$i_filter_wdata_reg$conv2d.v:785$1272 ($adff) from module conv2d (D = $verific$n6647$493, Q = \i_filter_wdata).
Adding EN signal on $verific$i_filter_waddr_reg$conv2d.v:785$1271 ($adff) from module conv2d (D = $verific$n6558$486 [0], Q = \i_filter_waddr [0]).
Adding EN signal on $verific$i_filter_waddr_reg$conv2d.v:785$1271 ($adff) from module conv2d (D = $verific$n6558$486 [11:1], Q = \i_filter_waddr [11:1]).
Adding EN signal on $verific$i_filter_raddr_reg$conv2d.v:1246$2630 ($adff) from module conv2d (D = $verific$n11614$711 [1:0], Q = \i_filter_raddr [1:0]).
Adding EN signal on $verific$i_filter_raddr_reg$conv2d.v:1246$2630 ($adff) from module conv2d (D = $verific$n11614$711 [11:2], Q = \i_filter_raddr [11:2]).
Adding EN signal on $verific$i_done2d_reg$conv2d.v:1246$2634 ($adff) from module conv2d (D = $verific$n11607$200, Q = \i_done2d).
Adding EN signal on $verific$i_csel_reg$conv2d.v:1246$2623 ($adff) from module conv2d (D = $verific$n11632$209, Q = \i_csel).
Adding EN signal on $verific$i_bias_wdata_reg$conv2d.v:785$1270 ($adff) from module conv2d (D = $verific$n5123$419, Q = \i_bias_wdata).
Adding EN signal on $verific$i_bias_waddr_reg$conv2d.v:785$1262 ($adff) from module conv2d (D = $verific$n5063$414 [11:2], Q = \i_bias_waddr [11:2]).
Adding EN signal on $verific$i_bias_waddr_reg$conv2d.v:785$1262 ($adff) from module conv2d (D = $verific$n5063$414 [1:0], Q = \i_bias_waddr [1:0]).
Adding EN signal on $verific$fsm_getpixels_reg$conv2d.v:913$1372 ($adff) from module conv2d (D = $verific$n8290$537, Q = \fsm_getpixels).
Adding EN signal on $verific$fsm_getfilters_reg$conv2d.v:785$1244 ($adff) from module conv2d (D = $verific$n6643$492, Q = \fsm_getfilters).
Adding EN signal on $verific$fsm_getbias_reg$conv2d.v:785$1245 ($adff) from module conv2d (D = $verific$n5119$418, Q = \fsm_getbias).
Adding EN signal on $verific$fsm_conv2d_reg$conv2d.v:1246$2622 ($adff) from module conv2d (D = $verific$n11452$700, Q = \fsm_conv2d).
Adding EN signal on $verific$fract_select_reg$conv2d.v:1246$2652 ($adff) from module conv2d (D = $verific$n11592$709, Q = \fract_select).
Adding EN signal on $verific$filters_loaded_reg$conv2d.v:785$1241 ($adff) from module conv2d (D = $verific$n6600$489, Q = \filters_loaded).
Adding EN signal on $verific$filters_done_reg$conv2d.v:1246$2632 ($adff) from module conv2d (D = $verific$n11573$707 [2:0], Q = \filters_done [2:0]).
Adding EN signal on $verific$filters_done_reg$conv2d.v:1246$2632 ($adff) from module conv2d (D = $verific$n11573$707 [8:3], Q = \filters_done [8:3]).
Adding EN signal on $verific$filter_stride_reg$conv2d.v:785$1242 ($adff) from module conv2d (D = $verific$n6586$488, Q = \filter_stride).
Adding EN signal on $verific$filter_start_reg$conv2d.v:785$1277 ($adff) from module conv2d (D = $verific$n6694$94, Q = \filter_start).
Adding EN signal on $verific$filter_space_left_reg$conv2d.v:785$1278 ($adff) from module conv2d (D = $verific$n6571$487, Q = \filter_space_left).
Adding EN signal on $verific$filter_reload_reg$conv2d.v:1246$2636 ($adff) from module conv2d (D = $verific$n11572$192, Q = \filter_reload).
Adding EN signal on $verific$filter_channels_reg$conv2d.v:785$1275 ($adff) from module conv2d (D = $verific$n6633$491, Q = \filter_channels).
Adding EN signal on $verific$channels_loaded_reg$conv2d.v:913$1373 ($adff) from module conv2d (D = $verific$n8330$539 [1:0], Q = \channels_loaded [1:0]).
Adding EN signal on $verific$channels_loaded_reg$conv2d.v:913$1373 ($adff) from module conv2d (D = $verific$n8330$539 [8:2], Q = \channels_loaded [8:2]).
Adding EN signal on $verific$channels_done_reg$conv2d.v:1246$2631 ($adff) from module conv2d (D = $verific$n11595$710 [1:0], Q = \channels_done [1:0]).
Adding EN signal on $verific$channels_done_reg$conv2d.v:1246$2631 ($adff) from module conv2d (D = $verific$n11595$710 [8:2], Q = \channels_done [8:2]).
Adding EN signal on $verific$buffers_used_reg$conv2d.v:913$1382 ($adff) from module conv2d (D = $verific$n8287$536 [1], Q = \buffers_used [1]).
Adding EN signal on $verific$buffers_used_reg$conv2d.v:913$1382 ($adff) from module conv2d (D = $verific$n8287$536 [0], Q = \buffers_used [0]).
Adding EN signal on $verific$bias_loaded_reg$conv2d.v:785$1264 ($adff) from module conv2d (D = $verific$n5109$417, Q = \bias_loaded).
Adding EN signal on $verific$acc7_reg$conv2d.v:1246$2649 ($adff) from module conv2d (D = $verific$n11427$699 [7:0], Q = \acc7 [7:0]).
Adding EN signal on $verific$acc7_reg$conv2d.v:1246$2649 ($adff) from module conv2d (D = $verific$n11427$699 [23:16], Q = \acc7 [23:16]).
Adding EN signal on $verific$acc7_reg$conv2d.v:1246$2649 ($adff) from module conv2d (D = $verific$n11427$699 [15:8], Q = \acc7 [15:8]).
Adding EN signal on $verific$acc6_reg$conv2d.v:1246$2648 ($adff) from module conv2d (D = $verific$n11402$698 [7:0], Q = \acc6 [7:0]).
Adding EN signal on $verific$acc6_reg$conv2d.v:1246$2648 ($adff) from module conv2d (D = $verific$n11402$698 [23:16], Q = \acc6 [23:16]).
Adding EN signal on $verific$acc6_reg$conv2d.v:1246$2648 ($adff) from module conv2d (D = $verific$n11402$698 [15:8], Q = \acc6 [15:8]).
Adding EN signal on $verific$acc5_reg$conv2d.v:1246$2647 ($adff) from module conv2d (D = $verific$n11377$697 [7:0], Q = \acc5 [7:0]).
Adding EN signal on $verific$acc5_reg$conv2d.v:1246$2647 ($adff) from module conv2d (D = $verific$n11377$697 [23:16], Q = \acc5 [23:16]).
Adding EN signal on $verific$acc5_reg$conv2d.v:1246$2647 ($adff) from module conv2d (D = $verific$n11377$697 [15:8], Q = \acc5 [15:8]).
Adding EN signal on $verific$acc4_reg$conv2d.v:1246$2646 ($adff) from module conv2d (D = $verific$n11352$696 [7:0], Q = \acc4 [7:0]).
Adding EN signal on $verific$acc4_reg$conv2d.v:1246$2646 ($adff) from module conv2d (D = $verific$n11352$696 [23:16], Q = \acc4 [23:16]).
Adding EN signal on $verific$acc4_reg$conv2d.v:1246$2646 ($adff) from module conv2d (D = $verific$n11352$696 [15:8], Q = \acc4 [15:8]).
Adding EN signal on $verific$acc3_reg$conv2d.v:1246$2645 ($adff) from module conv2d (D = $verific$n11327$695 [7:0], Q = \acc3 [7:0]).
Adding EN signal on $verific$acc3_reg$conv2d.v:1246$2645 ($adff) from module conv2d (D = $verific$n11327$695 [23:16], Q = \acc3 [23:16]).
Adding EN signal on $verific$acc3_reg$conv2d.v:1246$2645 ($adff) from module conv2d (D = $verific$n11327$695 [15:8], Q = \acc3 [15:8]).
Adding EN signal on $verific$acc2_reg$conv2d.v:1246$2644 ($adff) from module conv2d (D = $verific$n11302$694 [7:0], Q = \acc2 [7:0]).
Adding EN signal on $verific$acc2_reg$conv2d.v:1246$2644 ($adff) from module conv2d (D = $verific$n11302$694 [23:16], Q = \acc2 [23:16]).
Adding EN signal on $verific$acc2_reg$conv2d.v:1246$2644 ($adff) from module conv2d (D = $verific$n11302$694 [15:8], Q = \acc2 [15:8]).
Adding EN signal on $verific$acc1_reg$conv2d.v:1246$2643 ($adff) from module conv2d (D = $verific$n11277$693 [7:0], Q = \acc1 [7:0]).
Adding EN signal on $verific$acc1_reg$conv2d.v:1246$2643 ($adff) from module conv2d (D = $verific$n11277$693 [23:16], Q = \acc1 [23:16]).
Adding EN signal on $verific$acc1_reg$conv2d.v:1246$2643 ($adff) from module conv2d (D = $verific$n11277$693 [15:8], Q = \acc1 [15:8]).
Adding EN signal on $verific$acc0_reg$conv2d.v:1246$2642 ($adff) from module conv2d (D = $verific$n11252$692 [7:0], Q = \acc0 [7:0]).
Adding EN signal on $verific$acc0_reg$conv2d.v:1246$2642 ($adff) from module conv2d (D = $verific$n11252$692 [23:16], Q = \acc0 [23:16]).
Adding EN signal on $verific$acc0_reg$conv2d.v:1246$2642 ($adff) from module conv2d (D = $verific$n11252$692 [15:8], Q = \acc0 [15:8]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3300 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3300 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3284 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3284 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3189 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3189 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3189 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3056 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3056 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3030 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $verific$bias_base_addr_reg$conv2d.v:785$1263 ($adff) from module conv2d.
Setting constant 0-bit at position 1 on $verific$bias_base_addr_reg$conv2d.v:785$1263 ($adff) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3251 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3251 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3251 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $verific$filters_complete_reg$conv2d.v:785$1279 ($adff) from module conv2d.
Setting constant 0-bit at position 1 on $verific$filters_complete_reg$conv2d.v:785$1279 ($adff) from module conv2d.
Setting constant 0-bit at position 2 on $verific$filters_complete_reg$conv2d.v:785$1279 ($adff) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3180 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3180 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3180 ($adffe) from module conv2d.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3156 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3145 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3134 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3121 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3114 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3114 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $verific$i_pixel_waddr_reg$conv2d.v:913$1379 ($adff) from module conv2d.
Setting constant 0-bit at position 1 on $verific$i_pixel_waddr_reg$conv2d.v:913$1379 ($adff) from module conv2d.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 39 unused cells and 39 unused wires.
<suppressed ~40 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~101 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~510 debug messages>
Removed a total of 170 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3513 ($adff) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3513 ($adff) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3513 ($adff) from module conv2d.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2783 ($adffe) from module conv2d.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2783 ($adffe) from module conv2d.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2783 ($adffe) from module conv2d.
Setting constant 0-bit at position 0 on $verific$i_bias_raddr_reg$conv2d.v:785$1261 ($adff) from module conv2d.
Setting constant 0-bit at position 1 on $verific$i_bias_raddr_reg$conv2d.v:785$1261 ($adff) from module conv2d.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 1 unused cells and 170 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell conv2d.$verific$equal_67$conv2d.v:121$756 ($eq).
Removed top 2 bits (of 4) from port B of cell conv2d.$verific$equal_68$conv2d.v:122$757 ($eq).
Removed top 2 bits (of 4) from port B of cell conv2d.$verific$equal_69$conv2d.v:123$758 ($eq).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k1.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k1.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 10) from port B of cell conv2d.$verific$add_190$conv2d.v:409$995 ($add).
Removed top 9 bits (of 10) from port B of cell conv2d.$verific$add_202$conv2d.v:418$1004 ($add).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k0.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k0.$verific$add_3$adder.v:8$2687 ($add).
Removed top 10 bits (of 11) from port B of cell conv2d.$verific$add_291$conv2d.v:540$1054 ($add).
Removed top 1 bits (of 4) from mux cell conv2d.$verific$mux_324$conv2d.v:579$1072 ($mux).
Removed top 9 bits (of 10) from port B of cell conv2d.$verific$add_354$conv2d.v:606$1089 ($add).
Removed top 17 bits (of 18) from port B of cell conv2d.$verific$add_381$conv2d.v:630$1103 ($add).
Removed top 7 bits (of 20) from port B of cell conv2d.$flatten\t2_3.$verific$add_3$adder.v:8$2681 ($add).
Removed top 1 bits (of 21) from port Y of cell conv2d.$flatten\t2_3.$verific$add_3$adder.v:8$2681 ($add).
Removed top 8 bits (of 9) from port B of cell conv2d.$verific$add_387$conv2d.v:638$1107 ($add).
Removed top 1 bits (of 2) from port B of cell conv2d.$verific$equal_406$conv2d.v:622$1123 ($eq).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$select_414$conv2d.v:648$1131 ($pmux).
Removed top 10 bits (of 11) from port B of cell conv2d.$verific$add_433$conv2d.v:669$1141 ($add).
Removed top 1 bits (of 15) from port A of cell conv2d.$verific$sub_436$conv2d.v:672$1143 ($sub).
Removed top 11 bits (of 15) from port B of cell conv2d.$verific$sub_436$conv2d.v:672$1143 ($sub).
Removed top 1 bits (of 15) from port Y of cell conv2d.$verific$sub_436$conv2d.v:672$1143 ($sub).
Removed top 17 bits (of 18) from port B of cell conv2d.$verific$add_451$conv2d.v:681$1153 ($add).
Removed top 8 bits (of 9) from port B of cell conv2d.$verific$add_457$conv2d.v:685$1159 ($add).
Removed top 1 bits (of 10) from port B of cell conv2d.$verific$equal_460$conv2d.v:686$1161 ($eq).
Removed top 1 bits (of 14) from port A of cell conv2d.$verific$sub_461$conv2d.v:687$1162 ($sub).
Removed top 10 bits (of 14) from port B of cell conv2d.$verific$sub_461$conv2d.v:687$1162 ($sub).
Removed top 1 bits (of 14) from port Y of cell conv2d.$verific$sub_461$conv2d.v:687$1162 ($sub).
Removed top 5 bits (of 6) from port B of cell conv2d.$verific$add_463$conv2d.v:688$1165 ($add).
Removed top 5 bits (of 6) from port B of cell conv2d.$verific$add_465$conv2d.v:689$1167 ($add).
Removed top 1 bits (of 10) from port B of cell conv2d.$verific$LessThan_468$conv2d.v:690$1169 ($lt).
Removed top 2 bits (of 14) from port A of cell conv2d.$verific$LessThan_469$conv2d.v:691$1170 ($le).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_483$conv2d.v:702$1175 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_493$conv2d.v:707$1182 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_503$conv2d.v:712$1189 ($mux).
Removed top 1 bits (of 2) from port B of cell conv2d.$verific$equal_620$conv2d.v:667$1220 ($eq).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$select_631$conv2d.v:784$1231 ($pmux).
Removed top 9 bits (of 10) from port B of cell conv2d.$verific$add_719$conv2d.v:842$1303 ($add).
Removed top 17 bits (of 18) from port B of cell conv2d.$verific$add_745$conv2d.v:867$1314 ($add).
Removed top 6 bits (of 7) from port B of cell conv2d.$verific$add_748$conv2d.v:869$1316 ($add).
Removed top 1 bits (of 10) from port B of cell conv2d.$verific$equal_751$conv2d.v:870$1318 ($eq).
Removed top 15 bits (of 16) from port B of cell conv2d.$verific$add_759$conv2d.v:874$1322 ($add).
Removed top 1 bits (of 17) from port B of cell conv2d.$verific$equal_763$conv2d.v:876$1324 ($eq).
Removed top 2 bits (of 3) from mux cell conv2d.$verific$mux_767$conv2d.v:882$1325 ($mux).
Removed top 1 bits (of 2) from port B of cell conv2d.$verific$equal_814$conv2d.v:860$1356 ($eq).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$select_825$conv2d.v:912$1366 ($pmux).
Removed top 17 bits (of 20) from port B of cell conv2d.$flatten\t2_2.$verific$add_3$adder.v:8$2681 ($add).
Removed top 1 bits (of 21) from port Y of cell conv2d.$flatten\t2_2.$verific$add_3$adder.v:8$2681 ($add).
Removed top 11 bits (of 20) from port B of cell conv2d.$flatten\t2_1.$verific$add_3$adder.v:8$2681 ($add).
Removed top 1 bits (of 21) from port Y of cell conv2d.$flatten\t2_1.$verific$add_3$adder.v:8$2681 ($add).
Removed top 1 bits (of 6) from mux cell conv2d.$verific$mux_1269$conv2d.v:713$2451 ($mux).
Removed top 3 bits (of 5) from mux cell conv2d.$verific$mux_928$conv2d.v:1048$2461 ($mux).
Removed top 3 bits (of 5) from mux cell conv2d.$verific$mux_940$conv2d.v:1059$2468 ($mux).
Removed top 3 bits (of 5) from mux cell conv2d.$verific$mux_948$conv2d.v:1060$2476 ($mux).
Removed top 9 bits (of 10) from port B of cell conv2d.$verific$add_1010$conv2d.v:1119$2507 ($add).
Removed top 1 bits (of 2) from port B of cell conv2d.$verific$add_1055$conv2d.v:1153$2526 ($add).
Removed top 6 bits (of 7) from port B of cell conv2d.$verific$add_1058$conv2d.v:1156$2528 ($add).
Removed top 1 bits (of 10) from port B of cell conv2d.$verific$equal_1061$conv2d.v:1157$2530 ($eq).
Removed top 5 bits (of 6) from port B of cell conv2d.$verific$add_1083$conv2d.v:1181$2544 ($add).
Removed top 1 bits (of 7) from port B of cell conv2d.$verific$equal_1086$conv2d.v:1182$2546 ($eq).
Removed top 15 bits (of 16) from port B of cell conv2d.$verific$add_1102$conv2d.v:1199$2550 ($add).
Removed top 4 bits (of 5) from mux cell conv2d.$verific$mux_1120$conv2d.v:1223$2555 ($mux).
Removed top 1 bits (of 4) from port B of cell conv2d.$verific$equal_1144$conv2d.v:1071$2567 ($eq).
Removed top 1 bits (of 4) from port B of cell conv2d.$verific$equal_1147$conv2d.v:1105$2570 ($eq).
Removed top 3 bits (of 4) from port B of cell conv2d.$verific$equal_1149$conv2d.v:1141$2572 ($eq).
Removed top 2 bits (of 4) from port B of cell conv2d.$verific$equal_1150$conv2d.v:1177$2573 ($eq).
Removed top 2 bits (of 4) from port B of cell conv2d.$verific$equal_1151$conv2d.v:1187$2574 ($eq).
Removed top 1 bits (of 4) from port B of cell conv2d.$verific$equal_1152$conv2d.v:1202$2575 ($eq).
Removed top 1 bits (of 4) from port B of cell conv2d.$verific$equal_1153$conv2d.v:1225$2576 ($eq).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$select_1164$conv2d.v:1245$2587 ($pmux).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k2.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k2.$verific$add_3$adder.v:8$2687 ($add).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k3.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k3.$verific$add_3$adder.v:8$2687 ($add).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k4.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k4.$verific$add_3$adder.v:8$2687 ($add).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k5.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k5.$verific$add_3$adder.v:8$2687 ($add).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k6.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k6.$verific$add_3$adder.v:8$2687 ($add).
Removed top 16 bits (of 24) from port B of cell conv2d.$flatten\k7.$verific$add_3$adder.v:8$2687 ($add).
Removed top 1 bits (of 25) from port Y of cell conv2d.$flatten\k7.$verific$add_3$adder.v:8$2687 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_0.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_0.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_1.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_1.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_2.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_2.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_3.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_3.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_4.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_4.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_5.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_5.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_6.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_6.$verific$add_3$adder.v:8$2675 ($add).
Removed top 8 bits (of 16) from port B of cell conv2d.$flatten\k16_7.$verific$add_3$adder.v:8$2675 ($add).
Removed top 1 bits (of 17) from port Y of cell conv2d.$flatten\k16_7.$verific$add_3$adder.v:8$2675 ($add).
Removed top 9 bits (of 12) from port B of cell conv2d.$flatten\pk1.$verific$add_3$adder.v:8$2669 ($add).
Removed top 1 bits (of 13) from port Y of cell conv2d.$flatten\pk1.$verific$add_3$adder.v:8$2669 ($add).
Removed top 12 bits (of 13) from port B of cell conv2d.$flatten\pk2.$verific$add_4$fadder.v:9$2663 ($add).
Removed top 1 bits (of 13) from port Y of cell conv2d.$flatten\pk2.$verific$add_4$fadder.v:9$2663 ($add).
Removed top 1 bits (of 13) from port A of cell conv2d.$flatten\pk2.$verific$add_4$fadder.v:9$2663 ($add).
Removed top 1 bits (of 13) from port Y of cell conv2d.$flatten\pk2.$verific$add_3$fadder.v:9$2662 ($add).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_370$conv2d.v:620$1098 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_396$conv2d.v:640$1116 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_404$conv2d.v:646$1121 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_618$conv2d.v:782$1218 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_787$conv2d.v:889$1343 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_795$conv2d.v:897$1347 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_804$conv2d.v:907$1351 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_956$conv2d.v:1061$2484 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_993$conv2d.v:1103$2498 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_1019$conv2d.v:1124$2515 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_1077$conv2d.v:1174$2541 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_1139$conv2d.v:1243$2562 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_389$conv2d.v:639$1109 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_614$conv2d.v:779$1216 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_776$conv2d.v:888$1332 ($mux).
Removed top 1 bits (of 3) from mux cell conv2d.$verific$mux_792$conv2d.v:894$1346 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_1006$conv2d.v:1113$2506 ($mux).
Removed top 1 bits (of 5) from mux cell conv2d.$verific$mux_1070$conv2d.v:1170$2536 ($mux).
Removed top 1 bits (of 5) from wire conv2d.$verific$n10063$611.
Removed top 1 bits (of 5) from wire conv2d.$verific$n10104$613.
Removed top 1 bits (of 5) from wire conv2d.$verific$n10167$619.
Removed top 1 bits (of 5) from wire conv2d.$verific$n10505$645.
Removed top 1 bits (of 5) from wire conv2d.$verific$n10567$649.
Removed top 4 bits (of 5) from wire conv2d.$verific$n11104$682.
Removed top 1 bits (of 5) from wire conv2d.$verific$n11228$690.
Removed top 1 bits (of 5) from wire conv2d.$verific$n11452$700.
Removed top 1 bits (of 4) from wire conv2d.$verific$n4415$375.
Removed top 1 bits (of 3) from wire conv2d.$verific$n4829$399.
Removed top 1 bits (of 3) from wire conv2d.$verific$n4944$406.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5015$410.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5056$413.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5119$418.
Removed top 1 bits (of 15) from wire conv2d.$verific$n5356$428.
Removed top 1 bits (of 14) from wire conv2d.$verific$n5560$437.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5678$443.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5731$448.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5784$453.
Removed top 1 bits (of 3) from wire conv2d.$verific$n5891$460.
Removed top 1 bits (of 3) from wire conv2d.$verific$n6531$483.
Removed top 1 bits (of 3) from wire conv2d.$verific$n6550$485.
Removed top 1 bits (of 3) from wire conv2d.$verific$n6643$492.
Removed top 2 bits (of 3) from wire conv2d.$verific$n8023$517.
Removed top 1 bits (of 3) from wire conv2d.$verific$n8062$521.
Removed top 1 bits (of 3) from wire conv2d.$verific$n8155$527.
Removed top 1 bits (of 3) from wire conv2d.$verific$n8166$528.
Removed top 1 bits (of 3) from wire conv2d.$verific$n8175$529.
Removed top 1 bits (of 3) from wire conv2d.$verific$n8290$537.
Removed top 3 bits (of 5) from wire conv2d.$verific$n9639$580.
Removed top 3 bits (of 5) from wire conv2d.$verific$n9719$584.
Removed top 3 bits (of 5) from wire conv2d.$verific$n9774$589.
Removed top 1 bits (of 5) from wire conv2d.$verific$n9833$594.
Removed top 1 bits (of 5) from wire conv2d.fsm_conv2d.
Removed top 1 bits (of 3) from wire conv2d.fsm_getbias.
Removed top 1 bits (of 3) from wire conv2d.fsm_getfilters.
Removed top 1 bits (of 3) from wire conv2d.fsm_getpixels.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 122 unused cells and 244 unused wires.
<suppressed ~144 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module conv2d:
  creating $macc model for $flatten\k0.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k1.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k16_0.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_1.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_2.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_3.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_4.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_5.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_6.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k16_7.$verific$add_3$adder.v:8$2675 ($add).
  creating $macc model for $flatten\k2.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k3.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k4.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k5.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k6.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\k7.$verific$add_3$adder.v:8$2687 ($add).
  creating $macc model for $flatten\pk1.$verific$add_3$adder.v:8$2669 ($add).
  creating $macc model for $flatten\pk2.$verific$add_3$fadder.v:9$2662 ($add).
  creating $macc model for $flatten\pk2.$verific$add_4$fadder.v:9$2663 ($add).
  creating $macc model for $flatten\t2_1.$verific$add_3$adder.v:8$2681 ($add).
  creating $macc model for $flatten\t2_2.$verific$add_3$adder.v:8$2681 ($add).
  creating $macc model for $flatten\t2_3.$verific$add_3$adder.v:8$2681 ($add).
  creating $macc model for $verific$add_1010$conv2d.v:1119$2507 ($add).
  creating $macc model for $verific$add_1055$conv2d.v:1153$2526 ($add).
  creating $macc model for $verific$add_1058$conv2d.v:1156$2528 ($add).
  creating $macc model for $verific$add_1083$conv2d.v:1181$2544 ($add).
  creating $macc model for $verific$add_1102$conv2d.v:1199$2550 ($add).
  creating $macc model for $verific$add_190$conv2d.v:409$995 ($add).
  creating $macc model for $verific$add_202$conv2d.v:418$1004 ($add).
  creating $macc model for $verific$add_291$conv2d.v:540$1054 ($add).
  creating $macc model for $verific$add_354$conv2d.v:606$1089 ($add).
  creating $macc model for $verific$add_381$conv2d.v:630$1103 ($add).
  creating $macc model for $verific$add_387$conv2d.v:638$1107 ($add).
  creating $macc model for $verific$add_433$conv2d.v:669$1141 ($add).
  creating $macc model for $verific$add_451$conv2d.v:681$1153 ($add).
  creating $macc model for $verific$add_457$conv2d.v:685$1159 ($add).
  creating $macc model for $verific$add_463$conv2d.v:688$1165 ($add).
  creating $macc model for $verific$add_465$conv2d.v:689$1167 ($add).
  creating $macc model for $verific$add_719$conv2d.v:842$1303 ($add).
  creating $macc model for $verific$add_745$conv2d.v:867$1314 ($add).
  creating $macc model for $verific$add_748$conv2d.v:869$1316 ($add).
  creating $macc model for $verific$add_759$conv2d.v:874$1322 ($add).
  creating $macc model for $verific$add_895$conv2d.v:1018$2433 ($add).
  creating $macc model for $verific$add_897$conv2d.v:1019$2435 ($add).
  creating $macc model for $verific$add_899$conv2d.v:1020$2437 ($add).
  creating $macc model for $verific$add_901$conv2d.v:1021$2439 ($add).
  creating $macc model for $verific$add_903$conv2d.v:1022$2441 ($add).
  creating $macc model for $verific$add_905$conv2d.v:1023$2443 ($add).
  creating $macc model for $verific$add_907$conv2d.v:1024$2445 ($add).
  creating $macc model for $verific$add_909$conv2d.v:1025$2447 ($add).
  creating $macc model for $verific$add_921$conv2d.v:1041$2457 ($add).
  creating $macc model for $verific$sub_436$conv2d.v:672$1143 ($sub).
  creating $macc model for $verific$sub_461$conv2d.v:687$1162 ($sub).
  creating $macc model for $verific$sub_692$conv2d.v:804$1291 ($sub).
  creating $macc model for $verific$sub_694$conv2d.v:805$1293 ($sub).
  creating $macc model for $verific$sub_696$conv2d.v:806$1295 ($sub).
  creating $macc model for $verific$sub_698$conv2d.v:807$1297 ($sub).
  merging $macc model for $flatten\pk2.$verific$add_3$fadder.v:9$2662 into $flatten\pk2.$verific$add_4$fadder.v:9$2663.
  creating $alu model for $macc $verific$sub_696$conv2d.v:806$1295.
  creating $alu model for $macc $verific$sub_694$conv2d.v:805$1293.
  creating $alu model for $macc $verific$sub_692$conv2d.v:804$1291.
  creating $alu model for $macc $verific$sub_461$conv2d.v:687$1162.
  creating $alu model for $macc $verific$sub_436$conv2d.v:672$1143.
  creating $alu model for $macc $verific$add_921$conv2d.v:1041$2457.
  creating $alu model for $macc $verific$add_909$conv2d.v:1025$2447.
  creating $alu model for $macc $verific$add_907$conv2d.v:1024$2445.
  creating $alu model for $macc $verific$add_905$conv2d.v:1023$2443.
  creating $alu model for $macc $verific$add_903$conv2d.v:1022$2441.
  creating $alu model for $macc $verific$add_901$conv2d.v:1021$2439.
  creating $alu model for $macc $verific$add_899$conv2d.v:1020$2437.
  creating $alu model for $macc $verific$add_897$conv2d.v:1019$2435.
  creating $alu model for $macc $verific$add_895$conv2d.v:1018$2433.
  creating $alu model for $macc $verific$add_759$conv2d.v:874$1322.
  creating $alu model for $macc $verific$add_748$conv2d.v:869$1316.
  creating $alu model for $macc $verific$add_745$conv2d.v:867$1314.
  creating $alu model for $macc $verific$add_719$conv2d.v:842$1303.
  creating $alu model for $macc $verific$add_465$conv2d.v:689$1167.
  creating $alu model for $macc $verific$add_463$conv2d.v:688$1165.
  creating $alu model for $macc $verific$add_457$conv2d.v:685$1159.
  creating $alu model for $macc $verific$add_451$conv2d.v:681$1153.
  creating $alu model for $macc $verific$add_433$conv2d.v:669$1141.
  creating $alu model for $macc $verific$add_387$conv2d.v:638$1107.
  creating $alu model for $macc $verific$add_381$conv2d.v:630$1103.
  creating $alu model for $macc $verific$add_354$conv2d.v:606$1089.
  creating $alu model for $macc $verific$add_291$conv2d.v:540$1054.
  creating $alu model for $macc $verific$add_202$conv2d.v:418$1004.
  creating $alu model for $macc $verific$add_190$conv2d.v:409$995.
  creating $alu model for $macc $verific$add_1102$conv2d.v:1199$2550.
  creating $alu model for $macc $verific$add_1083$conv2d.v:1181$2544.
  creating $alu model for $macc $verific$add_1058$conv2d.v:1156$2528.
  creating $alu model for $macc $verific$add_1055$conv2d.v:1153$2526.
  creating $alu model for $macc $verific$add_1010$conv2d.v:1119$2507.
  creating $alu model for $macc $flatten\t2_3.$verific$add_3$adder.v:8$2681.
  creating $alu model for $macc $flatten\t2_2.$verific$add_3$adder.v:8$2681.
  creating $alu model for $macc $flatten\t2_1.$verific$add_3$adder.v:8$2681.
  creating $alu model for $macc $flatten\pk2.$verific$add_4$fadder.v:9$2663.
  creating $alu model for $macc $verific$sub_698$conv2d.v:807$1297.
  creating $alu model for $macc $flatten\pk1.$verific$add_3$adder.v:8$2669.
  creating $alu model for $macc $flatten\k7.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k6.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k5.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k4.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k3.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k2.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k16_7.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_6.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_5.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_4.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_3.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_2.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_1.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k16_0.$verific$add_3$adder.v:8$2675.
  creating $alu model for $macc $flatten\k1.$verific$add_3$adder.v:8$2687.
  creating $alu model for $macc $flatten\k0.$verific$add_3$adder.v:8$2687.
  creating $alu model for $verific$LessThan_468$conv2d.v:690$1169 ($lt): new $alu
  creating $alu model for $verific$LessThan_469$conv2d.v:691$1170 ($le): new $alu
  creating $alu model for $verific$LessThan_916$conv2d.v:1033$2453 ($lt): new $alu
  creating $alu cell for $verific$LessThan_916$conv2d.v:1033$2453: $auto$alumacc.cc:485:replace_alu$4335
  creating $alu cell for $verific$LessThan_469$conv2d.v:691$1170: $auto$alumacc.cc:485:replace_alu$4340
  creating $alu cell for $verific$LessThan_468$conv2d.v:690$1169: $auto$alumacc.cc:485:replace_alu$4349
  creating $alu cell for $flatten\k0.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4360
  creating $alu cell for $flatten\k1.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4363
  creating $alu cell for $flatten\k16_0.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4366
  creating $alu cell for $flatten\k16_1.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4369
  creating $alu cell for $flatten\k16_2.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4372
  creating $alu cell for $flatten\k16_3.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4375
  creating $alu cell for $flatten\k16_4.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4378
  creating $alu cell for $flatten\k16_5.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4381
  creating $alu cell for $flatten\k16_6.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4384
  creating $alu cell for $flatten\k16_7.$verific$add_3$adder.v:8$2675: $auto$alumacc.cc:485:replace_alu$4387
  creating $alu cell for $flatten\k2.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4390
  creating $alu cell for $flatten\k3.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4393
  creating $alu cell for $flatten\k4.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4396
  creating $alu cell for $flatten\k5.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4399
  creating $alu cell for $flatten\k6.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4402
  creating $alu cell for $flatten\k7.$verific$add_3$adder.v:8$2687: $auto$alumacc.cc:485:replace_alu$4405
  creating $alu cell for $flatten\pk1.$verific$add_3$adder.v:8$2669: $auto$alumacc.cc:485:replace_alu$4408
  creating $alu cell for $verific$sub_698$conv2d.v:807$1297: $auto$alumacc.cc:485:replace_alu$4411
  creating $alu cell for $flatten\pk2.$verific$add_4$fadder.v:9$2663: $auto$alumacc.cc:485:replace_alu$4414
  creating $alu cell for $flatten\t2_1.$verific$add_3$adder.v:8$2681: $auto$alumacc.cc:485:replace_alu$4417
  creating $alu cell for $flatten\t2_2.$verific$add_3$adder.v:8$2681: $auto$alumacc.cc:485:replace_alu$4420
  creating $alu cell for $flatten\t2_3.$verific$add_3$adder.v:8$2681: $auto$alumacc.cc:485:replace_alu$4423
  creating $alu cell for $verific$add_1010$conv2d.v:1119$2507: $auto$alumacc.cc:485:replace_alu$4426
  creating $alu cell for $verific$add_1055$conv2d.v:1153$2526: $auto$alumacc.cc:485:replace_alu$4429
  creating $alu cell for $verific$add_1058$conv2d.v:1156$2528: $auto$alumacc.cc:485:replace_alu$4432
  creating $alu cell for $verific$add_1083$conv2d.v:1181$2544: $auto$alumacc.cc:485:replace_alu$4435
  creating $alu cell for $verific$add_1102$conv2d.v:1199$2550: $auto$alumacc.cc:485:replace_alu$4438
  creating $alu cell for $verific$add_190$conv2d.v:409$995: $auto$alumacc.cc:485:replace_alu$4441
  creating $alu cell for $verific$add_202$conv2d.v:418$1004: $auto$alumacc.cc:485:replace_alu$4444
  creating $alu cell for $verific$add_291$conv2d.v:540$1054: $auto$alumacc.cc:485:replace_alu$4447
  creating $alu cell for $verific$add_354$conv2d.v:606$1089: $auto$alumacc.cc:485:replace_alu$4450
  creating $alu cell for $verific$add_381$conv2d.v:630$1103: $auto$alumacc.cc:485:replace_alu$4453
  creating $alu cell for $verific$add_387$conv2d.v:638$1107: $auto$alumacc.cc:485:replace_alu$4456
  creating $alu cell for $verific$add_433$conv2d.v:669$1141: $auto$alumacc.cc:485:replace_alu$4459
  creating $alu cell for $verific$add_451$conv2d.v:681$1153: $auto$alumacc.cc:485:replace_alu$4462
  creating $alu cell for $verific$add_457$conv2d.v:685$1159: $auto$alumacc.cc:485:replace_alu$4465
  creating $alu cell for $verific$add_463$conv2d.v:688$1165: $auto$alumacc.cc:485:replace_alu$4468
  creating $alu cell for $verific$add_465$conv2d.v:689$1167: $auto$alumacc.cc:485:replace_alu$4471
  creating $alu cell for $verific$add_719$conv2d.v:842$1303: $auto$alumacc.cc:485:replace_alu$4474
  creating $alu cell for $verific$add_745$conv2d.v:867$1314: $auto$alumacc.cc:485:replace_alu$4477
  creating $alu cell for $verific$add_748$conv2d.v:869$1316: $auto$alumacc.cc:485:replace_alu$4480
  creating $alu cell for $verific$add_759$conv2d.v:874$1322: $auto$alumacc.cc:485:replace_alu$4483
  creating $alu cell for $verific$add_895$conv2d.v:1018$2433: $auto$alumacc.cc:485:replace_alu$4486
  creating $alu cell for $verific$add_897$conv2d.v:1019$2435: $auto$alumacc.cc:485:replace_alu$4489
  creating $alu cell for $verific$add_899$conv2d.v:1020$2437: $auto$alumacc.cc:485:replace_alu$4492
  creating $alu cell for $verific$add_901$conv2d.v:1021$2439: $auto$alumacc.cc:485:replace_alu$4495
  creating $alu cell for $verific$add_903$conv2d.v:1022$2441: $auto$alumacc.cc:485:replace_alu$4498
  creating $alu cell for $verific$add_905$conv2d.v:1023$2443: $auto$alumacc.cc:485:replace_alu$4501
  creating $alu cell for $verific$add_907$conv2d.v:1024$2445: $auto$alumacc.cc:485:replace_alu$4504
  creating $alu cell for $verific$add_909$conv2d.v:1025$2447: $auto$alumacc.cc:485:replace_alu$4507
  creating $alu cell for $verific$add_921$conv2d.v:1041$2457: $auto$alumacc.cc:485:replace_alu$4510
  creating $alu cell for $verific$sub_436$conv2d.v:672$1143: $auto$alumacc.cc:485:replace_alu$4513
  creating $alu cell for $verific$sub_461$conv2d.v:687$1162: $auto$alumacc.cc:485:replace_alu$4516
  creating $alu cell for $verific$sub_692$conv2d.v:804$1291: $auto$alumacc.cc:485:replace_alu$4519
  creating $alu cell for $verific$sub_694$conv2d.v:805$1293: $auto$alumacc.cc:485:replace_alu$4522
  creating $alu cell for $verific$sub_696$conv2d.v:806$1295: $auto$alumacc.cc:485:replace_alu$4525
  created 59 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~12 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~127 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4068: { $verific$n11248$190 $verific$n11247$189 $verific$n11246$188 $verific$n11245$187 $verific$n11244$186 $verific$n11243$185 $verific$n11239$181 $verific$n11238$180 $verific$n11237$179 $verific$n11236$178 $verific$n11235$177 $verific$n11234$176 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$3962: { $verific$n11248$190 $verific$n11247$189 $verific$n11246$188 $verific$n11244$186 $verific$n11243$185 $verific$n11242$184 $verific$n11239$181 $verific$n11238$180 $verific$n11237$179 $verific$n11236$178 $verific$n11234$176 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$3942: { $auto$rtlil.cc:2398:Or$3931 $verific$n11239$181 $verific$n11238$180 $verific$n11237$179 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$4040: { $verific$n11248$190 $verific$n11247$189 $verific$n11246$188 $verific$n11245$187 $verific$n11244$186 $verific$n11243$185 $verific$n11242$184 $verific$n11239$181 $verific$n11238$180 $verific$n11237$179 $verific$n11236$178 $verific$n11235$177 $verific$n11234$176 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$3946: { $auto$rtlil.cc:2398:Or$3919 $verific$n11248$190 $verific$n11247$189 $verific$n11246$188 $verific$n11243$185 $verific$n11242$184 }
  Optimizing cells in module \conv2d.
Performed a total of 5 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 1 unused cells and 40 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== conv2d ===

   Number of wires:               1145
   Number of wire bits:          10539
   Number of public wires:         259
   Number of public wire bits:    3733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                897
     $adff                          43
     $adffe                         69
     $aldff                          1
     $aldffe                         6
     $alu                           59
     $and                            9
     $bmux                          22
     $eq                            40
     $logic_not                      5
     $mux                          426
     $ne                            57
     $not                           44
     $or                            27
     $reduce_and                    46
     $reduce_or                     42
     $xor                            1


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== conv2d ===

   Number of wires:               1145
   Number of wire bits:          10539
   Number of public wires:         259
   Number of public wire bits:    3733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                897
     $adff                          43
     $adffe                         69
     $aldff                          1
     $aldffe                         6
     $alu                           59
     $and                            9
     $bmux                          22
     $eq                            40
     $logic_not                      5
     $mux                          426
     $ne                            57
     $not                           44
     $or                            27
     $reduce_and                    46
     $reduce_or                     42
     $xor                            1


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> stat

3.24. Printing statistics.

=== conv2d ===

   Number of wires:               1145
   Number of wire bits:          10539
   Number of public wires:         259
   Number of public wire bits:    3733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                897
     $adff                          43
     $adffe                         69
     $aldff                          1
     $aldffe                         6
     $alu                           59
     $and                            9
     $bmux                          22
     $eq                            40
     $logic_not                      5
     $mux                          426
     $ne                            57
     $not                           44
     $or                            27
     $reduce_and                    46
     $reduce_or                     42
     $xor                            1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using template $paramod$7e0667b276190bf0f5cbed1755185a5461dc0c9d\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$e68908968f6fc409e8109e805aa973e950e2c2b2\_80_rs_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$c703ee6d780d90e162c7eed92bfd050bee00636f\_90_alu for cells of type $alu.
Using template $paramod$b2626aff51a34e60b9c57dceb41667aaf5650a38\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_90_alu for cells of type $alu.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $aldff.
Using extmapper simplemap for cells of type $aldffe.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$0a77e3c00010cb33e399decd813a7380c6e25cba\_90_alu for cells of type $alu.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_90_alu for cells of type $alu.
Using template $paramod$0d6d95e3fa0eb6b4a427f21fbcbdc6321e6ab338\_80_rs_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$b57fb48f94699401bf4faed190e075278680ae09\_80_rs_alu for cells of type $alu.
Using template $paramod$e6b2d1d39ccd3e56f9ee66bced1b5381ffd5e84a\_90_alu for cells of type $alu.
Using template $paramod$46d3f1a4a915912bab1067a0beb0fb376719baeb\_90_alu for cells of type $alu.
Using template $paramod$403c17aef119cccdd585ba431bb1c77ec6e3c700\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$d305a30c4cb819236c1200875202f330c981285f\_90_alu for cells of type $alu.
Using template $paramod$e7805029c1165837427dbe14a2d7866b011821bd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~6534 debug messages>

yosys> stat

3.26. Printing statistics.

=== conv2d ===

   Number of wires:               4173
   Number of wire bits:          67931
   Number of public wires:         259
   Number of public wire bits:    3733
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17083
     $_ALDFFE_PNP_                  60
     $_ALDFF_PN_                    20
     $_AND_                       1332
     $_DFFE_PN0N_                   99
     $_DFFE_PN0P_                  373
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                   21
     $_DFF_PN0_                    567
     $_DFF_PN1_                      3
     $_MUX_                      10541
     $_NOT_                        904
     $_OR_                        1141
     $_XOR_                       1617
     adder_carry                   404


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~6565 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~3408 debug messages>
Removed a total of 1136 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$17550 ($_DFFE_PN0P_) from module conv2d (D = $auto$rtlil.cc:2464:Mux$4161 [2], Q = \filter_stride [2]).
Adding EN signal on $auto$ff.cc:262:slice$17548 ($_DFFE_PN0P_) from module conv2d (D = $auto$rtlil.cc:2464:Mux$4161 [0], Q = \filter_stride [0]).
Adding EN signal on $auto$ff.cc:262:slice$17549 ($_DFFE_PN0P_) from module conv2d (D = $auto$rtlil.cc:2464:Mux$4161 [1], Q = \filter_stride [1]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 1633 unused cells and 2745 unused wires.
<suppressed ~1634 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~28 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$17679 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [11], Q = \bias_base_addr [11]).
Adding EN signal on $auto$ff.cc:262:slice$17678 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [10], Q = \bias_base_addr [10]).
Adding EN signal on $auto$ff.cc:262:slice$17677 ($_DFF_PN1_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [9], Q = \bias_base_addr [9]).
Adding EN signal on $auto$ff.cc:262:slice$17676 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [8], Q = \bias_base_addr [8]).
Adding EN signal on $auto$ff.cc:262:slice$17675 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [7], Q = \bias_base_addr [7]).
Adding EN signal on $auto$ff.cc:262:slice$17674 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [6], Q = \bias_base_addr [6]).
Adding EN signal on $auto$ff.cc:262:slice$17673 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6050 [5], Q = \bias_base_addr [5]).
Adding EN signal on $auto$ff.cc:262:slice$16184 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [11], Q = \i_bias_raddr [11]).
Adding EN signal on $auto$ff.cc:262:slice$16183 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [10], Q = \i_bias_raddr [10]).
Adding EN signal on $auto$ff.cc:262:slice$16182 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [9], Q = \i_bias_raddr [9]).
Adding EN signal on $auto$ff.cc:262:slice$16181 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [8], Q = \i_bias_raddr [8]).
Adding EN signal on $auto$ff.cc:262:slice$16180 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [7], Q = \i_bias_raddr [7]).
Adding EN signal on $auto$ff.cc:262:slice$16179 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [6], Q = \i_bias_raddr [6]).
Adding EN signal on $auto$ff.cc:262:slice$16178 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6234 [5], Q = \i_bias_raddr [5]).
Adding EN signal on $auto$ff.cc:262:slice$12453 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10255 [3], Q = \fsm_writechannels [3]).
Adding EN signal on $auto$ff.cc:262:slice$12452 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10255 [2], Q = \fsm_writechannels [2]).
Adding EN signal on $auto$ff.cc:262:slice$12451 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10255 [1], Q = \fsm_writechannels [1]).
Adding EN signal on $auto$ff.cc:262:slice$12450 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10255 [0], Q = \fsm_writechannels [0]).
Adding EN signal on $auto$ff.cc:262:slice$12413 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10752, Q = \i_tcdm2_wreq).
Adding EN signal on $auto$ff.cc:262:slice$12390 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [31], Q = \wdata2 [31]).
Adding EN signal on $auto$ff.cc:262:slice$12389 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [30], Q = \wdata2 [30]).
Adding EN signal on $auto$ff.cc:262:slice$12388 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [29], Q = \wdata2 [29]).
Adding EN signal on $auto$ff.cc:262:slice$12387 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [28], Q = \wdata2 [28]).
Adding EN signal on $auto$ff.cc:262:slice$12386 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [27], Q = \wdata2 [27]).
Adding EN signal on $auto$ff.cc:262:slice$12385 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [26], Q = \wdata2 [26]).
Adding EN signal on $auto$ff.cc:262:slice$12384 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [25], Q = \wdata2 [25]).
Adding EN signal on $auto$ff.cc:262:slice$12383 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [24], Q = \wdata2 [24]).
Adding EN signal on $auto$ff.cc:262:slice$12382 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [23], Q = \wdata2 [23]).
Adding EN signal on $auto$ff.cc:262:slice$12381 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [22], Q = \wdata2 [22]).
Adding EN signal on $auto$ff.cc:262:slice$12380 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [21], Q = \wdata2 [21]).
Adding EN signal on $auto$ff.cc:262:slice$12379 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [20], Q = \wdata2 [20]).
Adding EN signal on $auto$ff.cc:262:slice$12378 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [19], Q = \wdata2 [19]).
Adding EN signal on $auto$ff.cc:262:slice$12377 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [18], Q = \wdata2 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12376 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [17], Q = \wdata2 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12375 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [16], Q = \wdata2 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12374 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [15], Q = \wdata2 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12373 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [14], Q = \wdata2 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12372 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [13], Q = \wdata2 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12371 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [12], Q = \wdata2 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12370 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [11], Q = \wdata2 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12369 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [10], Q = \wdata2 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12368 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [9], Q = \wdata2 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12367 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [8], Q = \wdata2 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12366 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [7], Q = \wdata2 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12365 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [6], Q = \wdata2 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12364 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [5], Q = \wdata2 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12363 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [4], Q = \wdata2 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12362 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [3], Q = \wdata2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12361 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [2], Q = \wdata2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12360 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [1], Q = \wdata2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12359 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10711 [0], Q = \wdata2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12358 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [31], Q = \i_tcdm2_wdata [31]).
Adding EN signal on $auto$ff.cc:262:slice$12357 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [30], Q = \i_tcdm2_wdata [30]).
Adding EN signal on $auto$ff.cc:262:slice$12356 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [29], Q = \i_tcdm2_wdata [29]).
Adding EN signal on $auto$ff.cc:262:slice$12355 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [28], Q = \i_tcdm2_wdata [28]).
Adding EN signal on $auto$ff.cc:262:slice$12354 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [27], Q = \i_tcdm2_wdata [27]).
Adding EN signal on $auto$ff.cc:262:slice$12353 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [26], Q = \i_tcdm2_wdata [26]).
Adding EN signal on $auto$ff.cc:262:slice$12352 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [25], Q = \i_tcdm2_wdata [25]).
Adding EN signal on $auto$ff.cc:262:slice$12351 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [24], Q = \i_tcdm2_wdata [24]).
Adding EN signal on $auto$ff.cc:262:slice$12350 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [23], Q = \i_tcdm2_wdata [23]).
Adding EN signal on $auto$ff.cc:262:slice$12349 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [22], Q = \i_tcdm2_wdata [22]).
Adding EN signal on $auto$ff.cc:262:slice$12348 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [21], Q = \i_tcdm2_wdata [21]).
Adding EN signal on $auto$ff.cc:262:slice$12347 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [20], Q = \i_tcdm2_wdata [20]).
Adding EN signal on $auto$ff.cc:262:slice$12346 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [19], Q = \i_tcdm2_wdata [19]).
Adding EN signal on $auto$ff.cc:262:slice$12345 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [18], Q = \i_tcdm2_wdata [18]).
Adding EN signal on $auto$ff.cc:262:slice$12344 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [17], Q = \i_tcdm2_wdata [17]).
Adding EN signal on $auto$ff.cc:262:slice$12343 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [16], Q = \i_tcdm2_wdata [16]).
Adding EN signal on $auto$ff.cc:262:slice$12342 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [15], Q = \i_tcdm2_wdata [15]).
Adding EN signal on $auto$ff.cc:262:slice$12341 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [14], Q = \i_tcdm2_wdata [14]).
Adding EN signal on $auto$ff.cc:262:slice$12340 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [13], Q = \i_tcdm2_wdata [13]).
Adding EN signal on $auto$ff.cc:262:slice$12339 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [12], Q = \i_tcdm2_wdata [12]).
Adding EN signal on $auto$ff.cc:262:slice$12338 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [11], Q = \i_tcdm2_wdata [11]).
Adding EN signal on $auto$ff.cc:262:slice$12337 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [10], Q = \i_tcdm2_wdata [10]).
Adding EN signal on $auto$ff.cc:262:slice$12336 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [9], Q = \i_tcdm2_wdata [9]).
Adding EN signal on $auto$ff.cc:262:slice$12335 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [8], Q = \i_tcdm2_wdata [8]).
Adding EN signal on $auto$ff.cc:262:slice$12334 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [7], Q = \i_tcdm2_wdata [7]).
Adding EN signal on $auto$ff.cc:262:slice$12333 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [6], Q = \i_tcdm2_wdata [6]).
Adding EN signal on $auto$ff.cc:262:slice$12332 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [5], Q = \i_tcdm2_wdata [5]).
Adding EN signal on $auto$ff.cc:262:slice$12331 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [4], Q = \i_tcdm2_wdata [4]).
Adding EN signal on $auto$ff.cc:262:slice$12330 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [3], Q = \i_tcdm2_wdata [3]).
Adding EN signal on $auto$ff.cc:262:slice$12329 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [2], Q = \i_tcdm2_wdata [2]).
Adding EN signal on $auto$ff.cc:262:slice$12328 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [1], Q = \i_tcdm2_wdata [1]).
Adding EN signal on $auto$ff.cc:262:slice$12327 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$11205 [0], Q = \i_tcdm2_wdata [0]).
Adding EN signal on $auto$ff.cc:262:slice$12326 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [19], Q = \result_base [19]).
Adding EN signal on $auto$ff.cc:262:slice$12325 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [18], Q = \result_base [18]).
Adding EN signal on $auto$ff.cc:262:slice$12324 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [17], Q = \result_base [17]).
Adding EN signal on $auto$ff.cc:262:slice$12323 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [16], Q = \result_base [16]).
Adding EN signal on $auto$ff.cc:262:slice$12322 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [15], Q = \result_base [15]).
Adding EN signal on $auto$ff.cc:262:slice$12321 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [14], Q = \result_base [14]).
Adding EN signal on $auto$ff.cc:262:slice$12320 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [13], Q = \result_base [13]).
Adding EN signal on $auto$ff.cc:262:slice$12319 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [12], Q = \result_base [12]).
Adding EN signal on $auto$ff.cc:262:slice$12318 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [11], Q = \result_base [11]).
Adding EN signal on $auto$ff.cc:262:slice$12317 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [10], Q = \result_base [10]).
Adding EN signal on $auto$ff.cc:262:slice$12316 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [9], Q = \result_base [9]).
Adding EN signal on $auto$ff.cc:262:slice$12315 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [8], Q = \result_base [8]).
Adding EN signal on $auto$ff.cc:262:slice$12314 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [7], Q = \result_base [7]).
Adding EN signal on $auto$ff.cc:262:slice$12313 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [6], Q = \result_base [6]).
Adding EN signal on $auto$ff.cc:262:slice$12312 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [5], Q = \result_base [5]).
Adding EN signal on $auto$ff.cc:262:slice$12311 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [4], Q = \result_base [4]).
Adding EN signal on $auto$ff.cc:262:slice$12310 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [3], Q = \result_base [3]).
Adding EN signal on $auto$ff.cc:262:slice$12309 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [2], Q = \result_base [2]).
Adding EN signal on $auto$ff.cc:262:slice$12308 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [1], Q = \result_base [1]).
Adding EN signal on $auto$ff.cc:262:slice$12307 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9976 [0], Q = \result_base [0]).
Adding EN signal on $auto$ff.cc:262:slice$12280 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [42], Q = \bias7 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12279 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [41], Q = \bias7 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12278 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [40], Q = \bias7 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12277 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [39], Q = \bias7 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12276 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [38], Q = \bias7 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12275 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [37], Q = \bias7 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12274 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [36], Q = \bias7 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12273 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [35], Q = \bias7 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12272 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [34], Q = \bias7 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12271 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [33], Q = \bias7 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12270 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [32], Q = \bias7 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12269 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [31], Q = \bias7 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12268 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [30], Q = \bias7 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12267 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [29], Q = \bias7 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12266 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [28], Q = \bias7 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12265 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [27], Q = \bias7 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12264 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [26], Q = \bias7 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12263 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [25], Q = \bias7 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12262 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$9154 [24], Q = \bias7 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12256 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [18], Q = \bias6 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12255 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [17], Q = \bias6 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12254 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [16], Q = \bias6 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12253 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [15], Q = \bias6 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12252 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [14], Q = \bias6 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12251 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [13], Q = \bias6 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12250 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [12], Q = \bias6 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12249 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [11], Q = \bias6 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12248 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [10], Q = \bias6 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12247 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [9], Q = \bias6 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12246 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [8], Q = \bias6 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12245 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [7], Q = \bias6 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12244 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [6], Q = \bias6 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12243 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [5], Q = \bias6 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12242 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [4], Q = \bias6 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12241 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [3], Q = \bias6 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12240 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [2], Q = \bias6 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12239 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [1], Q = \bias6 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12238 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8839 [0], Q = \bias6 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12232 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [18], Q = \bias5 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12231 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [17], Q = \bias5 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12230 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [16], Q = \bias5 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12229 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [15], Q = \bias5 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12228 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [14], Q = \bias5 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12227 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [13], Q = \bias5 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12226 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [12], Q = \bias5 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12225 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [11], Q = \bias5 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12224 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [10], Q = \bias5 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12223 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [9], Q = \bias5 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12222 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [8], Q = \bias5 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12221 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [7], Q = \bias5 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12220 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [6], Q = \bias5 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12219 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [5], Q = \bias5 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12218 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [4], Q = \bias5 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12217 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [3], Q = \bias5 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12216 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [2], Q = \bias5 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12215 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [1], Q = \bias5 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12214 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8475 [0], Q = \bias5 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12208 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [18], Q = \bias4 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12207 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [17], Q = \bias4 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12206 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [16], Q = \bias4 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12205 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [15], Q = \bias4 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12204 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [14], Q = \bias4 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12203 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [13], Q = \bias4 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12202 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [12], Q = \bias4 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12201 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [11], Q = \bias4 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12200 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [10], Q = \bias4 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12199 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [9], Q = \bias4 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12198 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [8], Q = \bias4 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12197 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [7], Q = \bias4 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12196 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [6], Q = \bias4 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12195 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [5], Q = \bias4 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12194 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [4], Q = \bias4 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12193 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [3], Q = \bias4 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12192 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [2], Q = \bias4 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12191 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [1], Q = \bias4 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12190 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$8111 [0], Q = \bias4 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12184 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [18], Q = \bias3 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12183 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [17], Q = \bias3 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12182 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [16], Q = \bias3 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12181 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [15], Q = \bias3 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12180 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [14], Q = \bias3 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12179 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [13], Q = \bias3 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12178 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [12], Q = \bias3 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12177 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [11], Q = \bias3 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12176 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [10], Q = \bias3 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12175 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [9], Q = \bias3 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12174 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [8], Q = \bias3 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12173 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [7], Q = \bias3 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12172 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [6], Q = \bias3 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12171 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [5], Q = \bias3 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12170 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [4], Q = \bias3 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12169 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [3], Q = \bias3 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12168 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [2], Q = \bias3 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12167 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [1], Q = \bias3 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12166 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7747 [0], Q = \bias3 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12160 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [18], Q = \bias2 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12159 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [17], Q = \bias2 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12158 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [16], Q = \bias2 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12157 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [15], Q = \bias2 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12156 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [14], Q = \bias2 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12155 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [13], Q = \bias2 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12154 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [12], Q = \bias2 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12153 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [11], Q = \bias2 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12152 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [10], Q = \bias2 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12151 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [9], Q = \bias2 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12150 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [8], Q = \bias2 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12149 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [7], Q = \bias2 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12148 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [6], Q = \bias2 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12147 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [5], Q = \bias2 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12146 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [4], Q = \bias2 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12145 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [3], Q = \bias2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12144 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [2], Q = \bias2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12143 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [1], Q = \bias2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12142 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7383 [0], Q = \bias2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12136 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [18], Q = \bias1 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12135 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [17], Q = \bias1 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12134 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [16], Q = \bias1 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12133 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [15], Q = \bias1 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12132 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [14], Q = \bias1 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12131 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [13], Q = \bias1 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12130 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [12], Q = \bias1 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12129 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [11], Q = \bias1 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12128 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [10], Q = \bias1 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12127 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [9], Q = \bias1 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12126 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [8], Q = \bias1 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12125 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [7], Q = \bias1 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12124 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [6], Q = \bias1 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12123 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [5], Q = \bias1 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12122 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [4], Q = \bias1 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12121 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [3], Q = \bias1 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12120 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [2], Q = \bias1 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12119 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [1], Q = \bias1 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12118 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$7019 [0], Q = \bias1 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12112 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [18], Q = \bias0 [18]).
Adding EN signal on $auto$ff.cc:262:slice$12111 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [17], Q = \bias0 [17]).
Adding EN signal on $auto$ff.cc:262:slice$12110 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [16], Q = \bias0 [16]).
Adding EN signal on $auto$ff.cc:262:slice$12109 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [15], Q = \bias0 [15]).
Adding EN signal on $auto$ff.cc:262:slice$12108 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [14], Q = \bias0 [14]).
Adding EN signal on $auto$ff.cc:262:slice$12107 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [13], Q = \bias0 [13]).
Adding EN signal on $auto$ff.cc:262:slice$12106 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [12], Q = \bias0 [12]).
Adding EN signal on $auto$ff.cc:262:slice$12105 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [11], Q = \bias0 [11]).
Adding EN signal on $auto$ff.cc:262:slice$12104 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [10], Q = \bias0 [10]).
Adding EN signal on $auto$ff.cc:262:slice$12103 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [9], Q = \bias0 [9]).
Adding EN signal on $auto$ff.cc:262:slice$12102 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [8], Q = \bias0 [8]).
Adding EN signal on $auto$ff.cc:262:slice$12101 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [7], Q = \bias0 [7]).
Adding EN signal on $auto$ff.cc:262:slice$12100 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [6], Q = \bias0 [6]).
Adding EN signal on $auto$ff.cc:262:slice$12099 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [5], Q = \bias0 [5]).
Adding EN signal on $auto$ff.cc:262:slice$12098 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [4], Q = \bias0 [4]).
Adding EN signal on $auto$ff.cc:262:slice$12097 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [3], Q = \bias0 [3]).
Adding EN signal on $auto$ff.cc:262:slice$12096 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [2], Q = \bias0 [2]).
Adding EN signal on $auto$ff.cc:262:slice$12095 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [1], Q = \bias0 [1]).
Adding EN signal on $auto$ff.cc:262:slice$12094 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6655 [0], Q = \bias0 [0]).
Adding EN signal on $auto$ff.cc:262:slice$12093 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6311 [3], Q = \fsm_loadacc [3]).
Adding EN signal on $auto$ff.cc:262:slice$12092 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6311 [2], Q = \fsm_loadacc [2]).
Adding EN signal on $auto$ff.cc:262:slice$12091 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6311 [1], Q = \fsm_loadacc [1]).
Adding EN signal on $auto$ff.cc:262:slice$12090 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$6311 [0], Q = \fsm_loadacc [0]).
Adding EN signal on $auto$ff.cc:262:slice$12085 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [12], Q = \add_stride [12]).
Adding EN signal on $auto$ff.cc:262:slice$12084 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [11], Q = \add_stride [11]).
Adding EN signal on $auto$ff.cc:262:slice$12083 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [10], Q = \add_stride [10]).
Adding EN signal on $auto$ff.cc:262:slice$12082 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [9], Q = \add_stride [9]).
Adding EN signal on $auto$ff.cc:262:slice$12081 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [8], Q = \add_stride [8]).
Adding EN signal on $auto$ff.cc:262:slice$12080 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [7], Q = \add_stride [7]).
Adding EN signal on $auto$ff.cc:262:slice$12079 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [6], Q = \add_stride [6]).
Adding EN signal on $auto$ff.cc:262:slice$12078 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [5], Q = \add_stride [5]).
Adding EN signal on $auto$ff.cc:262:slice$12077 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [4], Q = \add_stride [4]).
Adding EN signal on $auto$ff.cc:262:slice$12076 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [3], Q = \add_stride [3]).
Adding EN signal on $auto$ff.cc:262:slice$12075 ($_DFF_PN1_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [2], Q = \add_stride [2]).
Adding EN signal on $auto$ff.cc:262:slice$12074 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [1], Q = \add_stride [1]).
Adding EN signal on $auto$ff.cc:262:slice$12073 ($_DFF_PN0_) from module conv2d (D = $auto$simplemap.cc:309:simplemap_bmux$10182 [0], Q = \add_stride [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 19 unused cells and 1678 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~5915 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~22692 debug messages>
Removed a total of 7564 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 7188 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~3036 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 226 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~130 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13126 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13138
        $auto$simplemap.cc:278:simplemap_mux$12795

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13127 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13139
        $auto$simplemap.cc:278:simplemap_mux$12796

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13128 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13140
        $auto$simplemap.cc:278:simplemap_mux$12797

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13129 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13141
        $auto$simplemap.cc:278:simplemap_mux$12798

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13130 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13142
        $auto$simplemap.cc:278:simplemap_mux$12799

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13131 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13143
        $auto$simplemap.cc:278:simplemap_mux$12800

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13132 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13144
        $auto$simplemap.cc:278:simplemap_mux$12801

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13133 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13145
        $auto$simplemap.cc:278:simplemap_mux$12802

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13134 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13146
        $auto$simplemap.cc:278:simplemap_mux$12803

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13135 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$13147
        $auto$simplemap.cc:278:simplemap_mux$12804


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$12896 ($_ALDFFE_PNP_) from module conv2d (D = \ext_pixel_base [1], Q = \i_tcdm1_addr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12895 ($_ALDFFE_PNP_) from module conv2d (D = \ext_pixel_base [0], Q = \i_tcdm1_addr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12415 ($_ALDFFE_PNP_) from module conv2d (D = \ext_bias_base [1], Q = \i_tcdm3_raddr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12414 ($_ALDFFE_PNP_) from module conv2d (D = \ext_bias_base [0], Q = \i_tcdm3_raddr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12412 ($_ALDFFE_PNP_) from module conv2d (D = \ext_filter_base [1], Q = \i_tcdm2_raddr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$12411 ($_ALDFFE_PNP_) from module conv2d (D = \ext_filter_base [0], Q = \i_tcdm2_raddr [0], rval = 1'0).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 6 unused cells and 2 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~10 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  63 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$44676, arst=!\rstn, srst={ }
  259 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$44460, arst=!\rstn, srst={ }
  46 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$42685, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$40861, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$39037, arst=!\rstn, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$37213, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$35389, arst=!\rstn, srst={ }
  42 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$33565, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$31741, arst=!\rstn, srst={ }
  38 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$30965, arst=!\rstn, srst={ }
  115 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$29786, arst=!\rstn, srst={ }
  40 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$26809, arst=!\rstn, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$24951, arst=!\rstn, srst={ }
  11 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$24895, arst=!\rstn, srst={ }
  89 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$24736, arst=!\rstn, srst={ }
  106 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$24663, arst=!\rstn, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$24366, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$23862, arst=!\rstn, srst={ }
  14 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$23729, arst=!\rstn, srst={ }
  18 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3007, arst=!\rstn, srst={ }
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3169, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2835, arst=!\rstn, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2844, arst=!\rstn, srst={ }
  77 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3282, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3102, arst=!\rstn, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2803, arst=!\rstn, srst={ }
  117 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3234, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=!$verific$n11606$199, arst=!\rstn, srst={ }
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2994, arst=!\rstn, srst={ }
  46 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$2738, arst=!\rstn, srst={ }
  72 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3028, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3019, arst=!\rstn, srst={ }
  14 cells in clk=\clk, en=!$verific$n11608$201, arst=!\rstn, srst={ }
  69 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3109, arst=!\rstn, srst={ }
  218 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3178, arst=!\rstn, srst={ }
  84 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3054, arst=!\rstn, srst={ }
  99 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3088, arst=!\rstn, srst={ }
  54 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3223, arst=!\rstn, srst={ }
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3318, arst=!\rstn, srst={ }
  11 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=!\rstn, srst={ }
  225 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$2702, arst=!\rstn, srst={ }
  525 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=!\rstn, srst={ }
  6 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2862, arst=!\rstn, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3359, arst=!\rstn, srst={ }
  29 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$2754, arst=!\rstn, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2983, arst=!\rstn, srst={ }
  89 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2970, arst=!\rstn, srst={ }
  206 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2812, arst=!\rstn, srst={ }
  19 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3132, arst=!\rstn, srst={ }
  71 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3187, arst=!\rstn, srst={ }
  27 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3271, arst=!\rstn, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2794, arst=!\rstn, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$3112, arst=!\rstn, srst={ }
  26 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2869, arst=!\rstn, srst={ }
  356 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=!\rstn, srst={ }
  104 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3258, arst=!\rstn, srst={ }
  232 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=!\rstn, srst={ }
  38 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$2938, arst=!\rstn, srst={ }
  21 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3154, arst=!\rstn, srst={ }
  139 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3143, arst=!\rstn, srst={ }
  17 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=!\rstn, srst={ }
  1213 cells in clk=\clk, en={ }, arst=!\rstn, srst={ }

3.31.2. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$44676, asynchronously reset by !\rstn
Extracted 49 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       13
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       12
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       17
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.3. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$44460, asynchronously reset by !\rstn
Extracted 259 gates and 471 wires to a netlist network with 210 inputs and 191 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:              NAND cells:       39
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               MUX cells:      154
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:               AND cells:       17
ABC RESULTS:        internal signals:       70
ABC RESULTS:           input signals:      210
ABC RESULTS:          output signals:      191
Removing temp directory.

3.31.4. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$42685, asynchronously reset by !\rstn
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 21 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.5. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$40861, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.6. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$39037, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.7. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$37213, asynchronously reset by !\rstn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 20 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.31.8. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$35389, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.9. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$33565, asynchronously reset by !\rstn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 20 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.31.10. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$31741, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.11. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, asynchronously reset by !\rstn
Extracted 27 gates and 54 wires to a netlist network with 27 inputs and 19 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.12. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$29786, asynchronously reset by !\rstn
Extracted 115 gates and 191 wires to a netlist network with 76 inputs and 46 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:       15
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:       76
ABC RESULTS:          output signals:       46
Removing temp directory.

3.31.13. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$26809, asynchronously reset by !\rstn
Extracted 40 gates and 80 wires to a netlist network with 40 inputs and 33 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.14. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$24951, asynchronously reset by !\rstn
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 34 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.15. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$24895, asynchronously reset by !\rstn
Extracted 11 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.16. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$24736, asynchronously reset by !\rstn
Extracted 89 gates and 191 wires to a netlist network with 101 inputs and 38 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              NAND cells:      116
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       51
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:      101
ABC RESULTS:          output signals:       38
Removing temp directory.

3.31.17. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$24663, asynchronously reset by !\rstn
Extracted 106 gates and 227 wires to a netlist network with 120 inputs and 89 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               MUX cells:       62
ABC RESULTS:                OR cells:       13
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:      120
ABC RESULTS:          output signals:       89
Removing temp directory.

3.31.18. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$24366, asynchronously reset by !\rstn
Extracted 30 gates and 46 wires to a netlist network with 16 inputs and 15 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.19. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$23862, asynchronously reset by !\rstn
Extracted 59 gates and 82 wires to a netlist network with 23 inputs and 16 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               XOR cells:       10
ABC RESULTS:               AND cells:        6
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.20. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$23729, asynchronously reset by !\rstn
Extracted 14 gates and 25 wires to a netlist network with 10 inputs and 6 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.21. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3007, asynchronously reset by !\rstn
Extracted 18 gates and 29 wires to a netlist network with 10 inputs and 6 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.22. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3169, asynchronously reset by !\rstn
Extracted 53 gates and 84 wires to a netlist network with 29 inputs and 14 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               AND cells:       10
ABC RESULTS:              NAND cells:       13
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               NOR cells:        7
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.23. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2835, asynchronously reset by !\rstn
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 6 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.24. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2844, asynchronously reset by !\rstn
Extracted 37 gates and 93 wires to a netlist network with 55 inputs and 34 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       21
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:        6
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.25. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3282, asynchronously reset by !\rstn
Extracted 77 gates and 86 wires to a netlist network with 8 inputs and 11 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:       17
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       18
ABC RESULTS:        internal signals:       67
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.26. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3102, asynchronously reset by !\rstn
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 5 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.27. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2803, asynchronously reset by !\rstn
Extracted 32 gates and 85 wires to a netlist network with 51 inputs and 28 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       20
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       28
Removing temp directory.

3.31.28. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3234, asynchronously reset by !\rstn
Extracted 117 gates and 133 wires to a netlist network with 15 inputs and 17 outputs.

3.31.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:       21
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               XOR cells:       14
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               AND cells:       14
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      101
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.29. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by !\rstn
Extracted 10 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.31.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.30. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$verific$n11606$199, asynchronously reset by !\rstn
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 9 outputs.

3.31.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.31. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2994, asynchronously reset by !\rstn
Extracted 45 gates and 79 wires to a netlist network with 33 inputs and 15 outputs.

3.31.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:       15
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        3
ABC RESULTS:               NOR cells:        8
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.32. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$2738, asynchronously reset by !\rstn
Extracted 46 gates and 77 wires to a netlist network with 31 inputs and 22 outputs.

3.31.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:       17
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       22
Removing temp directory.

3.31.33. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3028, asynchronously reset by !\rstn
Extracted 72 gates and 141 wires to a netlist network with 69 inputs and 36 outputs.

3.31.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       36
Removing temp directory.

3.31.34. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3019, asynchronously reset by !\rstn
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.31.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.35. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$verific$n11608$201, asynchronously reset by !\rstn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.31.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.36. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3109, asynchronously reset by !\rstn
Extracted 69 gates and 107 wires to a netlist network with 37 inputs and 35 outputs.

3.31.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       35
Removing temp directory.

3.31.37. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3178, asynchronously reset by !\rstn
Extracted 218 gates and 376 wires to a netlist network with 158 inputs and 69 outputs.

3.31.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:       65
ABC RESULTS:              NAND cells:      136
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:      130
ABC RESULTS:        internal signals:      149
ABC RESULTS:           input signals:      158
ABC RESULTS:          output signals:       69
Removing temp directory.

3.31.38. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3054, asynchronously reset by !\rstn
Extracted 84 gates and 92 wires to a netlist network with 7 inputs and 24 outputs.

3.31.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       12
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       23
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.39. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3088, asynchronously reset by !\rstn
Extracted 99 gates and 124 wires to a netlist network with 24 inputs and 13 outputs.

3.31.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:       24
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       87
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.40. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3223, asynchronously reset by !\rstn
Extracted 54 gates and 78 wires to a netlist network with 24 inputs and 28 outputs.

3.31.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       16
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       22
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       28
Removing temp directory.

3.31.41. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3318, asynchronously reset by !\rstn
Extracted 41 gates and 52 wires to a netlist network with 11 inputs and 17 outputs.

3.31.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:       14
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.42. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by !\rstn
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.31.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.43. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$2702, asynchronously reset by !\rstn
Extracted 169 gates and 288 wires to a netlist network with 119 inputs and 76 outputs.

3.31.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:                OR cells:        5
ABC RESULTS:               XOR cells:       24
ABC RESULTS:               MUX cells:       32
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:               NOR cells:       26
ABC RESULTS:              NAND cells:       49
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:               AND cells:       33
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       76
Removing temp directory.

3.31.44. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3378, asynchronously reset by !\rstn
Extracted 453 gates and 677 wires to a netlist network with 223 inputs and 204 outputs.

3.31.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:       64
ABC RESULTS:              NAND cells:       21
ABC RESULTS:               AND cells:       57
ABC RESULTS:            ANDNOT cells:       65
ABC RESULTS:               MUX cells:      185
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:      250
ABC RESULTS:           input signals:      223
ABC RESULTS:          output signals:      204
Removing temp directory.

3.31.45. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2862, asynchronously reset by !\rstn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.31.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.46. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3359, asynchronously reset by !\rstn
Extracted 62 gates and 78 wires to a netlist network with 16 inputs and 12 outputs.

3.31.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:       18
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.47. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$2754, asynchronously reset by !\rstn
Extracted 29 gates and 49 wires to a netlist network with 19 inputs and 18 outputs.

3.31.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.48. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2983, asynchronously reset by !\rstn
Extracted 61 gates and 124 wires to a netlist network with 63 inputs and 24 outputs.

3.31.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOR cells:       10
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        9
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.49. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2970, asynchronously reset by !\rstn
Extracted 89 gates and 136 wires to a netlist network with 46 inputs and 36 outputs.

3.31.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       39
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:        5
ABC RESULTS:               AND cells:       12
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        9
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       36
Removing temp directory.

3.31.50. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2812, asynchronously reset by !\rstn
Extracted 187 gates and 254 wires to a netlist network with 66 inputs and 32 outputs.

3.31.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               XOR cells:       31
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               AND cells:       50
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:       17
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      156
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.51. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3132, asynchronously reset by !\rstn
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 9 outputs.

3.31.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.52. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3187, asynchronously reset by !\rstn
Extracted 71 gates and 92 wires to a netlist network with 20 inputs and 31 outputs.

3.31.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               XOR cells:       12
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               AND cells:       18
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       31
Removing temp directory.

3.31.53. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3271, asynchronously reset by !\rstn
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 8 outputs.

3.31.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               AND cells:        7
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.54. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2794, asynchronously reset by !\rstn
Extracted 62 gates and 92 wires to a netlist network with 29 inputs and 13 outputs.

3.31.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               XOR cells:        4
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               AND cells:       19
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.55. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3112, asynchronously reset by !\rstn
Extracted 62 gates and 101 wires to a netlist network with 39 inputs and 29 outputs.

3.31.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               MUX cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               AND cells:       15
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       29
Removing temp directory.

3.31.56. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2869, asynchronously reset by !\rstn
Extracted 26 gates and 53 wires to a netlist network with 26 inputs and 22 outputs.

3.31.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       18
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       22
Removing temp directory.

3.31.57. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by !\rstn
Extracted 284 gates and 366 wires to a netlist network with 81 inputs and 124 outputs.

3.31.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:       13
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       66
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              NAND cells:       81
ABC RESULTS:               AND cells:       93
ABC RESULTS:               BUF cells:       52
ABC RESULTS:        internal signals:      161
ABC RESULTS:           input signals:       81
ABC RESULTS:          output signals:      124
Removing temp directory.

3.31.58. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3258, asynchronously reset by !\rstn
Extracted 104 gates and 113 wires to a netlist network with 7 inputs and 13 outputs.

3.31.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       11
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:       21
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.59. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by !\rstn
Extracted 190 gates and 285 wires to a netlist network with 93 inputs and 64 outputs.

3.31.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:       19
ABC RESULTS:               XOR cells:       16
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:       39
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       39
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      128
ABC RESULTS:           input signals:       93
ABC RESULTS:          output signals:       64
Removing temp directory.

3.31.60. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2938, asynchronously reset by !\rstn
Extracted 38 gates and 68 wires to a netlist network with 29 inputs and 25 outputs.

3.31.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.61. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3154, asynchronously reset by !\rstn
Extracted 21 gates and 28 wires to a netlist network with 6 inputs and 10 outputs.

3.31.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.62. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3143, asynchronously reset by !\rstn
Extracted 139 gates and 197 wires to a netlist network with 56 inputs and 12 outputs.

3.31.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               NOT cells:        5
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               AND cells:       35
ABC RESULTS:                OR cells:       15
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       42
ABC RESULTS:        internal signals:      129
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.63. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by !\rstn
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 4 outputs.

3.31.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.64. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by !\rstn
Extracted 1187 gates and 1587 wires to a netlist network with 399 inputs and 385 outputs.

3.31.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      255
ABC RESULTS:               XOR cells:       49
ABC RESULTS:               MUX cells:      114
ABC RESULTS:              XNOR cells:       46
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:               AND cells:      109
ABC RESULTS:              NAND cells:      115
ABC RESULTS:               NOR cells:       54
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:      289
ABC RESULTS:            ANDNOT cells:      142
ABC RESULTS:               NOT cells:       46
ABC RESULTS:                OR cells:       60
ABC RESULTS:        internal signals:      803
ABC RESULTS:           input signals:      399
ABC RESULTS:          output signals:      385
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  10 cells in clk=\clk, en=$abc$52273$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=!\rstn, srst={ }
  32 cells in clk=\clk, en=$abc$52157$auto$opt_dff.cc:219:make_patterns_logic$2803, arst=!\rstn, srst={ }
  14 cells in clk=\clk, en=$abc$55610$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$52020$auto$opt_dff.cc:219:make_patterns_logic$2835, arst=!\rstn, srst={ }
  17 cells in clk=\clk, en=$abc$52140$auto$opt_dff.cc:219:make_patterns_logic$3102, arst=!\rstn, srst={ }
  42 cells in clk=\clk, en=!$abc$54110$auto$opt_reduce.cc:134:opt_pmux$2754, arst=!\rstn, srst={ }
  27 cells in clk=\clk, en=$abc$54773$auto$opt_dff.cc:219:make_patterns_logic$2869, arst=!\rstn, srst={ }
  26 cells in clk=\clk, en=$abc$54614$auto$opt_dff.cc:219:make_patterns_logic$3271, arst=!\rstn, srst={ }
  45 cells in clk=\clk, en=$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$2994, arst=!\rstn, srst={ }
  14 cells in clk=\clk, en=!$abc$52286$verific$n11606$199, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=!$abc$52530$verific$n11608$201, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$52521$auto$opt_dff.cc:219:make_patterns_logic$3019, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$52035$auto$opt_dff.cc:219:make_patterns_logic$2844, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=!$abc$52355$auto$opt_reduce.cc:134:opt_pmux$2738, arst=!\rstn, srst={ }
  46 cells in clk=\clk, en=$abc$51827$auto$opt_dff.cc:219:make_patterns_logic$24366, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=$abc$55454$auto$opt_dff.cc:219:make_patterns_logic$3154, arst=!\rstn, srst={ }
  31 cells in clk=\clk, en=$abc$55419$auto$opt_dff.cc:219:make_patterns_logic$2938, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$51517$auto$opt_dff.cc:219:make_patterns_logic$24895, arst=!\rstn, srst={ }
  96 cells in clk=\clk, en=$abc$54139$auto$opt_dff.cc:219:make_patterns_logic$2983, arst=!\rstn, srst={ }
  282 cells in clk=\clk, en=$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=!\rstn, srst={ }
  362 cells in clk=\clk, en=$abc$52649$auto$opt_dff.cc:219:make_patterns_logic$3178, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$abc$54639$auto$opt_dff.cc:219:make_patterns_logic$2794, arst=!\rstn, srst={ }
  32 cells in clk=\clk, en=$abc$54534$auto$opt_dff.cc:219:make_patterns_logic$3132, arst=!\rstn, srst={ }
  9 cells in clk=\clk, en=$abc$53241$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=!\rstn, srst={ }
  316 cells in clk=\clk, en=!$abc$53254$auto$opt_reduce.cc:134:opt_pmux$2702, arst=!\rstn, srst={ }
  57 cells in clk=\clk, en=$abc$51415$auto$opt_dff.cc:219:make_patterns_logic$24951, arst=!\rstn, srst={ }
  39 cells in clk=\clk, en=$abc$51868$auto$opt_dff.cc:219:make_patterns_logic$23862, arst=!\rstn, srst={ }
  16 cells in clk=\clk, en=$abc$51943$auto$opt_dff.cc:219:make_patterns_logic$3007, arst=!\rstn, srst={ }
  292 cells in clk=\clk, en=$abc$51719$auto$opt_dff.cc:219:make_patterns_logic$24663, arst=!\rstn, srst={ }
  39 cells in clk=\clk, en=$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24736, arst=!\rstn, srst={ }
  65 cells in clk=\clk, en=$abc$54698$auto$opt_dff.cc:194:make_patterns_logic$3112, arst=!\rstn, srst={ }
  60 cells in clk=\clk, en=$abc$55189$auto$opt_dff.cc:219:make_patterns_logic$3258, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=$abc$51927$auto$opt_dff.cc:219:make_patterns_logic$23729, arst=!\rstn, srst={ }
  6 cells in clk=\clk, en=$abc$54046$auto$opt_dff.cc:219:make_patterns_logic$2862, arst=!\rstn, srst={ }
  58 cells in clk=\clk, en=$abc$53001$auto$opt_dff.cc:219:make_patterns_logic$3054, arst=!\rstn, srst={ }
  67 cells in clk=\clk, en=$abc$52074$auto$opt_dff.cc:219:make_patterns_logic$3282, arst=!\rstn, srst={ }
  106 cells in clk=\clk, en=$abc$55472$auto$opt_dff.cc:219:make_patterns_logic$3143, arst=!\rstn, srst={ }
  94 cells in clk=\clk, en=$abc$54554$auto$opt_dff.cc:219:make_patterns_logic$3187, arst=!\rstn, srst={ }
  80 cells in clk=\clk, en=$abc$52189$auto$opt_dff.cc:219:make_patterns_logic$3234, arst=!\rstn, srst={ }
  39 cells in clk=\clk, en=$abc$53202$auto$opt_dff.cc:219:make_patterns_logic$3318, arst=!\rstn, srst={ }
  66 cells in clk=\clk, en=$abc$52548$auto$opt_dff.cc:219:make_patterns_logic$3109, arst=!\rstn, srst={ }
  69 cells in clk=\clk, en=$abc$52417$auto$opt_dff.cc:219:make_patterns_logic$3028, arst=!\rstn, srst={ }
  73 cells in clk=\clk, en=$abc$51205$auto$opt_dff.cc:219:make_patterns_logic$29786, arst=!\rstn, srst={ }
  52 cells in clk=\clk, en=$abc$51311$auto$opt_dff.cc:219:make_patterns_logic$26809, arst=!\rstn, srst={ }
  50 cells in clk=\clk, en=$abc$53149$auto$opt_dff.cc:219:make_patterns_logic$3223, arst=!\rstn, srst={ }
  67 cells in clk=\clk, en=$abc$53071$auto$opt_dff.cc:219:make_patterns_logic$3088, arst=!\rstn, srst={ }
  62 cells in clk=\clk, en=$abc$51959$auto$opt_dff.cc:219:make_patterns_logic$3169, arst=!\rstn, srst={ }
  110 cells in clk=\clk, en=$abc$54218$auto$opt_dff.cc:219:make_patterns_logic$2970, arst=!\rstn, srst={ }
  510 cells in clk=\clk, en=$abc$54801$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=!\rstn, srst={ }
  536 cells in clk=\clk, en=$abc$53521$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=!\rstn, srst={ }
  106 cells in clk=\clk, en=$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$2812, arst=!\rstn, srst={ }
  55 cells in clk=\clk, en=$abc$54054$auto$opt_dff.cc:219:make_patterns_logic$3359, arst=!\rstn, srst={ }
  62 cells in clk=\clk, en=$abc$50384$auto$opt_dff.cc:219:make_patterns_logic$44676, arst=!\rstn, srst={ }
  68 cells in clk=\clk, en=$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$44460, arst=!\rstn, srst={ }
  48 cells in clk=\clk, en=$abc$50705$auto$opt_dff.cc:219:make_patterns_logic$42685, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$50771$auto$opt_dff.cc:219:make_patterns_logic$40861, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$50834$auto$opt_dff.cc:219:make_patterns_logic$39037, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$50897$auto$opt_dff.cc:219:make_patterns_logic$37213, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$50959$auto$opt_dff.cc:219:make_patterns_logic$35389, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$33565, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$51084$auto$opt_dff.cc:219:make_patterns_logic$31741, arst=!\rstn, srst={ }
  42 cells in clk=\clk, en=$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, arst=!\rstn, srst={ }
  917 cells in clk=\clk, en={ }, arst=!\rstn, srst={ }

3.32.2. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52273$auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by !\rstn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 3 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.3. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52157$auto$opt_dff.cc:219:make_patterns_logic$2803, asynchronously reset by !\rstn
Extracted 32 gates and 83 wires to a netlist network with 51 inputs and 29 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       20
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       29
Removing temp directory.

3.32.4. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55610$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by !\rstn
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 3 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.5. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52020$auto$opt_dff.cc:219:make_patterns_logic$2835, asynchronously reset by !\rstn
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 4 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.6. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52140$auto$opt_dff.cc:219:make_patterns_logic$3102, asynchronously reset by !\rstn
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 6 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.7. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$54110$auto$opt_reduce.cc:134:opt_pmux$2754, asynchronously reset by !\rstn
Extracted 42 gates and 78 wires to a netlist network with 36 inputs and 18 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       10
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.8. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54773$auto$opt_dff.cc:219:make_patterns_logic$2869, asynchronously reset by !\rstn
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 22 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:       20
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.32.9. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54614$auto$opt_dff.cc:219:make_patterns_logic$3271, asynchronously reset by !\rstn
Extracted 26 gates and 48 wires to a netlist network with 22 inputs and 9 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.10. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52299$auto$opt_dff.cc:219:make_patterns_logic$2994, asynchronously reset by !\rstn
Extracted 45 gates and 80 wires to a netlist network with 34 inputs and 14 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:       17
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.11. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$52286$verific$n11606$199, asynchronously reset by !\rstn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 12 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.12. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$52530$verific$n11608$201, asynchronously reset by !\rstn
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 10 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.13. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52521$auto$opt_dff.cc:219:make_patterns_logic$3019, asynchronously reset by !\rstn
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 6 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.14. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52035$auto$opt_dff.cc:219:make_patterns_logic$2844, asynchronously reset by !\rstn
Extracted 44 gates and 113 wires to a netlist network with 69 inputs and 40 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       40
Removing temp directory.

3.32.15. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$52355$auto$opt_reduce.cc:134:opt_pmux$2738, asynchronously reset by !\rstn
Extracted 43 gates and 72 wires to a netlist network with 29 inputs and 19 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:       17
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       19
Removing temp directory.

3.32.16. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51827$auto$opt_dff.cc:219:make_patterns_logic$24366, asynchronously reset by !\rstn
Extracted 46 gates and 70 wires to a netlist network with 24 inputs and 15 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.17. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55454$auto$opt_dff.cc:219:make_patterns_logic$3154, asynchronously reset by !\rstn
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 7 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.18. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55419$auto$opt_dff.cc:219:make_patterns_logic$2938, asynchronously reset by !\rstn
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 23 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:       20
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       23
Removing temp directory.

3.32.19. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51517$auto$opt_dff.cc:219:make_patterns_logic$24895, asynchronously reset by !\rstn
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.20. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54139$auto$opt_dff.cc:219:make_patterns_logic$2983, asynchronously reset by !\rstn
Extracted 96 gates and 155 wires to a netlist network with 59 inputs and 19 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:       15
ABC RESULTS:               AND cells:       15
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              NAND cells:       39
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       77
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       19
Removing temp directory.

3.32.21. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55251$auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by !\rstn
Extracted 222 gates and 352 wires to a netlist network with 130 inputs and 84 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              XNOR cells:       19
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               XOR cells:       32
ABC RESULTS:                OR cells:       20
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       56
ABC RESULTS:              NAND cells:       46
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      138
ABC RESULTS:           input signals:      130
ABC RESULTS:          output signals:       84
Removing temp directory.

3.32.22. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52649$auto$opt_dff.cc:219:make_patterns_logic$3178, asynchronously reset by !\rstn
Extracted 362 gates and 531 wires to a netlist network with 169 inputs and 72 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              NAND cells:      144
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:      130
ABC RESULTS:        internal signals:      290
ABC RESULTS:           input signals:      169
ABC RESULTS:          output signals:       72
Removing temp directory.

3.32.23. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54639$auto$opt_dff.cc:219:make_patterns_logic$2794, asynchronously reset by !\rstn
Extracted 59 gates and 85 wires to a netlist network with 26 inputs and 8 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              NAND cells:       12
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:       15
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.24. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54534$auto$opt_dff.cc:219:make_patterns_logic$3132, asynchronously reset by !\rstn
Extracted 32 gates and 50 wires to a netlist network with 18 inputs and 15 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       12
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.25. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53241$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by !\rstn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 3 outputs.

3.32.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.26. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$53254$auto$opt_reduce.cc:134:opt_pmux$2702, asynchronously reset by !\rstn
Extracted 256 gates and 376 wires to a netlist network with 120 inputs and 105 outputs.

3.32.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               XOR cells:       24
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:              NAND cells:       50
ABC RESULTS:                OR cells:       25
ABC RESULTS:               AND cells:       58
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:      151
ABC RESULTS:           input signals:      120
ABC RESULTS:          output signals:      105
Removing temp directory.

3.32.27. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51415$auto$opt_dff.cc:219:make_patterns_logic$24951, asynchronously reset by !\rstn
Extracted 57 gates and 96 wires to a netlist network with 39 inputs and 34 outputs.

3.32.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       44
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       34
Removing temp directory.

3.32.28. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51868$auto$opt_dff.cc:219:make_patterns_logic$23862, asynchronously reset by !\rstn
Extracted 39 gates and 61 wires to a netlist network with 22 inputs and 16 outputs.

3.32.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               XOR cells:        5
ABC RESULTS:               AND cells:       11
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.29. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51943$auto$opt_dff.cc:219:make_patterns_logic$3007, asynchronously reset by !\rstn
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 8 outputs.

3.32.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.30. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51719$auto$opt_dff.cc:219:make_patterns_logic$24663, asynchronously reset by !\rstn
Extracted 292 gates and 435 wires to a netlist network with 143 inputs and 60 outputs.

3.32.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:       25
ABC RESULTS:                OR cells:       10
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:               AND cells:       70
ABC RESULTS:              NAND cells:      107
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:      232
ABC RESULTS:           input signals:      143
ABC RESULTS:          output signals:       60
Removing temp directory.

3.32.31. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24736, asynchronously reset by !\rstn
Extracted 39 gates and 58 wires to a netlist network with 19 inputs and 16 outputs.

3.32.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               AND cells:        9
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.32. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54698$auto$opt_dff.cc:194:make_patterns_logic$3112, asynchronously reset by !\rstn
Extracted 65 gates and 104 wires to a netlist network with 39 inputs and 29 outputs.

3.32.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       15
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       29
Removing temp directory.

3.32.33. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55189$auto$opt_dff.cc:219:make_patterns_logic$3258, asynchronously reset by !\rstn
Extracted 60 gates and 67 wires to a netlist network with 7 inputs and 11 outputs.

3.32.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       10
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       20
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.34. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51927$auto$opt_dff.cc:219:make_patterns_logic$23729, asynchronously reset by !\rstn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 6 outputs.

3.32.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.35. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54046$auto$opt_dff.cc:219:make_patterns_logic$2862, asynchronously reset by !\rstn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.32.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.36. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53001$auto$opt_dff.cc:219:make_patterns_logic$3054, asynchronously reset by !\rstn
Extracted 58 gates and 65 wires to a netlist network with 7 inputs and 24 outputs.

3.32.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       12
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       23
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.37. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52074$auto$opt_dff.cc:219:make_patterns_logic$3282, asynchronously reset by !\rstn
Extracted 67 gates and 77 wires to a netlist network with 10 inputs and 13 outputs.

3.32.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        9
ABC RESULTS:               AND cells:       26
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.38. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55472$auto$opt_dff.cc:219:make_patterns_logic$3143, asynchronously reset by !\rstn
Extracted 106 gates and 152 wires to a netlist network with 46 inputs and 9 outputs.

3.32.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:                OR cells:       16
ABC RESULTS:               AND cells:       19
ABC RESULTS:              NAND cells:       35
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.39. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54554$auto$opt_dff.cc:219:make_patterns_logic$3187, asynchronously reset by !\rstn
Extracted 94 gates and 139 wires to a netlist network with 45 inputs and 44 outputs.

3.32.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:       18
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              XNOR cells:       12
ABC RESULTS:               AND cells:       30
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       44
Removing temp directory.

3.32.40. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52189$auto$opt_dff.cc:219:make_patterns_logic$3234, asynchronously reset by !\rstn
Extracted 80 gates and 95 wires to a netlist network with 15 inputs and 15 outputs.

3.32.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               AND cells:       14
ABC RESULTS:               XOR cells:       15
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       21
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.41. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53202$auto$opt_dff.cc:219:make_patterns_logic$3318, asynchronously reset by !\rstn
Extracted 39 gates and 51 wires to a netlist network with 12 inputs and 18 outputs.

3.32.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:       14
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.42. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52548$auto$opt_dff.cc:219:make_patterns_logic$3109, asynchronously reset by !\rstn
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 34 outputs.

3.32.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

3.32.43. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52417$auto$opt_dff.cc:219:make_patterns_logic$3028, asynchronously reset by !\rstn
Extracted 69 gates and 138 wires to a netlist network with 69 inputs and 34 outputs.

3.32.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       34
Removing temp directory.

3.32.44. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51205$auto$opt_dff.cc:219:make_patterns_logic$29786, asynchronously reset by !\rstn
Extracted 73 gates and 125 wires to a netlist network with 52 inputs and 37 outputs.

3.32.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       14
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       11
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       21
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.45. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51311$auto$opt_dff.cc:219:make_patterns_logic$26809, asynchronously reset by !\rstn
Extracted 52 gates and 106 wires to a netlist network with 54 inputs and 33 outputs.

3.32.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       52
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.46. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53149$auto$opt_dff.cc:219:make_patterns_logic$3223, asynchronously reset by !\rstn
Extracted 50 gates and 72 wires to a netlist network with 22 inputs and 29 outputs.

3.32.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       13
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       22
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       29
Removing temp directory.

3.32.47. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53071$auto$opt_dff.cc:219:make_patterns_logic$3088, asynchronously reset by !\rstn
Extracted 67 gates and 91 wires to a netlist network with 24 inputs and 13 outputs.

3.32.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               AND cells:       16
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               NOR cells:       13
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.48. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51959$auto$opt_dff.cc:219:make_patterns_logic$3169, asynchronously reset by !\rstn
Extracted 62 gates and 92 wires to a netlist network with 30 inputs and 14 outputs.

3.32.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        5
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:       12
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.49. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54218$auto$opt_dff.cc:219:make_patterns_logic$2970, asynchronously reset by !\rstn
Extracted 110 gates and 155 wires to a netlist network with 45 inputs and 39 outputs.

3.32.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       39
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:       10
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:        6
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        7
ABC RESULTS:            ANDNOT cells:       36
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       39
Removing temp directory.

3.32.50. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54801$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by !\rstn
Extracted 446 gates and 680 wires to a netlist network with 234 inputs and 207 outputs.

3.32.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:      169
ABC RESULTS:                OR cells:       21
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:              NAND cells:      103
ABC RESULTS:               AND cells:       97
ABC RESULTS:        internal signals:      239
ABC RESULTS:           input signals:      234
ABC RESULTS:          output signals:      207
Removing temp directory.

3.32.51. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53521$auto$opt_dff.cc:219:make_patterns_logic$3378, asynchronously reset by !\rstn
Extracted 468 gates and 693 wires to a netlist network with 225 inputs and 269 outputs.

3.32.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               XOR cells:       64
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              NAND cells:       18
ABC RESULTS:               AND cells:      121
ABC RESULTS:               MUX cells:      188
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:      199
ABC RESULTS:           input signals:      225
ABC RESULTS:          output signals:      269
Removing temp directory.

3.32.52. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54366$auto$opt_dff.cc:219:make_patterns_logic$2812, asynchronously reset by !\rstn
Extracted 105 gates and 128 wires to a netlist network with 23 inputs and 14 outputs.

3.32.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       15
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       31
ABC RESULTS:               NOR cells:       17
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       91
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.53. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54054$auto$opt_dff.cc:219:make_patterns_logic$3359, asynchronously reset by !\rstn
Extracted 55 gates and 72 wires to a netlist network with 17 inputs and 12 outputs.

3.32.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       19
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.54. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50384$auto$opt_dff.cc:219:make_patterns_logic$44676, asynchronously reset by !\rstn
Extracted 49 gates and 89 wires to a netlist network with 40 inputs and 27 outputs.

3.32.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       13
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       12
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       27
Removing temp directory.

3.32.55. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50447$auto$opt_dff.cc:219:make_patterns_logic$44460, asynchronously reset by !\rstn
Extracted 68 gates and 103 wires to a netlist network with 35 inputs and 50 outputs.

3.32.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               MUX cells:       14
ABC RESULTS:                OR cells:       14
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       50
Removing temp directory.

3.32.56. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50705$auto$opt_dff.cc:219:make_patterns_logic$42685, asynchronously reset by !\rstn
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 21 outputs.

3.32.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.57. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50771$auto$opt_dff.cc:219:make_patterns_logic$40861, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.32.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.58. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50834$auto$opt_dff.cc:219:make_patterns_logic$39037, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.32.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.59. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50897$auto$opt_dff.cc:219:make_patterns_logic$37213, asynchronously reset by !\rstn
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 21 outputs.

3.32.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.60. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50959$auto$opt_dff.cc:219:make_patterns_logic$35389, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.32.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.61. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51022$auto$opt_dff.cc:219:make_patterns_logic$33565, asynchronously reset by !\rstn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 20 outputs.

3.32.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.62. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51084$auto$opt_dff.cc:219:make_patterns_logic$31741, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.32.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.63. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, asynchronously reset by !\rstn
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 21 outputs.

3.32.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.64. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by !\rstn
Extracted 890 gates and 1260 wires to a netlist network with 369 inputs and 373 outputs.

3.32.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      255
ABC RESULTS:               XOR cells:       29
ABC RESULTS:              XNOR cells:       55
ABC RESULTS:             ORNOT cells:       29
ABC RESULTS:               MUX cells:       49
ABC RESULTS:                OR cells:       56
ABC RESULTS:              NAND cells:      124
ABC RESULTS:            ANDNOT cells:       74
ABC RESULTS:               NOR cells:       54
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               NOT cells:       48
ABC RESULTS:               AND cells:      149
ABC RESULTS:               BUF cells:      318
ABC RESULTS:        internal signals:      518
ABC RESULTS:           input signals:      369
ABC RESULTS:          output signals:      373
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  11 cells in clk=\clk, en=$abc$56926$abc$52273$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=!\rstn, srst={ }
  32 cells in clk=\clk, en=$abc$56937$abc$52157$auto$opt_dff.cc:219:make_patterns_logic$2803, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=$abc$56970$abc$55610$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$56982$abc$52020$auto$opt_dff.cc:219:make_patterns_logic$2835, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=$abc$56995$abc$52140$auto$opt_dff.cc:219:make_patterns_logic$3102, arst=!\rstn, srst={ }
  26 cells in clk=\clk, en=$abc$57056$abc$54773$auto$opt_dff.cc:219:make_patterns_logic$2869, arst=!\rstn, srst={ }
  27 cells in clk=\clk, en=$abc$57084$abc$54614$auto$opt_dff.cc:219:make_patterns_logic$3271, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=!$abc$57164$abc$52286$verific$n11606$199, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=!$abc$57181$abc$52530$verific$n11608$201, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=$abc$57198$abc$52521$auto$opt_dff.cc:219:make_patterns_logic$3019, arst=!\rstn, srst={ }
  49 cells in clk=\clk, en=$abc$57208$abc$52035$auto$opt_dff.cc:219:make_patterns_logic$2844, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$57382$abc$55419$auto$opt_dff.cc:219:make_patterns_logic$2938, arst=!\rstn, srst={ }
  45 cells in clk=\clk, en=!$abc$57253$abc$52355$auto$opt_reduce.cc:134:opt_pmux$2738, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$57415$abc$51517$auto$opt_dff.cc:219:make_patterns_logic$24895, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=!$abc$57013$abc$54110$auto$opt_reduce.cc:134:opt_pmux$2754, arst=!\rstn, srst={ }
  262 cells in clk=\clk, en=$abc$57540$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=!\rstn, srst={ }
  305 cells in clk=\clk, en=$abc$57765$abc$52649$auto$opt_dff.cc:219:make_patterns_logic$3178, arst=!\rstn, srst={ }
  67 cells in clk=\clk, en=$abc$58071$abc$54639$auto$opt_dff.cc:219:make_patterns_logic$2794, arst=!\rstn, srst={ }
  58 cells in clk=\clk, en=$abc$58139$abc$54534$auto$opt_dff.cc:219:make_patterns_logic$3132, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=$abc$58174$abc$53241$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=!\rstn, srst={ }
  314 cells in clk=\clk, en=!$abc$58186$abc$53254$auto$opt_reduce.cc:134:opt_pmux$2702, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=$abc$58616$abc$51943$auto$opt_dff.cc:219:make_patterns_logic$3007, arst=!\rstn, srst={ }
  72 cells in clk=\clk, en=$abc$58634$abc$51719$auto$opt_dff.cc:219:make_patterns_logic$24663, arst=!\rstn, srst={ }
  38 cells in clk=\clk, en=$abc$58886$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24736, arst=!\rstn, srst={ }
  83 cells in clk=\clk, en=$abc$58927$abc$54698$auto$opt_dff.cc:194:make_patterns_logic$3112, arst=!\rstn, srst={ }
  102 cells in clk=\clk, en=$abc$57426$abc$54139$auto$opt_dff.cc:219:make_patterns_logic$2983, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$59062$abc$51927$auto$opt_dff.cc:219:make_patterns_logic$23729, arst=!\rstn, srst={ }
  7 cells in clk=\clk, en=$abc$59078$abc$54046$auto$opt_dff.cc:219:make_patterns_logic$2862, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$abc$59086$abc$53001$auto$opt_dff.cc:219:make_patterns_logic$3054, arst=!\rstn, srst={ }
  56 cells in clk=\clk, en=$abc$61966$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, arst=!\rstn, srst={ }
  50 cells in clk=\clk, en=$abc$57110$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$2994, arst=!\rstn, srst={ }
  89 cells in clk=\clk, en=$abc$59225$abc$55472$auto$opt_dff.cc:219:make_patterns_logic$3143, arst=!\rstn, srst={ }
  48 cells in clk=\clk, en=$abc$59316$abc$54554$auto$opt_dff.cc:219:make_patterns_logic$3187, arst=!\rstn, srst={ }
  104 cells in clk=\clk, en=$abc$59412$abc$52189$auto$opt_dff.cc:219:make_patterns_logic$3234, arst=!\rstn, srst={ }
  39 cells in clk=\clk, en=$abc$59492$abc$53202$auto$opt_dff.cc:219:make_patterns_logic$3318, arst=!\rstn, srst={ }
  65 cells in clk=\clk, en=$abc$59532$abc$52548$auto$opt_dff.cc:219:make_patterns_logic$3109, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$abc$59002$abc$55189$auto$opt_dff.cc:219:make_patterns_logic$3258, arst=!\rstn, srst={ }
  47 cells in clk=\clk, en=$abc$57313$abc$51827$auto$opt_dff.cc:219:make_patterns_logic$24366, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=$abc$57367$abc$55454$auto$opt_dff.cc:219:make_patterns_logic$3154, arst=!\rstn, srst={ }
  86 cells in clk=\clk, en=$abc$59733$abc$51205$auto$opt_dff.cc:219:make_patterns_logic$29786, arst=!\rstn, srst={ }
  51 cells in clk=\clk, en=$abc$59933$abc$53149$auto$opt_dff.cc:219:make_patterns_logic$3223, arst=!\rstn, srst={ }
  68 cells in clk=\clk, en=$abc$59156$abc$52074$auto$opt_dff.cc:219:make_patterns_logic$3282, arst=!\rstn, srst={ }
  64 cells in clk=\clk, en=$abc$59987$abc$53071$auto$opt_dff.cc:219:make_patterns_logic$3088, arst=!\rstn, srst={ }
  62 cells in clk=\clk, en=$abc$60062$abc$51959$auto$opt_dff.cc:219:make_patterns_logic$3169, arst=!\rstn, srst={ }
  100 cells in clk=\clk, en=$abc$60124$abc$54218$auto$opt_dff.cc:219:make_patterns_logic$2970, arst=!\rstn, srst={ }
  64 cells in clk=\clk, en=$abc$59828$abc$51311$auto$opt_dff.cc:219:make_patterns_logic$26809, arst=!\rstn, srst={ }
  411 cells in clk=\clk, en=$abc$60267$abc$54801$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=!\rstn, srst={ }
  660 cells in clk=\clk, en=$abc$60749$abc$53521$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=!\rstn, srst={ }
  48 cells in clk=\clk, en=$abc$58570$abc$51868$auto$opt_dff.cc:219:make_patterns_logic$23862, arst=!\rstn, srst={ }
  45 cells in clk=\clk, en=$abc$58468$abc$51415$auto$opt_dff.cc:219:make_patterns_logic$24951, arst=!\rstn, srst={ }
  104 cells in clk=\clk, en=$abc$61223$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$2812, arst=!\rstn, srst={ }
  56 cells in clk=\clk, en=$abc$61330$abc$54054$auto$opt_dff.cc:219:make_patterns_logic$3359, arst=!\rstn, srst={ }
  58 cells in clk=\clk, en=$abc$61386$abc$50384$auto$opt_dff.cc:219:make_patterns_logic$44676, arst=!\rstn, srst={ }
  61 cells in clk=\clk, en=$abc$61451$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$44460, arst=!\rstn, srst={ }
  47 cells in clk=\clk, en=$abc$61523$abc$50705$auto$opt_dff.cc:219:make_patterns_logic$42685, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$61589$abc$50771$auto$opt_dff.cc:219:make_patterns_logic$40861, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$61652$abc$50834$auto$opt_dff.cc:219:make_patterns_logic$39037, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$abc$61715$abc$50897$auto$opt_dff.cc:219:make_patterns_logic$37213, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$61778$abc$50959$auto$opt_dff.cc:219:make_patterns_logic$35389, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=$abc$61841$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$33565, arst=!\rstn, srst={ }
  44 cells in clk=\clk, en=$abc$61903$abc$51084$auto$opt_dff.cc:219:make_patterns_logic$31741, arst=!\rstn, srst={ }
  71 cells in clk=\clk, en=$abc$59631$abc$52417$auto$opt_dff.cc:219:make_patterns_logic$3028, arst=!\rstn, srst={ }
  1115 cells in clk=\clk, en={ }, arst=!\rstn, srst={ }

3.33.2. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56926$abc$52273$auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by !\rstn
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 4 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.3. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56937$abc$52157$auto$opt_dff.cc:219:make_patterns_logic$2803, asynchronously reset by !\rstn
Extracted 32 gates and 83 wires to a netlist network with 51 inputs and 29 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:       20
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.4. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56970$abc$55610$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by !\rstn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 3 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.5. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56982$abc$52020$auto$opt_dff.cc:219:make_patterns_logic$2835, asynchronously reset by !\rstn
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 5 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.6. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56995$abc$52140$auto$opt_dff.cc:219:make_patterns_logic$3102, asynchronously reset by !\rstn
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 4 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.7. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57056$abc$54773$auto$opt_dff.cc:219:make_patterns_logic$2869, asynchronously reset by !\rstn
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 22 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:       20
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.8. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57084$abc$54614$auto$opt_dff.cc:219:make_patterns_logic$3271, asynchronously reset by !\rstn
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 11 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.9. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$57164$abc$52286$verific$n11606$199, asynchronously reset by !\rstn
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 11 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.10. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$57181$abc$52530$verific$n11608$201, asynchronously reset by !\rstn
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 9 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.11. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57198$abc$52521$auto$opt_dff.cc:219:make_patterns_logic$3019, asynchronously reset by !\rstn
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 8 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.12. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57208$abc$52035$auto$opt_dff.cc:219:make_patterns_logic$2844, asynchronously reset by !\rstn
Extracted 49 gates and 124 wires to a netlist network with 75 inputs and 45 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       30
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       75
ABC RESULTS:          output signals:       45
Removing temp directory.

3.33.13. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57382$abc$55419$auto$opt_dff.cc:219:make_patterns_logic$2938, asynchronously reset by !\rstn
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.14. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$57253$abc$52355$auto$opt_reduce.cc:134:opt_pmux$2738, asynchronously reset by !\rstn
Extracted 45 gates and 75 wires to a netlist network with 30 inputs and 21 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:       17
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.15. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57415$abc$51517$auto$opt_dff.cc:219:make_patterns_logic$24895, asynchronously reset by !\rstn
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 6 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.16. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$57013$abc$54110$auto$opt_reduce.cc:134:opt_pmux$2754, asynchronously reset by !\rstn
Extracted 43 gates and 79 wires to a netlist network with 36 inputs and 19 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       10
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.17. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57540$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by !\rstn
Extracted 202 gates and 331 wires to a netlist network with 129 inputs and 79 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               XOR cells:       16
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               AND cells:       54
ABC RESULTS:                OR cells:       21
ABC RESULTS:              NAND cells:       48
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      123
ABC RESULTS:           input signals:      129
ABC RESULTS:          output signals:       79
Removing temp directory.

3.33.18. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57765$abc$52649$auto$opt_dff.cc:219:make_patterns_logic$3178, asynchronously reset by !\rstn
Extracted 305 gates and 474 wires to a netlist network with 169 inputs and 72 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              NAND cells:      144
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:      130
ABC RESULTS:        internal signals:      233
ABC RESULTS:           input signals:      169
ABC RESULTS:          output signals:       72
Removing temp directory.

3.33.19. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58071$abc$54639$auto$opt_dff.cc:219:make_patterns_logic$2794, asynchronously reset by !\rstn
Extracted 67 gates and 92 wires to a netlist network with 25 inputs and 6 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:       16
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.20. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58139$abc$54534$auto$opt_dff.cc:219:make_patterns_logic$3132, asynchronously reset by !\rstn
Extracted 58 gates and 104 wires to a netlist network with 46 inputs and 30 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       35
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.21. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58174$abc$53241$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by !\rstn
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.22. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$58186$abc$53254$auto$opt_reduce.cc:134:opt_pmux$2702, asynchronously reset by !\rstn
Extracted 254 gates and 374 wires to a netlist network with 120 inputs and 104 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:       43
ABC RESULTS:               XOR cells:       24
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:              NAND cells:       50
ABC RESULTS:                OR cells:       25
ABC RESULTS:               AND cells:       58
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:      150
ABC RESULTS:           input signals:      120
ABC RESULTS:          output signals:      104
Removing temp directory.

3.33.23. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58616$abc$51943$auto$opt_dff.cc:219:make_patterns_logic$3007, asynchronously reset by !\rstn
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 7 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.24. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58634$abc$51719$auto$opt_dff.cc:219:make_patterns_logic$24663, asynchronously reset by !\rstn
Extracted 72 gates and 136 wires to a netlist network with 64 inputs and 59 outputs.

3.33.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               AND cells:        9
ABC RESULTS:                OR cells:       10
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       59
Removing temp directory.

3.33.25. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58886$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24736, asynchronously reset by !\rstn
Extracted 38 gates and 57 wires to a netlist network with 19 inputs and 16 outputs.

3.33.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        9
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.26. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58927$abc$54698$auto$opt_dff.cc:194:make_patterns_logic$3112, asynchronously reset by !\rstn
Extracted 83 gates and 138 wires to a netlist network with 55 inputs and 29 outputs.

3.33.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:       16
ABC RESULTS:               MUX cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       15
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.27. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57426$abc$54139$auto$opt_dff.cc:219:make_patterns_logic$2983, asynchronously reset by !\rstn
Extracted 102 gates and 162 wires to a netlist network with 60 inputs and 18 outputs.

3.33.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOR cells:       10
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       17
ABC RESULTS:              NAND cells:       40
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       84
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.28. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59062$abc$51927$auto$opt_dff.cc:219:make_patterns_logic$23729, asynchronously reset by !\rstn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.33.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.29. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59078$abc$54046$auto$opt_dff.cc:219:make_patterns_logic$2862, asynchronously reset by !\rstn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.33.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.30. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59086$abc$53001$auto$opt_dff.cc:219:make_patterns_logic$3054, asynchronously reset by !\rstn
Extracted 59 gates and 66 wires to a netlist network with 7 inputs and 25 outputs.

3.33.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       23
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.31. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61966$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, asynchronously reset by !\rstn
Extracted 45 gates and 92 wires to a netlist network with 47 inputs and 21 outputs.

3.33.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       47
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.32. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57110$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$2994, asynchronously reset by !\rstn
Extracted 50 gates and 85 wires to a netlist network with 34 inputs and 15 outputs.

3.33.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       17
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.33. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59225$abc$55472$auto$opt_dff.cc:219:make_patterns_logic$3143, asynchronously reset by !\rstn
Extracted 89 gates and 136 wires to a netlist network with 47 inputs and 8 outputs.

3.33.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:                OR cells:       17
ABC RESULTS:               AND cells:       19
ABC RESULTS:              NAND cells:       35
ABC RESULTS:        internal signals:       81
ABC RESULTS:           input signals:       47
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.34. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59316$abc$54554$auto$opt_dff.cc:219:make_patterns_logic$3187, asynchronously reset by !\rstn
Extracted 48 gates and 67 wires to a netlist network with 19 inputs and 28 outputs.

3.33.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:       11
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               AND cells:       15
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.35. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59412$abc$52189$auto$opt_dff.cc:219:make_patterns_logic$3234, asynchronously reset by !\rstn
Extracted 104 gates and 137 wires to a netlist network with 33 inputs and 16 outputs.

3.33.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        5
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:              NAND cells:       22
ABC RESULTS:               XOR cells:       15
ABC RESULTS:               AND cells:       26
ABC RESULTS:        internal signals:       88
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.36. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59492$abc$53202$auto$opt_dff.cc:219:make_patterns_logic$3318, asynchronously reset by !\rstn
Extracted 39 gates and 51 wires to a netlist network with 12 inputs and 18 outputs.

3.33.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:       14
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.37. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59532$abc$52548$auto$opt_dff.cc:219:make_patterns_logic$3109, asynchronously reset by !\rstn
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 33 outputs.

3.33.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.38. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59002$abc$55189$auto$opt_dff.cc:219:make_patterns_logic$3258, asynchronously reset by !\rstn
Extracted 59 gates and 66 wires to a netlist network with 7 inputs and 11 outputs.

3.33.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       10
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       20
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.39. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57313$abc$51827$auto$opt_dff.cc:219:make_patterns_logic$24366, asynchronously reset by !\rstn
Extracted 47 gates and 71 wires to a netlist network with 24 inputs and 16 outputs.

3.33.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        7
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.40. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57367$abc$55454$auto$opt_dff.cc:219:make_patterns_logic$3154, asynchronously reset by !\rstn
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 7 outputs.

3.33.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.41. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59733$abc$51205$auto$opt_dff.cc:219:make_patterns_logic$29786, asynchronously reset by !\rstn
Extracted 86 gates and 136 wires to a netlist network with 50 inputs and 46 outputs.

3.33.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       17
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               XOR cells:       14
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       46
Removing temp directory.

3.33.42. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59933$abc$53149$auto$opt_dff.cc:219:make_patterns_logic$3223, asynchronously reset by !\rstn
Extracted 51 gates and 71 wires to a netlist network with 20 inputs and 28 outputs.

3.33.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       13
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       22
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.43. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59156$abc$52074$auto$opt_dff.cc:219:make_patterns_logic$3282, asynchronously reset by !\rstn
Extracted 68 gates and 78 wires to a netlist network with 10 inputs and 13 outputs.

3.33.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:                OR cells:        9
ABC RESULTS:               AND cells:       26
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.44. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59987$abc$53071$auto$opt_dff.cc:219:make_patterns_logic$3088, asynchronously reset by !\rstn
Extracted 64 gates and 88 wires to a netlist network with 24 inputs and 13 outputs.

3.33.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        6
ABC RESULTS:               AND cells:       25
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.45. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60062$abc$51959$auto$opt_dff.cc:219:make_patterns_logic$3169, asynchronously reset by !\rstn
Extracted 62 gates and 92 wires to a netlist network with 30 inputs and 14 outputs.

3.33.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        5
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:                OR cells:       10
ABC RESULTS:               MUX cells:        5
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:       11
ABC RESULTS:              NAND cells:       11
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.46. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60124$abc$54218$auto$opt_dff.cc:219:make_patterns_logic$2970, asynchronously reset by !\rstn
Extracted 100 gates and 141 wires to a netlist network with 41 inputs and 41 outputs.

3.33.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       39
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        6
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       41
Removing temp directory.

3.33.47. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59828$abc$51311$auto$opt_dff.cc:219:make_patterns_logic$26809, asynchronously reset by !\rstn
Extracted 64 gates and 130 wires to a netlist network with 66 inputs and 33 outputs.

3.33.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:       40
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.48. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60267$abc$54801$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by !\rstn
Extracted 346 gates and 449 wires to a netlist network with 103 inputs and 166 outputs.

3.33.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       75
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:                OR cells:       20
ABC RESULTS:              NAND cells:       84
ABC RESULTS:               AND cells:       77
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:      180
ABC RESULTS:           input signals:      103
ABC RESULTS:          output signals:      166
Removing temp directory.

3.33.49. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60749$abc$53521$auto$opt_dff.cc:219:make_patterns_logic$3378, asynchronously reset by !\rstn
Extracted 592 gates and 902 wires to a netlist network with 310 inputs and 266 outputs.

3.33.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               XOR cells:       64
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:       16
ABC RESULTS:              NAND cells:       61
ABC RESULTS:               AND cells:      141
ABC RESULTS:               MUX cells:      255
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:      326
ABC RESULTS:           input signals:      310
ABC RESULTS:          output signals:      266
Removing temp directory.

3.33.50. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58570$abc$51868$auto$opt_dff.cc:219:make_patterns_logic$23862, asynchronously reset by !\rstn
Extracted 48 gates and 67 wires to a netlist network with 19 inputs and 18 outputs.

3.33.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.51. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58468$abc$51415$auto$opt_dff.cc:219:make_patterns_logic$24951, asynchronously reset by !\rstn
Extracted 45 gates and 84 wires to a netlist network with 39 inputs and 34 outputs.

3.33.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       56
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       34
Removing temp directory.

3.33.52. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61223$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$2812, asynchronously reset by !\rstn
Extracted 103 gates and 126 wires to a netlist network with 23 inputs and 14 outputs.

3.33.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       15
ABC RESULTS:               AND cells:       32
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:       17
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       89
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.53. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61330$abc$54054$auto$opt_dff.cc:219:make_patterns_logic$3359, asynchronously reset by !\rstn
Extracted 56 gates and 74 wires to a netlist network with 18 inputs and 12 outputs.

3.33.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       20
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.54. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61386$abc$50384$auto$opt_dff.cc:219:make_patterns_logic$44676, asynchronously reset by !\rstn
Extracted 45 gates and 85 wires to a netlist network with 40 inputs and 27 outputs.

3.33.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       13
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       12
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        9
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.55. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61451$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$44460, asynchronously reset by !\rstn
Extracted 61 gates and 89 wires to a netlist network with 28 inputs and 44 outputs.

3.33.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:       14
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       44
Removing temp directory.

3.33.56. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61523$abc$50705$auto$opt_dff.cc:219:make_patterns_logic$42685, asynchronously reset by !\rstn
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 21 outputs.

3.33.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.57. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61589$abc$50771$auto$opt_dff.cc:219:make_patterns_logic$40861, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.33.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.58. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61652$abc$50834$auto$opt_dff.cc:219:make_patterns_logic$39037, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.33.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.59. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61715$abc$50897$auto$opt_dff.cc:219:make_patterns_logic$37213, asynchronously reset by !\rstn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 20 outputs.

3.33.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.60. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61778$abc$50959$auto$opt_dff.cc:219:make_patterns_logic$35389, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.33.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.61. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61841$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$33565, asynchronously reset by !\rstn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 20 outputs.

3.33.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.62. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61903$abc$51084$auto$opt_dff.cc:219:make_patterns_logic$31741, asynchronously reset by !\rstn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 21 outputs.

3.33.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.63. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59631$abc$52417$auto$opt_dff.cc:219:make_patterns_logic$3028, asynchronously reset by !\rstn
Extracted 71 gates and 140 wires to a netlist network with 69 inputs and 36 outputs.

3.33.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       36
Removing temp directory.

3.33.64. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by !\rstn
Extracted 1088 gates and 1513 wires to a netlist network with 424 inputs and 355 outputs.

3.33.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      255
ABC RESULTS:               XOR cells:       29
ABC RESULTS:              XNOR cells:       48
ABC RESULTS:               MUX cells:       39
ABC RESULTS:                OR cells:       73
ABC RESULTS:             ORNOT cells:       30
ABC RESULTS:              NAND cells:      209
ABC RESULTS:            ANDNOT cells:       67
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               NOT cells:       46
ABC RESULTS:               AND cells:      231
ABC RESULTS:               BUF cells:      318
ABC RESULTS:               NOR cells:       56
ABC RESULTS:        internal signals:      734
ABC RESULTS:           input signals:      424
ABC RESULTS:          output signals:      355
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~45 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 24660 unused wires.
<suppressed ~24 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  1118 cells in clk=\clk, en={ }, arst=!\rstn, srst={ }
  34 cells in clk=\clk, en=$abc$52417$auto$opt_dff.cc:219:make_patterns_logic$3028, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$abc$51084$auto$opt_dff.cc:219:make_patterns_logic$31741, arst=!\rstn, srst={ }
  63 cells in clk=\clk, en=$abc$51022$auto$opt_dff.cc:219:make_patterns_logic$33565, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$abc$50959$auto$opt_dff.cc:219:make_patterns_logic$35389, arst=!\rstn, srst={ }
  61 cells in clk=\clk, en=$abc$50897$auto$opt_dff.cc:219:make_patterns_logic$37213, arst=!\rstn, srst={ }
  59 cells in clk=\clk, en=$abc$50834$auto$opt_dff.cc:219:make_patterns_logic$39037, arst=!\rstn, srst={ }
  61 cells in clk=\clk, en=$abc$50771$auto$opt_dff.cc:219:make_patterns_logic$40861, arst=!\rstn, srst={ }
  64 cells in clk=\clk, en=$abc$50705$auto$opt_dff.cc:219:make_patterns_logic$42685, arst=!\rstn, srst={ }
  76 cells in clk=\clk, en=$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$44460, arst=!\rstn, srst={ }
  52 cells in clk=\clk, en=$abc$50384$auto$opt_dff.cc:219:make_patterns_logic$44676, arst=!\rstn, srst={ }
  54 cells in clk=\clk, en=$abc$54054$auto$opt_dff.cc:219:make_patterns_logic$3359, arst=!\rstn, srst={ }
  135 cells in clk=\clk, en=$abc$54366$auto$opt_dff.cc:219:make_patterns_logic$2812, arst=!\rstn, srst={ }
  37 cells in clk=\clk, en=$abc$51415$auto$opt_dff.cc:219:make_patterns_logic$24951, arst=!\rstn, srst={ }
  49 cells in clk=\clk, en=$abc$51868$auto$opt_dff.cc:219:make_patterns_logic$23862, arst=!\rstn, srst={ }
  489 cells in clk=\clk, en=$abc$53521$auto$opt_dff.cc:219:make_patterns_logic$3378, arst=!\rstn, srst={ }
  498 cells in clk=\clk, en=$abc$54801$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=!\rstn, srst={ }
  40 cells in clk=\clk, en=$abc$51311$auto$opt_dff.cc:219:make_patterns_logic$26809, arst=!\rstn, srst={ }
  87 cells in clk=\clk, en=$abc$54218$auto$opt_dff.cc:219:make_patterns_logic$2970, arst=!\rstn, srst={ }
  69 cells in clk=\clk, en=$abc$51959$auto$opt_dff.cc:219:make_patterns_logic$3169, arst=!\rstn, srst={ }
  76 cells in clk=\clk, en=$abc$53071$auto$opt_dff.cc:219:make_patterns_logic$3088, arst=!\rstn, srst={ }
  93 cells in clk=\clk, en=$abc$52074$auto$opt_dff.cc:219:make_patterns_logic$3282, arst=!\rstn, srst={ }
  55 cells in clk=\clk, en=$abc$53149$auto$opt_dff.cc:219:make_patterns_logic$3223, arst=!\rstn, srst={ }
  77 cells in clk=\clk, en=$abc$51205$auto$opt_dff.cc:219:make_patterns_logic$29786, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$55454$auto$opt_dff.cc:219:make_patterns_logic$3154, arst=!\rstn, srst={ }
  46 cells in clk=\clk, en=$abc$51827$auto$opt_dff.cc:219:make_patterns_logic$24366, arst=!\rstn, srst={ }
  57 cells in clk=\clk, en=$abc$55189$auto$opt_dff.cc:219:make_patterns_logic$3258, arst=!\rstn, srst={ }
  32 cells in clk=\clk, en=$abc$52548$auto$opt_dff.cc:219:make_patterns_logic$3109, arst=!\rstn, srst={ }
  39 cells in clk=\clk, en=$abc$53202$auto$opt_dff.cc:219:make_patterns_logic$3318, arst=!\rstn, srst={ }
  77 cells in clk=\clk, en=$abc$51927$auto$opt_dff.cc:219:make_patterns_logic$3234, arst=!\rstn, srst={ }
  52 cells in clk=\clk, en=$abc$54554$auto$opt_dff.cc:219:make_patterns_logic$3187, arst=!\rstn, srst={ }
  91 cells in clk=\clk, en=$abc$55472$auto$opt_dff.cc:219:make_patterns_logic$3143, arst=!\rstn, srst={ }
  48 cells in clk=\clk, en=$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$2994, arst=!\rstn, srst={ }
  42 cells in clk=\clk, en=$abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, arst=!\rstn, srst={ }
  57 cells in clk=\clk, en=$abc$53001$auto$opt_dff.cc:219:make_patterns_logic$3054, arst=!\rstn, srst={ }
  4 cells in clk=\clk, en=$abc$54046$auto$opt_dff.cc:219:make_patterns_logic$2862, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=$abc$51927$auto$opt_dff.cc:219:make_patterns_logic$23729, arst=!\rstn, srst={ }
  89 cells in clk=\clk, en=$abc$54139$auto$opt_dff.cc:219:make_patterns_logic$2983, arst=!\rstn, srst={ }
  82 cells in clk=\clk, en=$abc$54698$auto$opt_dff.cc:194:make_patterns_logic$3112, arst=!\rstn, srst={ }
  40 cells in clk=\clk, en=$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24736, arst=!\rstn, srst={ }
  110 cells in clk=\clk, en=$abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24663, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$51943$auto$opt_dff.cc:219:make_patterns_logic$3007, arst=!\rstn, srst={ }
  298 cells in clk=\clk, en=!$abc$53254$auto$opt_reduce.cc:134:opt_pmux$2702, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$53241$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=!\rstn, srst={ }
  66 cells in clk=\clk, en=$abc$54534$auto$opt_dff.cc:219:make_patterns_logic$3132, arst=!\rstn, srst={ }
  51 cells in clk=\clk, en=$abc$54639$auto$opt_dff.cc:219:make_patterns_logic$2794, arst=!\rstn, srst={ }
  304 cells in clk=\clk, en=$abc$52649$auto$opt_dff.cc:219:make_patterns_logic$3178, arst=!\rstn, srst={ }
  341 cells in clk=\clk, en=$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$2894, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=!$abc$53202$auto$opt_reduce.cc:134:opt_pmux$2754, arst=!\rstn, srst={ }
  7 cells in clk=\clk, en=$abc$51517$auto$opt_dff.cc:219:make_patterns_logic$24895, arst=!\rstn, srst={ }
  43 cells in clk=\clk, en=!$abc$52355$auto$opt_reduce.cc:134:opt_pmux$2738, arst=!\rstn, srst={ }
  31 cells in clk=\clk, en=$abc$55419$auto$opt_dff.cc:219:make_patterns_logic$2938, arst=!\rstn, srst={ }
  18 cells in clk=\clk, en=$abc$52035$auto$opt_dff.cc:219:make_patterns_logic$2844, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$52521$auto$opt_dff.cc:219:make_patterns_logic$3019, arst=!\rstn, srst={ }
  15 cells in clk=\clk, en=!$abc$52521$verific$n11608$201, arst=!\rstn, srst={ }
  12 cells in clk=\clk, en=!$abc$52157$verific$n11606$199, arst=!\rstn, srst={ }
  31 cells in clk=\clk, en=$abc$54614$auto$opt_dff.cc:219:make_patterns_logic$3271, arst=!\rstn, srst={ }
  8 cells in clk=\clk, en=$abc$54773$auto$opt_dff.cc:219:make_patterns_logic$2869, arst=!\rstn, srst={ }
  14 cells in clk=\clk, en=$abc$52140$auto$opt_dff.cc:219:make_patterns_logic$3102, arst=!\rstn, srst={ }
  13 cells in clk=\clk, en=$abc$52020$auto$opt_dff.cc:219:make_patterns_logic$2835, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$55610$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=!\rstn, srst={ }
  10 cells in clk=\clk, en=$abc$52157$auto$opt_dff.cc:219:make_patterns_logic$2803, arst=!\rstn, srst={ }
  9 cells in clk=\clk, en=$abc$52273$auto$opt_dff.cc:219:make_patterns_logic$3333, arst=!\rstn, srst={ }

3.36.2. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, asynchronously reset by !\rstn
Extracted 1096 gates and 1535 wires to a netlist network with 438 inputs and 393 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:      255
ABC RESULTS:               NOT cells:       44
ABC RESULTS:              XNOR cells:       47
ABC RESULTS:               XOR cells:       43
ABC RESULTS:              NAND cells:      107
ABC RESULTS:            ANDNOT cells:      142
ABC RESULTS:               ONE cells:        1
ABC RESULTS:             ORNOT cells:       34
ABC RESULTS:               MUX cells:      116
ABC RESULTS:               BUF cells:      174
ABC RESULTS:               NOR cells:       53
ABC RESULTS:                OR cells:       77
ABC RESULTS:               AND cells:      139
ABC RESULTS:        internal signals:      704
ABC RESULTS:           input signals:      438
ABC RESULTS:          output signals:      393
Removing temp directory.

3.36.3. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52417$auto$opt_dff.cc:219:make_patterns_logic$3028, asynchronously reset by !\rstn
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 34 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

3.36.4. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51084$auto$opt_dff.cc:219:make_patterns_logic$31741, asynchronously reset by !\rstn
Extracted 48 gates and 98 wires to a netlist network with 50 inputs and 20 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.5. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51022$auto$opt_dff.cc:219:make_patterns_logic$33565, asynchronously reset by !\rstn
Extracted 52 gates and 106 wires to a netlist network with 54 inputs and 23 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.6. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50959$auto$opt_dff.cc:219:make_patterns_logic$35389, asynchronously reset by !\rstn
Extracted 48 gates and 98 wires to a netlist network with 50 inputs and 20 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.7. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50897$auto$opt_dff.cc:219:make_patterns_logic$37213, asynchronously reset by !\rstn
Extracted 50 gates and 102 wires to a netlist network with 52 inputs and 21 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.8. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50834$auto$opt_dff.cc:219:make_patterns_logic$39037, asynchronously reset by !\rstn
Extracted 48 gates and 98 wires to a netlist network with 50 inputs and 20 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.9. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50771$auto$opt_dff.cc:219:make_patterns_logic$40861, asynchronously reset by !\rstn
Extracted 50 gates and 102 wires to a netlist network with 52 inputs and 21 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.10. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50705$auto$opt_dff.cc:219:make_patterns_logic$42685, asynchronously reset by !\rstn
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 21 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.11. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50447$auto$opt_dff.cc:219:make_patterns_logic$44460, asynchronously reset by !\rstn
Extracted 76 gates and 135 wires to a netlist network with 59 inputs and 60 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               MUX cells:       21
ABC RESULTS:                OR cells:       11
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               AND cells:       10
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       60
Removing temp directory.

3.36.12. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50384$auto$opt_dff.cc:219:make_patterns_logic$44676, asynchronously reset by !\rstn
Extracted 52 gates and 92 wires to a netlist network with 40 inputs and 27 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       13
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       12
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       16
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.13. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54054$auto$opt_dff.cc:219:make_patterns_logic$3359, asynchronously reset by !\rstn
Extracted 54 gates and 70 wires to a netlist network with 16 inputs and 11 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       18
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.14. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54366$auto$opt_dff.cc:219:make_patterns_logic$2812, asynchronously reset by !\rstn
Extracted 116 gates and 148 wires to a netlist network with 32 inputs and 45 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               XOR cells:       19
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               AND cells:       36
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:       17
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       45
Removing temp directory.

3.36.15. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51415$auto$opt_dff.cc:219:make_patterns_logic$24951, asynchronously reset by !\rstn
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 34 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       34
Removing temp directory.

3.36.16. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51868$auto$opt_dff.cc:219:make_patterns_logic$23862, asynchronously reset by !\rstn
Extracted 49 gates and 73 wires to a netlist network with 24 inputs and 19 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               XOR cells:        9
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.17. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53521$auto$opt_dff.cc:219:make_patterns_logic$3378, asynchronously reset by !\rstn
Extracted 425 gates and 648 wires to a netlist network with 223 inputs and 266 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       64
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              NAND cells:       40
ABC RESULTS:               AND cells:      113
ABC RESULTS:               MUX cells:      120
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:      159
ABC RESULTS:           input signals:      223
ABC RESULTS:          output signals:      266
Removing temp directory.

3.36.18. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54801$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by !\rstn
Extracted 427 gates and 642 wires to a netlist network with 215 inputs and 207 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       64
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:      109
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:                OR cells:       20
ABC RESULTS:              NAND cells:      103
ABC RESULTS:               AND cells:      105
ABC RESULTS:               BUF cells:       52
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      207
Removing temp directory.

3.36.19. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51311$auto$opt_dff.cc:219:make_patterns_logic$26809, asynchronously reset by !\rstn
Extracted 40 gates and 81 wires to a netlist network with 41 inputs and 33 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.20. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54218$auto$opt_dff.cc:219:make_patterns_logic$2970, asynchronously reset by !\rstn
Extracted 87 gates and 146 wires to a netlist network with 59 inputs and 60 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       39
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       28
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       60
Removing temp directory.

3.36.21. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51959$auto$opt_dff.cc:219:make_patterns_logic$3169, asynchronously reset by !\rstn
Extracted 69 gates and 106 wires to a netlist network with 37 inputs and 15 outputs.

3.36.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               MUX cells:        3
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               NOR cells:        8
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       14
ABC RESULTS:              NAND cells:       15
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.22. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53071$auto$opt_dff.cc:219:make_patterns_logic$3088, asynchronously reset by !\rstn
Extracted 76 gates and 112 wires to a netlist network with 36 inputs and 14 outputs.

3.36.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       11
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:               AND cells:       23
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.23. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52074$auto$opt_dff.cc:219:make_patterns_logic$3282, asynchronously reset by !\rstn
Extracted 93 gates and 108 wires to a netlist network with 15 inputs and 4 outputs.

3.36.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               XOR cells:        7
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:       11
ABC RESULTS:              NAND cells:       19
ABC RESULTS:               AND cells:       28
ABC RESULTS:        internal signals:       89
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.24. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53149$auto$opt_dff.cc:219:make_patterns_logic$3223, asynchronously reset by !\rstn
Extracted 55 gates and 78 wires to a netlist network with 23 inputs and 31 outputs.

3.36.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       16
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:       22
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       31
Removing temp directory.

3.36.25. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51205$auto$opt_dff.cc:219:make_patterns_logic$29786, asynchronously reset by !\rstn
Extracted 77 gates and 131 wires to a netlist network with 54 inputs and 66 outputs.

3.36.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               AND cells:       18
ABC RESULTS:               XOR cells:        4
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       35
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       54
ABC RESULTS:          output signals:       66
Removing temp directory.

3.36.26. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55454$auto$opt_dff.cc:219:make_patterns_logic$3154, asynchronously reset by !\rstn
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 7 outputs.

3.36.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.27. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51827$auto$opt_dff.cc:219:make_patterns_logic$24366, asynchronously reset by !\rstn
Extracted 46 gates and 69 wires to a netlist network with 23 inputs and 15 outputs.

3.36.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        7
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.28. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55189$auto$opt_dff.cc:219:make_patterns_logic$3258, asynchronously reset by !\rstn
Extracted 57 gates and 64 wires to a netlist network with 7 inputs and 11 outputs.

3.36.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       19
ABC RESULTS:        internal signals:       46
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.29. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73489$abc$52548$auto$opt_dff.cc:219:make_patterns_logic$3109, asynchronously reset by !\rstn
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.36.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               BUF cells:       64
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

3.36.30. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53202$auto$opt_dff.cc:219:make_patterns_logic$3318, asynchronously reset by !\rstn
Extracted 39 gates and 51 wires to a netlist network with 12 inputs and 18 outputs.

3.36.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       13
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:       14
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.31. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51927$auto$opt_dff.cc:219:make_patterns_logic$3234, asynchronously reset by !\rstn
Extracted 77 gates and 91 wires to a netlist network with 14 inputs and 15 outputs.

3.36.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       21
ABC RESULTS:               XOR cells:       15
ABC RESULTS:               AND cells:       13
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.32. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54554$auto$opt_dff.cc:219:make_patterns_logic$3187, asynchronously reset by !\rstn
Extracted 52 gates and 72 wires to a netlist network with 20 inputs and 35 outputs.

3.36.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               XOR cells:       12
ABC RESULTS:              NAND cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       14
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       35
Removing temp directory.

3.36.33. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55472$auto$opt_dff.cc:219:make_patterns_logic$3143, asynchronously reset by !\rstn
Extracted 91 gates and 136 wires to a netlist network with 45 inputs and 9 outputs.

3.36.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:                OR cells:       15
ABC RESULTS:               AND cells:       21
ABC RESULTS:              NAND cells:       36
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.34. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52299$auto$opt_dff.cc:219:make_patterns_logic$2994, asynchronously reset by !\rstn
Extracted 48 gates and 83 wires to a netlist network with 34 inputs and 13 outputs.

3.36.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       16
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.35. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50447$auto$opt_dff.cc:219:make_patterns_logic$30965, asynchronously reset by !\rstn
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 21 outputs.

3.36.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       19
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.36. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53001$auto$opt_dff.cc:219:make_patterns_logic$3054, asynchronously reset by !\rstn
Extracted 57 gates and 65 wires to a netlist network with 8 inputs and 25 outputs.

3.36.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               AND cells:       23
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.37. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54046$auto$opt_dff.cc:219:make_patterns_logic$2862, asynchronously reset by !\rstn
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.38. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51927$auto$opt_dff.cc:219:make_patterns_logic$23729, asynchronously reset by !\rstn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 6 outputs.

3.36.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.39. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54139$auto$opt_dff.cc:219:make_patterns_logic$2983, asynchronously reset by !\rstn
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 16 outputs.

3.36.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:             ORNOT cells:       11
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       12
ABC RESULTS:              NAND cells:       43
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       73
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.40. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$69621$abc$54698$auto$opt_dff.cc:194:make_patterns_logic$3112, asynchronously reset by !\rstn
Extracted 82 gates and 119 wires to a netlist network with 37 inputs and 29 outputs.

3.36.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       10
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:       18
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       16
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.41. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24736, asynchronously reset by !\rstn
Extracted 40 gates and 59 wires to a netlist network with 19 inputs and 15 outputs.

3.36.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.42. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51528$auto$opt_dff.cc:219:make_patterns_logic$24663, asynchronously reset by !\rstn
Extracted 110 gates and 178 wires to a netlist network with 68 inputs and 44 outputs.

3.36.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               MUX cells:        5
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               AND cells:       30
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:       38
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       44
Removing temp directory.

3.36.43. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51943$auto$opt_dff.cc:219:make_patterns_logic$3007, asynchronously reset by !\rstn
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 5 outputs.

3.36.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.44. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$53254$auto$opt_reduce.cc:134:opt_pmux$2702, asynchronously reset by !\rstn
Extracted 234 gates and 348 wires to a netlist network with 114 inputs and 82 outputs.

3.36.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       24
ABC RESULTS:               NOR cells:        5
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               XOR cells:       24
ABC RESULTS:             ORNOT cells:       28
ABC RESULTS:              NAND cells:       52
ABC RESULTS:                OR cells:       26
ABC RESULTS:               AND cells:       57
ABC RESULTS:               BUF cells:       24
ABC RESULTS:        internal signals:      152
ABC RESULTS:           input signals:      114
ABC RESULTS:          output signals:       82
Removing temp directory.

3.36.45. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53241$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by !\rstn
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.36.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.46. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54534$auto$opt_dff.cc:219:make_patterns_logic$3132, asynchronously reset by !\rstn
Extracted 66 gates and 118 wires to a netlist network with 52 inputs and 12 outputs.

3.36.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               XOR cells:       12
ABC RESULTS:                OR cells:        5
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               AND cells:       32
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.47. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54639$auto$opt_dff.cc:219:make_patterns_logic$2794, asynchronously reset by !\rstn
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 13 outputs.

3.36.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       16
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       38
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.48. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52649$auto$opt_dff.cc:219:make_patterns_logic$3178, asynchronously reset by !\rstn
Extracted 304 gates and 473 wires to a netlist network with 169 inputs and 72 outputs.

3.36.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              NAND cells:      144
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               MUX cells:      130
ABC RESULTS:        internal signals:      232
ABC RESULTS:           input signals:      169
ABC RESULTS:          output signals:       72
Removing temp directory.

3.36.49. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55251$auto$opt_dff.cc:219:make_patterns_logic$2894, asynchronously reset by !\rstn
Extracted 281 gates and 451 wires to a netlist network with 170 inputs and 79 outputs.

3.36.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               MUX cells:       25
ABC RESULTS:                OR cells:       20
ABC RESULTS:               XOR cells:       16
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:       85
ABC RESULTS:              NAND cells:       93
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      202
ABC RESULTS:           input signals:      170
ABC RESULTS:          output signals:       79
Removing temp directory.

3.36.50. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$53202$auto$opt_reduce.cc:134:opt_pmux$2754, asynchronously reset by !\rstn
Extracted 43 gates and 80 wires to a netlist network with 37 inputs and 19 outputs.

3.36.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       10
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.51. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51517$auto$opt_dff.cc:219:make_patterns_logic$24895, asynchronously reset by !\rstn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.36.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.52. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$52355$auto$opt_reduce.cc:134:opt_pmux$2738, asynchronously reset by !\rstn
Extracted 43 gates and 72 wires to a netlist network with 29 inputs and 19 outputs.

3.36.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:       17
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.53. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55419$auto$opt_dff.cc:219:make_patterns_logic$2938, asynchronously reset by !\rstn
Extracted 31 gates and 80 wires to a netlist network with 49 inputs and 23 outputs.

3.36.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       49
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.54. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52035$auto$opt_dff.cc:219:make_patterns_logic$2844, asynchronously reset by !\rstn
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 15 outputs.

3.36.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.55. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52521$auto$opt_dff.cc:219:make_patterns_logic$3019, asynchronously reset by !\rstn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.36.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.56. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$52521$verific$n11608$201, asynchronously reset by !\rstn
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 9 outputs.

3.36.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.57. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$52157$verific$n11606$199, asynchronously reset by !\rstn
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 11 outputs.

3.36.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.58. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54614$auto$opt_dff.cc:219:make_patterns_logic$3271, asynchronously reset by !\rstn
Extracted 31 gates and 59 wires to a netlist network with 28 inputs and 9 outputs.

3.36.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        8
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       12
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.59. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54773$auto$opt_dff.cc:219:make_patterns_logic$2869, asynchronously reset by !\rstn
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.36.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.60. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52140$auto$opt_dff.cc:219:make_patterns_logic$3102, asynchronously reset by !\rstn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 3 outputs.

3.36.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.61. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52020$auto$opt_dff.cc:219:make_patterns_logic$2835, asynchronously reset by !\rstn
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 6 outputs.

3.36.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.62. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55610$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by !\rstn
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.36.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.63. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52157$auto$opt_dff.cc:219:make_patterns_logic$2803, asynchronously reset by !\rstn
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 8 outputs.

3.36.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.64. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52273$auto$opt_dff.cc:219:make_patterns_logic$3333, asynchronously reset by !\rstn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.36.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_vdPMzK/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Extracted 4305 gates and 5624 wires to a netlist network with 1319 inputs and 1227 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_vdPMzK/abc_tmp_1.scr 
ABC:   #Luts =  1805  Max Lvl =  12  Avg Lvl =   2.11  [   0.23 sec. at Pass 0]
ABC:   #Luts =  1662  Max Lvl =  10  Avg Lvl =   2.00  [   6.26 sec. at Pass 1]
ABC:   #Luts =  1657  Max Lvl =   9  Avg Lvl =   1.98  [   1.23 sec. at Pass 2]
ABC:   #Luts =  1633  Max Lvl =  10  Avg Lvl =   2.00  [   1.97 sec. at Pass 3]
ABC:   #Luts =  1633  Max Lvl =   9  Avg Lvl =   1.99  [   1.59 sec. at Pass 4]
ABC:   #Luts =  1626  Max Lvl =  10  Avg Lvl =   1.96  [   1.77 sec. at Pass 5]
ABC:   #Luts =  1623  Max Lvl =   9  Avg Lvl =   1.94  [   1.58 sec. at Pass 6]
ABC:   #Luts =  1621  Max Lvl =   8  Avg Lvl =   1.91  [   2.22 sec. at Pass 7]
ABC:   #Luts =  1621  Max Lvl =   8  Avg Lvl =   1.91  [   1.62 sec. at Pass 8]
ABC:   #Luts =  1618  Max Lvl =   9  Avg Lvl =   1.92  [   1.89 sec. at Pass 9]
ABC:   #Luts =  1618  Max Lvl =   9  Avg Lvl =   1.92  [   1.77 sec. at Pass 10]
ABC:   #Luts =  1618  Max Lvl =   9  Avg Lvl =   1.92  [   2.35 sec. at Pass 11]
ABC:   #Luts =  1618  Max Lvl =   9  Avg Lvl =   1.92  [   1.58 sec. at Pass 12]
ABC:   #Luts =  1618  Max Lvl =   9  Avg Lvl =   1.92  [   0.44 sec. at Pass 13]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1618
ABC RESULTS:        internal signals:     3078
ABC RESULTS:           input signals:     1319
ABC RESULTS:          output signals:     1227
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 14680 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 26 inverters.

yosys> stat

3.41. Printing statistics.

=== conv2d ===

   Number of wires:               2140
   Number of wire bits:           6224
   Number of public wires:         228
   Number of public wire bits:    3473
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2916
     $_ALDFFE_PNP_                  60
     $_ALDFF_PN_                    20
     $_DFFE_PN0N_                   44
     $_DFFE_PN0P_                  660
     $_DFFE_PN1P_                    2
     $_DFF_PN0_                    231
     $_DFF_PN1_                     24
     $lut                         1566
     $mux                            1
     adder_carry                   308


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== conv2d ===

   Number of wires:               2300
   Number of wire bits:           6384
   Number of public wires:         228
   Number of public wire bits:    3473
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3076
     $_DFFE_PN0N_                   44
     $_DFFE_PN0P_                  660
     $_DFFE_PN1P_                    2
     $_DFFSRE_PNNP_                 60
     $_DFFSR_PNN_                   20
     $_DFF_PN0_                    231
     $_DFF_PN1_                     24
     $_ORNOT_                       80
     $_OR_                          80
     $lut                         1566
     $mux                            1
     adder_carry                   308


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFSR_PNN_ for cells of type $_DFFSR_PNN_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFFSRE_PNNP_ for cells of type $_DFFSRE_PNNP_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2788 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~22398 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~11592 debug messages>
Removed a total of 3864 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 8 unused cells and 8334 unused wires.
<suppressed ~9 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.
<suppressed ~924 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 196 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_vdPMzK/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\conv2d' to `<abc-temp-dir>/input.blif'..
Extracted 5148 gates and 6436 wires to a netlist network with 1286 inputs and 1309 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_vdPMzK/abc_tmp_2.scr 
ABC:   #Luts =  1710  Max Lvl =  10  Avg Lvl =   1.92  [   0.30 sec. at Pass 0]
ABC:   #Luts =  1710  Max Lvl =  10  Avg Lvl =   1.92  [   8.84 sec. at Pass 1]
ABC:   #Luts =  1710  Max Lvl =  10  Avg Lvl =   1.92  [   2.54 sec. at Pass 2]
ABC:   #Luts =  1707  Max Lvl =   8  Avg Lvl =   2.02  [   2.60 sec. at Pass 3]
ABC:   #Luts =  1705  Max Lvl =   8  Avg Lvl =   1.92  [   1.98 sec. at Pass 4]
ABC:   #Luts =  1705  Max Lvl =   8  Avg Lvl =   1.92  [   2.63 sec. at Pass 5]
ABC:   #Luts =  1703  Max Lvl =   9  Avg Lvl =   1.91  [   2.16 sec. at Pass 6]
ABC:   #Luts =  1703  Max Lvl =   9  Avg Lvl =   1.91  [   2.33 sec. at Pass 7]
ABC:   #Luts =  1702  Max Lvl =   9  Avg Lvl =   1.90  [   1.55 sec. at Pass 8]
ABC:   #Luts =  1702  Max Lvl =   9  Avg Lvl =   1.90  [   2.21 sec. at Pass 9]
ABC:   #Luts =  1702  Max Lvl =   9  Avg Lvl =   1.90  [   1.83 sec. at Pass 10]
ABC:   #Luts =  1702  Max Lvl =   9  Avg Lvl =   1.90  [   1.91 sec. at Pass 11]
ABC:   #Luts =  1702  Max Lvl =   9  Avg Lvl =   1.90  [   0.38 sec. at Pass 12]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1702
ABC RESULTS:        internal signals:     3841
ABC RESULTS:           input signals:     1286
ABC RESULTS:          output signals:     1309
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 5415 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv2d..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv2d.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv2d'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv2d.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \conv2d

3.55.2. Analyzing design hierarchy..
Top module:  \conv2d
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== conv2d ===

   Number of wires:               2273
   Number of wire bits:           6357
   Number of public wires:         228
   Number of public wire bits:    3473
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3051
     $lut                         1702
     adder_carry                   308
     dffsre                       1041


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv2d..
Removed 0 unused cells and 108 unused wires.
<suppressed ~108 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\conv2d'.

Warnings: 76 unique messages, 76 total
End of script. Logfile hash: 0045cdc4b7, CPU: user 57.17s system 1.96s, MEM: 92.97 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 91% 6x abc (485 sec), 3% 38x opt_dff (16 sec), ...
real 148.87
user 476.38
sys 57.06
