# Single-Cycle-Processor
Single-Cycle Processor Implemented with iVerilog in CSCI 330: Computer Architecture with Dr. Paul West

Processor based on MIPS-32 Design below:
[MIPS 32 Datapath](pics/07-datapathdiagram.pdf)

The entire processor with modules can be seen in the compile/SingleCycleProc.v testfile
