#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Apr 14 20:54:15 2024
# Process ID: 268
# Current directory: C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/CLK_PL/CLK_PL.runs/synth_1
# Command line: vivado.exe -log clk_divider_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_divider_bd_wrapper.tcl
# Log file: C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/CLK_PL/CLK_PL.runs/synth_1/clk_divider_bd_wrapper.vds
# Journal file: C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/CLK_PL/CLK_PL.runs/synth_1\vivado.jou
# Running On: DESKTOP-T6T718M, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 8, Host memory: 14963 MB
#-----------------------------------------------------------
source clk_divider_bd_wrapper.tcl -notrace
