Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2000
design__instance__area,27484.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002668919041752815
power__switching__total,0.00007654408545931801
power__leakage__total,3.863737276788015E-7
power__total,0.00034382237936370075
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2695534427517367
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26844144333882264
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09764156426431791
timing__setup__ws__corner:nom_fast_1p32V_m40C,1.995412558332507
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097642
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,1.995413
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2935302639588622
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2903846134630755
timing__hold__ws__corner:nom_slow_1p08V_125C,0.42859234041570526
timing__setup__ws__corner:nom_slow_1p08V_125C,1.6627213410073431
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.428592
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,1.662721
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2774767438800897
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2768522989222288
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27356673256580655
timing__setup__ws__corner:nom_typ_1p20V_25C,1.8689870180507837
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.273567
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,1.868987
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2695534427517367
clock__skew__worst_setup,0.26844144333882264
timing__hold__ws,0.09764156426431791
timing__setup__ws,1.6627213410073431
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097642
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.662721
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2000
design__instance__area__stdcell,27484.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.949658
design__instance__utilization__stdcell,0.949658
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,117
design__instance__area__class:inverter,640.483
design__instance__count__class:sequential_cell,199
design__instance__area__class:sequential_cell,9387.71
design__instance__count__class:multi_input_combinational_cell,1257
design__instance__area__class:multi_input_combinational_cell,11546.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,369
design__instance__area__class:timing_repair_buffer,5410.54
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,50011.6
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,275
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2211
route__net__special,2
route__drc_errors__iter:0,1406
route__wirelength__iter:0,54777
route__drc_errors__iter:1,692
route__wirelength__iter:1,54346
route__drc_errors__iter:2,716
route__wirelength__iter:2,54447
route__drc_errors__iter:3,111
route__wirelength__iter:3,53851
route__drc_errors__iter:4,11
route__wirelength__iter:4,53825
route__drc_errors__iter:5,0
route__wirelength__iter:5,53817
route__drc_errors,0
route__wirelength,53817
route__vias,12667
route__vias__singlecut,12667
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,457.375
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,243
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,243
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,243
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,243
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000440888
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000388821
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000223365
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000388821
design_powergrid__voltage__worst,0.00000388821
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000440888
design_powergrid__drop__worst__net:VPWR,0.00000440888
design_powergrid__voltage__worst__net:VGND,0.00000388821
design_powergrid__drop__worst__net:VGND,0.00000388821
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000224000000000000015274565466627532117627197294495999813079833984375
ir__drop__worst,0.0000044100000000000001286644402131997821925324387848377227783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
