

================================================================
== Vitis HLS Report for 'matrix_cyclic_block'
================================================================
* Date:           Mon Apr  7 11:33:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [loop_pipeline.cpp:22]   --->   Operation 5 'alloca' 'A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_1 = alloca i64 1" [loop_pipeline.cpp:22]   --->   Operation 6 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%A_2 = alloca i64 1" [loop_pipeline.cpp:22]   --->   Operation 7 'alloca' 'A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%A_3 = alloca i64 1" [loop_pipeline.cpp:22]   --->   Operation 8 'alloca' 'A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [loop_pipeline.cpp:23]   --->   Operation 9 'alloca' 'B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%B_1 = alloca i64 1" [loop_pipeline.cpp:23]   --->   Operation 10 'alloca' 'B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%B_2 = alloca i64 1" [loop_pipeline.cpp:23]   --->   Operation 11 'alloca' 'B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%B_3 = alloca i64 1" [loop_pipeline.cpp:23]   --->   Operation 12 'alloca' 'B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%call_ln0 = call void @matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 %stream_in2_V_last_V"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 14 [1/2] (4.95ns)   --->   "%call_ln0 = call void @matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 %stream_in2_V_last_V"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [loop_pipeline.cpp:6]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [loop_pipeline.cpp:6]   --->   Operation 17 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 %stream_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_in_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_out_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 %stream_in2_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_in2_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in2_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_in2_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in2_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 0, i1 %stream_out_V_last_V, i1 0, i1 0, void @empty_1" [loop_pipeline.cpp:26]   --->   Operation 33 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in_V_data_V, i4 %stream_in_V_keep_V, i4 %stream_in_V_strb_V, i1 0, i1 %stream_in_V_last_V, i1 0, i1 0, void @empty_2" [loop_pipeline.cpp:26]   --->   Operation 34 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln26 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_in2_V_data_V, i4 %stream_in2_V_keep_V, i4 %stream_in2_V_strb_V, i1 0, i1 %stream_in2_V_last_V, i1 0, i1 0, void @empty_3" [loop_pipeline.cpp:26]   --->   Operation 35 'specaxissidechannel' 'specaxissidechannel_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (6.92ns)   --->   "%call_ln0 = call void @matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 6.92> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [loop_pipeline.cpp:55]   --->   Operation 37 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'alloca' operation 32 bit ('A', loop_pipeline.cpp:22) [30]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1' [41]  (2.322 ns)

 <State 2>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1' [41]  (4.956 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 6.923ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2' [42]  (6.923 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
