Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 16:30:46 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.765        0.000                      0                  299        0.046        0.000                      0                  299        0.750        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 3.365}        6.731           148.571         
  clk_out2_video_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               0.750        0.000                       0                     1  
  clk_out1_video_pll        4.765        0.000                      0                  115        0.046        0.000                      0                  115        3.090        0.000                       0                    69  
  clk_out2_video_pll        8.002        0.000                      0                  184        0.047        0.000                      0                  184        4.725        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.428ns (23.594%)  route 1.386ns (76.406%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 10.048 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.803ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.510     4.644    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X9Y217         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.743 r  hdmi_color_bar/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.058     4.801    hdmi_color_bar/h_cnt_0[2]
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.590    10.048    hdmi_color_bar/CLK
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/C
                         clock pessimism             -0.451     9.597    
                         clock uncertainty           -0.059     9.538    
    SLICE_X9Y217         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.565    hdmi_color_bar/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.427ns (23.657%)  route 1.378ns (76.343%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 10.044 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.803ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.501     4.635    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X9Y218         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     4.733 r  hdmi_color_bar/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.059     4.792    hdmi_color_bar/h_cnt_0[8]
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.586    10.044    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
                         clock pessimism             -0.451     9.593    
                         clock uncertainty           -0.059     9.534    
    SLICE_X9Y218         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.561    hdmi_color_bar/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.447ns (24.875%)  route 1.350ns (75.125%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 10.048 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.803ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.510     4.644    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X9Y217         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     4.762 r  hdmi_color_bar/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.022     4.784    hdmi_color_bar/h_cnt_0[3]
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.590    10.048    hdmi_color_bar/CLK
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism             -0.451     9.597    
                         clock uncertainty           -0.059     9.538    
    SLICE_X9Y217         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.565    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.450ns (25.112%)  route 1.342ns (74.888%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 10.044 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.803ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.501     4.635    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X9Y218         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.121     4.756 r  hdmi_color_bar/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.023     4.779    hdmi_color_bar/h_cnt_0[9]
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.586    10.044    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/C
                         clock pessimism             -0.451     9.593    
                         clock uncertainty           -0.059     9.534    
    SLICE_X9Y218         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     9.561    hdmi_color_bar/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.392ns (22.134%)  route 1.379ns (77.866%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 10.044 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.803ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.503     4.637    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X9Y218         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     4.700 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.058     4.758    hdmi_color_bar/h_cnt_0[11]
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.586    10.044    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism             -0.451     9.593    
                         clock uncertainty           -0.059     9.534    
    SLICE_X9Y218         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.561    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.428ns (24.374%)  route 1.328ns (75.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 10.045 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.803ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.452     4.586    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X9Y219         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     4.685 r  hdmi_color_bar/h_cnt[10]_i_1/O
                         net (fo=1, routed)           0.058     4.743    hdmi_color_bar/h_cnt_0[10]
    SLICE_X9Y219         FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.587    10.045    hdmi_color_bar/CLK
    SLICE_X9Y219         FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism             -0.451     9.594    
                         clock uncertainty           -0.059     9.535    
    SLICE_X9Y219         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.562    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.412ns (22.750%)  route 1.399ns (77.250%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 10.081 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.803ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.206     4.340    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X11Y217        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     4.423 r  hdmi_color_bar/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.375     4.798    hdmi_color_bar/h_cnt_0[1]
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.623    10.081    hdmi_color_bar/CLK
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
                         clock pessimism             -0.387     9.694    
                         clock uncertainty           -0.059     9.635    
    SLICE_X11Y217        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     9.662    hdmi_color_bar/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.391ns (23.260%)  route 1.290ns (76.740%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 10.055 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.803ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.390     4.524    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X10Y219        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.586 r  hdmi_color_bar/h_active_i_1/O
                         net (fo=1, routed)           0.082     4.668    hdmi_color_bar/h_active_i_1_n_0
    SLICE_X10Y219        FDRE                                         r  hdmi_color_bar/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.597    10.055    hdmi_color_bar/CLK
    SLICE_X10Y219        FDRE                                         r  hdmi_color_bar/h_active_reg/C
                         clock pessimism             -0.451     9.604    
                         clock uncertainty           -0.059     9.545    
    SLICE_X10Y219        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.572    hdmi_color_bar/h_active_reg
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.411ns (24.804%)  route 1.246ns (75.196%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 10.055 - 6.731 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.883ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.803ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.833     2.987    hdmi_color_bar/CLK
    SLICE_X11Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y219        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.085 r  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.454     3.539    hdmi_color_bar/h_cnt[5]
    SLICE_X9Y218         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     3.654 r  hdmi_color_bar/v_cnt[11]_i_3/O
                         net (fo=4, routed)           0.364     4.018    hdmi_color_bar/v_cnt[11]_i_3_n_0
    SLICE_X11Y219        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.134 r  hdmi_color_bar/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.390     4.524    hdmi_color_bar/h_cnt[11]_i_2_n_0
    SLICE_X10Y219        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     4.606 r  hdmi_color_bar/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.038     4.644    hdmi_color_bar/h_cnt_0[7]
    SLICE_X10Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.597    10.055    hdmi_color_bar/CLK
    SLICE_X10Y219        FDRE                                         r  hdmi_color_bar/h_cnt_reg[7]/C
                         clock pessimism             -0.451     9.604    
                         clock uncertainty           -0.059     9.545    
    SLICE_X10Y219        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     9.572    hdmi_color_bar/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.384ns (25.033%)  route 1.150ns (74.967%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 10.054 - 6.731 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.883ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.803ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.814     2.968    hdmi_color_bar/CLK
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y217         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.064 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.394     3.458    hdmi_color_bar/h_cnt[0]
    SLICE_X11Y217        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     3.632 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.426     4.058    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X9Y217         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     4.172 r  hdmi_color_bar/active_x[11]_i_1/O
                         net (fo=12, routed)          0.330     4.502    hdmi_color_bar/active_x[11]_i_1_n_0
    SLICE_X10Y218        FDRE                                         r  hdmi_color_bar/active_x_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.596    10.054    hdmi_color_bar/CLK
    SLICE_X10Y218        FDRE                                         r  hdmi_color_bar/active_x_reg[10]/C
                         clock pessimism             -0.451     9.604    
                         clock uncertainty           -0.059     9.545    
    SLICE_X10Y218        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     9.502    hdmi_color_bar/active_x_reg[10]
  -------------------------------------------------------------------
                         required time                          9.502    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                  5.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      0.934ns (routing 0.450ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.499ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.934     1.835    hdmi_color_bar/CLK
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.874 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.029     1.903    hdmi_color_bar/h_cnt[4]
    SLICE_X11Y217        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.917 r  hdmi_color_bar/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     1.933    hdmi_color_bar/h_cnt_0[4]
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.055     1.588    hdmi_color_bar/CLK
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
                         clock pessimism              0.254     1.841    
    SLICE_X11Y217        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.887    hdmi_color_bar/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.935ns (routing 0.450ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.499ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.935     1.836    hdmi_color_bar/CLK
    SLICE_X12Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y217        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.874 r  hdmi_color_bar/v_cnt_reg[11]/Q
                         net (fo=2, routed)           0.028     1.902    hdmi_color_bar/v_cnt[11]
    SLICE_X12Y217        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.916 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=1, routed)           0.024     1.940    hdmi_color_bar/v_cnt[11]_i_2_n_0
    SLICE_X12Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.059     1.592    hdmi_color_bar/CLK
    SLICE_X12Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.251     1.842    
    SLICE_X12Y217        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.888    hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.060ns (55.556%)  route 0.048ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.935ns (routing 0.450ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.499ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.935     1.836    hdmi_color_bar/CLK
    SLICE_X12Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y217        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.874 r  hdmi_color_bar/v_cnt_reg[7]/Q
                         net (fo=3, routed)           0.027     1.901    hdmi_color_bar/v_cnt[7]
    SLICE_X12Y217        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.022     1.923 r  hdmi_color_bar/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.021     1.944    hdmi_color_bar/v_cnt[7]_i_1_n_0
    SLICE_X12Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.059     1.592    hdmi_color_bar/CLK
    SLICE_X12Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism              0.251     1.842    
    SLICE_X12Y217        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.888    hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Net Delay (Source):      0.923ns (routing 0.450ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.499ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.923     1.824    hdmi_color_bar/CLK
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y217         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.863 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.051     1.914    hdmi_color_bar/h_cnt[0]
    SLICE_X9Y217         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.934 r  hdmi_color_bar/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     1.940    hdmi_color_bar/h_cnt_0[3]
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.040     1.573    hdmi_color_bar/CLK
    SLICE_X9Y217         FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
                         clock pessimism              0.260     1.832    
    SLICE_X9Y217         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.879    hdmi_color_bar/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.080ns (50.000%)  route 0.080ns (50.000%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.917ns (routing 0.450ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.499ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.917     1.818    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.857 f  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=7, routed)           0.059     1.916    hdmi_color_bar/h_cnt[11]
    SLICE_X10Y218        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.938 r  hdmi_color_bar/i__carry__0_i_1/O
                         net (fo=1, routed)           0.014     1.952    hdmi_color_bar/i__carry__0_i_1_n_0
    SLICE_X10Y218        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.971 r  hdmi_color_bar/active_x0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.007     1.978    hdmi_color_bar/active_x0[11]
    SLICE_X10Y218        FDRE                                         r  hdmi_color_bar/active_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.043     1.576    hdmi_color_bar/CLK
    SLICE_X10Y218        FDRE                                         r  hdmi_color_bar/active_x_reg[11]/C
                         clock pessimism              0.296     1.871    
    SLICE_X10Y218        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.917    hdmi_color_bar/active_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.167%)  route 0.061ns (50.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Net Delay (Source):      0.937ns (routing 0.450ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.499ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.937     1.838    hdmi_color_bar/CLK
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.877 r  hdmi_color_bar/v_cnt_reg[1]/Q
                         net (fo=11, routed)          0.055     1.932    hdmi_color_bar/v_cnt[1]
    SLICE_X11Y216        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     1.952 r  hdmi_color_bar/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     1.958    hdmi_color_bar/v_cnt[3]_i_1_n_0
    SLICE_X11Y216        FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.050     1.583    hdmi_color_bar/CLK
    SLICE_X11Y216        FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/C
                         clock pessimism              0.265     1.847    
    SLICE_X11Y216        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.894    hdmi_color_bar/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.062ns (38.272%)  route 0.100ns (61.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      0.936ns (routing 0.450ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.499ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.936     1.837    hdmi_color_bar/CLK
    SLICE_X12Y218        FDRE                                         r  hdmi_color_bar/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.876 r  hdmi_color_bar/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.085     1.961    hdmi_color_bar/v_cnt[0]
    SLICE_X11Y217        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.984 r  hdmi_color_bar/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.015     1.999    hdmi_color_bar/v_cnt[1]_i_1_n_0
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.059     1.592    hdmi_color_bar/CLK
    SLICE_X11Y217        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism              0.296     1.887    
    SLICE_X11Y217        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.934    hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      0.917ns (routing 0.450ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.499ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.917     1.818    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.857 r  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=7, routed)           0.027     1.884    hdmi_color_bar/h_cnt[11]
    SLICE_X9Y218         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.919 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.016     1.935    hdmi_color_bar/h_cnt_0[11]
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.036     1.569    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.256     1.824    
    SLICE_X9Y218         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.870    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.053ns (41.085%)  route 0.076ns (58.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.917ns (routing 0.450ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.499ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.917     1.818    hdmi_color_bar/CLK
    SLICE_X9Y218         FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.857 r  hdmi_color_bar/h_cnt_reg[8]/Q
                         net (fo=12, routed)          0.060     1.917    hdmi_color_bar/h_cnt[8]
    SLICE_X9Y219         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.931 r  hdmi_color_bar/h_cnt[10]_i_1/O
                         net (fo=1, routed)           0.016     1.947    hdmi_color_bar/h_cnt_0[10]
    SLICE_X9Y219         FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.037     1.570    hdmi_color_bar/CLK
    SLICE_X9Y219         FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.266     1.835    
    SLICE_X9Y219         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.881    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.079ns (64.228%)  route 0.044ns (35.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      0.934ns (routing 0.450ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.499ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.934     1.835    hdmi_color_bar/CLK
    SLICE_X11Y218        FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y218        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.874 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.028     1.902    hdmi_color_bar/vs_reg
    SLICE_X11Y218        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.942 r  hdmi_color_bar/vs_reg_i_1/O
                         net (fo=1, routed)           0.016     1.958    hdmi_color_bar/vs_reg_i_1_n_0
    SLICE_X11Y218        FDRE                                         r  hdmi_color_bar/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=68, routed)          1.055     1.588    hdmi_color_bar/CLK
    SLICE_X11Y218        FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
                         clock pessimism              0.254     1.841    
    SLICE_X11Y218        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.887    hdmi_color_bar/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         6.731       5.232      BUFGCE_X0Y32   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.731       5.481      MMCM_X0Y1      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X9Y217   hdmi_color_bar/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y218  hdmi_color_bar/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y218  hdmi_color_bar/active_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y217  hdmi_color_bar/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y217  hdmi_color_bar/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y217  hdmi_color_bar/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y217  hdmi_color_bar/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y217  hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X9Y218   hdmi_color_bar/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X9Y218   hdmi_color_bar/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X9Y218   hdmi_color_bar/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y210  hdmi_color_bar/rgb_g_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y210  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y210  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y210  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y210  hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X9Y219   hdmi_color_bar/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y217  hdmi_color_bar/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y218  hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y218  hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y217  hdmi_color_bar/active_x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.548ns (29.962%)  route 1.281ns (70.038%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.607ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.728     4.594    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X8Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.398    13.130    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X8Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
                         clock pessimism             -0.401    12.729    
                         clock uncertainty           -0.062    12.667    
    SLICE_X8Y74          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    12.595    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.548ns (29.962%)  route 1.281ns (70.038%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.607ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.728     4.594    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X8Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.398    13.130    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X8Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                         clock pessimism             -0.401    12.729    
                         clock uncertainty           -0.062    12.667    
    SLICE_X8Y74          FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.072    12.595    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.548ns (29.962%)  route 1.281ns (70.038%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.607ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.728     4.594    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X8Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.398    13.130    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X8Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                         clock pessimism             -0.401    12.729    
                         clock uncertainty           -0.062    12.667    
    SLICE_X8Y74          FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.072    12.595    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.548ns (29.995%)  route 1.279ns (70.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 13.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.607ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.726     4.592    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X8Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.398    13.130    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X8Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
                         clock pessimism             -0.401    12.729    
                         clock uncertainty           -0.062    12.667    
    SLICE_X8Y74          FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.072    12.595    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.528ns (28.326%)  route 1.336ns (71.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 13.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.667ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.607ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.616     2.776    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X11Y72         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.872 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.561     3.433    i2c_config_m0/i2c_master_top_m0/state[1]
    SLICE_X10Y72         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     3.581 f  i2c_config_m0/i2c_master_top_m0/txr[7]_i_3/O
                         net (fo=7, routed)           0.445     4.026    i2c_config_m0/i2c_master_top_m0/txr[7]_i_3_n_0
    SLICE_X12Y71         LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.170     4.196 f  i2c_config_m0/i2c_master_top_m0/txr[1]_i_3/O
                         net (fo=1, routed)           0.248     4.444    i2c_config_m0/i2c_master_top_m0/txr[1]_i_3_n_0
    SLICE_X12Y71         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     4.558 r  i2c_config_m0/i2c_master_top_m0/txr[1]_i_1/O
                         net (fo=1, routed)           0.082     4.640    i2c_config_m0/i2c_master_top_m0/txr_0[1]
    SLICE_X12Y71         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.423    13.155    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X12Y71         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism             -0.475    12.680    
                         clock uncertainty           -0.062    12.618    
    SLICE_X12Y71         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    12.645    i2c_config_m0/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.548ns (30.243%)  route 1.264ns (69.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 13.121 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.607ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.711     4.577    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.389    13.121    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism             -0.401    12.721    
                         clock uncertainty           -0.062    12.659    
    SLICE_X9Y74          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    12.587    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.548ns (30.243%)  route 1.264ns (69.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 13.121 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.607ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.711     4.577    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.389    13.121    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism             -0.401    12.721    
                         clock uncertainty           -0.062    12.659    
    SLICE_X9Y74          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    12.587    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.548ns (30.243%)  route 1.264ns (69.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 13.121 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.607ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.711     4.577    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.389    13.121    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism             -0.401    12.721    
                         clock uncertainty           -0.062    12.659    
    SLICE_X9Y74          FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    12.587    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.548ns (30.243%)  route 1.264ns (69.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 13.125 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.607ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.711     4.577    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.393    13.125    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                         clock pessimism             -0.372    12.754    
                         clock uncertainty           -0.062    12.692    
    SLICE_X9Y74          FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.072    12.620    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.548ns (30.243%)  route 1.264ns (69.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 13.125 - 10.000 ) 
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.605ns (routing 0.667ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.607ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.605     2.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.861 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.207     3.068    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X9Y74          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     3.270 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.170     3.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X8Y74          LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     3.590 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.176     3.766    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X9Y75          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     3.866 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.711     4.577    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.393    13.125    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism             -0.372    12.754    
                         clock uncertainty           -0.062    12.692    
    SLICE_X9Y74          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    12.620    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  8.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.824ns (routing 0.340ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.374ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.824     1.728    i2c_config_m0/clk_out2
    SLICE_X13Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.767 r  i2c_config_m0/lut_index_reg[7]/Q
                         net (fo=4, routed)           0.030     1.797    i2c_config_m0/lut_index[7]
    SLICE_X13Y72         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.023     1.820 r  i2c_config_m0/lut_index[8]_i_1/O
                         net (fo=1, routed)           0.008     1.828    i2c_config_m0/lut_index0_in[8]
    SLICE_X13Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.932     1.469    i2c_config_m0/clk_out2
    SLICE_X13Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[8]/C
                         clock pessimism              0.266     1.734    
    SLICE_X13Y72         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.781    i2c_config_m0/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      0.805ns (routing 0.340ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.374ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.805     1.709    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.747 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, routed)           0.065     1.812    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.911     1.448    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.268     1.715    
    SLICE_X10Y76         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.762    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      0.808ns (routing 0.340ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.374ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.808     1.712    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y75          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.751 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/Q
                         net (fo=2, routed)           0.026     1.777    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait
    SLICE_X9Y75          LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.799 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.016     1.815    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X9Y75          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.915     1.452    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y75          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.267     1.718    
    SLICE_X9Y75          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.764    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      0.814ns (routing 0.340ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.374ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.814     1.718    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X11Y72         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.757 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/Q
                         net (fo=4, routed)           0.027     1.784    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[1]
    SLICE_X11Y72         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.817 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.006     1.823    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X11Y72         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.920     1.457    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X11Y72         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.268     1.724    
    SLICE_X11Y72         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.771    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.052ns (48.598%)  route 0.055ns (51.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      0.804ns (routing 0.340ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.374ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.804     1.708    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X10Y70         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.746 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.034     1.780    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[2]
    SLICE_X10Y70         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.794 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.021     1.815    i2c_config_m0/i2c_master_top_m0/next_state[2]
    SLICE_X10Y70         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.910     1.447    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X10Y70         FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.268     1.714    
    SLICE_X10Y70         FDPE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.760    i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.078ns (70.909%)  route 0.032ns (29.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      0.818ns (routing 0.340ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.374ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.818     1.722    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X11Y71         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.761 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/Q
                         net (fo=1, routed)           0.025     1.786    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]
    SLICE_X11Y71         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.039     1.825 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.007     1.832    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.924     1.461    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X11Y71         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.268     1.728    
    SLICE_X11Y71         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.775    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.806ns (routing 0.340ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.374ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.806     1.710    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.749 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/Q
                         net (fo=7, routed)           0.032     1.781    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]
    SLICE_X9Y74          LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.033     1.814 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]_i_1/O
                         net (fo=1, routed)           0.006     1.820    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.911     1.448    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y74          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism              0.269     1.716    
    SLICE_X9Y74          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.763    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.052ns (46.847%)  route 0.059ns (53.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      0.807ns (routing 0.340ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.374ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.807     1.711    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X10Y72         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.749 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.035     1.784    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[1]
    SLICE_X10Y72         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.798 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[1]_i_1__0/O
                         net (fo=1, routed)           0.024     1.822    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_12
    SLICE_X10Y72         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.914     1.451    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X10Y72         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.267     1.717    
    SLICE_X10Y72         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.763    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.078ns (57.778%)  route 0.057ns (42.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      0.797ns (routing 0.340ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.374ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.797     1.701    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y76          FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.741 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/Q
                         net (fo=2, routed)           0.051     1.792    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[1]
    SLICE_X9Y75          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.830 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[2]_i_1/O
                         net (fo=1, routed)           0.006     1.836    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[2]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.911     1.448    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y75          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism              0.282     1.730    
    SLICE_X9Y75          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.777    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.824ns (routing 0.340ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.374ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.824     1.728    i2c_config_m0/clk_out2
    SLICE_X13Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.767 r  i2c_config_m0/lut_index_reg[7]/Q
                         net (fo=4, routed)           0.030     1.797    i2c_config_m0/lut_index[7]
    SLICE_X13Y72         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.819 r  i2c_config_m0/lut_index[7]_i_1/O
                         net (fo=1, routed)           0.021     1.840    i2c_config_m0/lut_index0_in[7]
    SLICE_X13Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.932     1.469    i2c_config_m0/clk_out2
    SLICE_X13Y72         FDCE                                         r  i2c_config_m0/lut_index_reg[7]/C
                         clock pessimism              0.266     1.734    
    SLICE_X13Y72         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.780    i2c_config_m0/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y26  video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y1     video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X8Y70   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X8Y70   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X9Y72   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y76  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y76  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X9Y76   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y72   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y76  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y76  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y74  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X9Y74   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X8Y75   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y74   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X9Y74   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X8Y70   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X8Y70   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y76   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y76   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X8Y75   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y74   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y74   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X8Y74   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C



