[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/InterfBinding/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/InterfBinding/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<111> s<110> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<28> s<3> l<1:1> el<1:8>
n<pack> u<3> t<StringConst> p<28> s<26> l<1:9> el<1:13>
n<> u<4> t<Struct_keyword> p<5> l<2:9> el<2:15>
n<> u<5> t<Struct_union> p<21> c<4> s<6> l<2:9> el<2:15>
n<> u<6> t<Packed_keyword> p<21> s<13> l<2:16> el<2:22>
n<> u<7> t<IntVec_TypeLogic> p<8> l<4:5> el<4:10>
n<> u<8> t<Data_type> p<9> c<7> l<4:5> el<4:10>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<4:5> el<4:10>
n<stall> u<10> t<StringConst> p<11> l<4:11> el<4:16>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<4:11> el<4:16>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<4:11> el<4:16>
n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<4:5> el<4:17>
n<> u<14> t<IntVec_TypeLogic> p<15> l<5:5> el<5:10>
n<> u<15> t<Data_type> p<16> c<14> l<5:5> el<5:10>
n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<5:5> el<5:10>
n<clear> u<17> t<StringConst> p<18> l<5:11> el<5:16>
n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<5:11> el<5:16>
n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<5:11> el<5:16>
n<> u<20> t<Struct_union_member> p<21> c<16> l<5:5> el<5:17>
n<> u<21> t<Data_type> p<23> c<5> s<22> l<2:9> el<6:2>
n<PipelineControll> u<22> t<StringConst> p<23> l<6:3> el<6:19>
n<> u<23> t<Type_declaration> p<24> c<21> l<2:1> el<6:20>
n<> u<24> t<Data_declaration> p<25> c<23> l<2:1> el<6:20>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:1> el<6:20>
n<> u<26> t<Package_item> p<28> c<25> s<27> l<2:1> el<6:20>
n<> u<27> t<ENDPACKAGE> p<28> l<8:1> el<8:11>
n<> u<28> t<Package_declaration> p<29> c<2> l<1:1> el<8:11>
n<> u<29> t<Description> p<110> c<28> s<36> l<1:1> el<8:11>
n<pack> u<30> t<StringConst> p<31> l<10:8> el<10:12>
n<> u<31> t<Package_import_item> p<32> c<30> l<10:8> el<10:15>
n<> u<32> t<Package_import_declaration> p<33> c<31> l<10:1> el<10:16>
n<> u<33> t<Data_declaration> p<34> c<32> l<10:1> el<10:16>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<10:1> el<10:16>
n<> u<35> t<Package_item> p<36> c<34> l<10:1> el<10:16>
n<> u<36> t<Description> p<110> c<35> s<78> l<10:1> el<10:16>
n<> u<37> t<INTERFACE> p<56> s<39> l<12:1> el<12:10>
n<ControllerIF> u<38> t<StringConst> p<39> l<12:11> el<12:23>
n<> u<39> t<Interface_identifier> p<56> c<38> s<55> l<12:11> el<12:23>
n<> u<40> t<PortDir_Inp> p<45> s<44> l<13:4> el<13:9>
n<> u<41> t<IntVec_TypeLogic> p<42> l<14:8> el<14:13>
n<> u<42> t<Data_type> p<43> c<41> l<14:8> el<14:13>
n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<14:8> el<14:13>
n<> u<44> t<Net_port_type> p<45> c<43> l<14:8> el<14:13>
n<> u<45> t<Net_port_header> p<47> c<40> s<46> l<13:4> el<14:13>
n<clk> u<46> t<StringConst> p<47> l<14:14> el<14:17>
n<> u<47> t<Ansi_port_declaration> p<55> c<45> s<54> l<13:4> el<14:17>
n<> u<48> t<IntVec_TypeLogic> p<49> l<15:8> el<15:13>
n<> u<49> t<Data_type> p<50> c<48> l<15:8> el<15:13>
n<> u<50> t<Data_type_or_implicit> p<51> c<49> l<15:8> el<15:13>
n<> u<51> t<Net_port_type> p<52> c<50> l<15:8> el<15:13>
n<> u<52> t<Net_port_header> p<54> c<51> s<53> l<15:8> el<15:13>
n<rst> u<53> t<StringConst> p<54> l<15:14> el<15:17>
n<> u<54> t<Ansi_port_declaration> p<55> c<52> l<15:8> el<15:17>
n<> u<55> t<List_of_port_declarations> p<56> c<47> l<12:23> el<16:5>
n<> u<56> t<Interface_ansi_header> p<77> c<37> s<66> l<12:1> el<16:6>
n<PipelineControll> u<57> t<StringConst> p<61> s<60> l<18:4> el<18:20>
n<backEnd> u<58> t<StringConst> p<59> l<18:21> el<18:28>
n<> u<59> t<Net_decl_assignment> p<60> c<58> l<18:21> el<18:28>
n<> u<60> t<List_of_net_decl_assignments> p<61> c<59> l<18:21> el<18:28>
n<> u<61> t<Net_declaration> p<62> c<57> l<18:4> el<18:29>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<18:4> el<18:29>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<18:4> el<18:29>
n<> u<64> t<Module_common_item> p<65> c<63> l<18:4> el<18:29>
n<> u<65> t<Interface_or_generate_item> p<66> c<64> l<18:4> el<18:29>
n<> u<66> t<Non_port_interface_item> p<77> c<65> s<75> l<18:4> el<18:29>
n<BypassNetwork> u<67> t<StringConst> p<73> s<72> l<20:12> el<20:25>
n<> u<68> t<PortDir_Inp> p<71> s<70> l<21:7> el<21:12>
n<backEnd> u<69> t<StringConst> p<70> l<22:11> el<22:18>
n<> u<70> t<Modport_simple_port> p<71> c<69> l<22:11> el<22:18>
n<> u<71> t<Modport_simple_ports_declaration> p<72> c<68> l<21:7> el<22:18>
n<> u<72> t<Modport_ports_declaration> p<73> c<71> l<21:7> el<22:18>
n<> u<73> t<Modport_item> p<74> c<67> l<20:12> el<23:8>
n<> u<74> t<Interface_or_generate_item> p<75> c<73> l<20:4> el<23:9>
n<> u<75> t<Non_port_interface_item> p<77> c<74> s<76> l<20:4> el<23:9>
n<> u<76> t<ENDINTERFACE> p<77> l<25:1> el<25:13>
n<> u<77> t<Interface_declaration> p<78> c<56> l<12:1> el<25:13>
n<> u<78> t<Description> p<110> c<77> s<109> l<12:1> el<25:13>
n<module> u<79> t<Module_keyword> p<88> s<80> l<29:1> el<29:7>
n<BypassNetwork> u<80> t<StringConst> p<88> s<87> l<29:8> el<29:21>
n<ControllerIF> u<81> t<StringConst> p<83> s<82> l<30:5> el<30:17>
n<BypassNetwork> u<82> t<StringConst> p<83> l<30:18> el<30:31>
n<> u<83> t<Interface_identifier> p<84> c<81> l<30:5> el<30:31>
n<> u<84> t<Interface_port_header> p<86> c<83> s<85> l<30:5> el<30:31>
n<ctrl> u<85> t<StringConst> p<86> l<30:32> el<30:36>
n<> u<86> t<Ansi_port_declaration> p<87> c<84> l<30:5> el<30:36>
n<> u<87> t<List_of_port_declarations> p<88> c<86> l<29:21> el<31:2>
n<> u<88> t<Module_ansi_header> p<108> c<79> s<106> l<29:1> el<31:3>
n<o> u<89> t<StringConst> p<90> l<33:9> el<33:10>
n<> u<90> t<Ps_or_hierarchical_identifier> p<93> c<89> s<92> l<33:9> el<33:10>
n<> u<91> t<Constant_bit_select> p<92> l<33:11> el<33:11>
n<> u<92> t<Constant_select> p<93> c<91> l<33:11> el<33:11>
n<> u<93> t<Net_lvalue> p<101> c<90> s<100> l<33:9> el<33:10>
n<ctrl> u<94> t<StringConst> p<98> s<95> l<33:13> el<33:17>
n<backEnd> u<95> t<StringConst> p<98> s<97> l<33:18> el<33:25>
n<> u<96> t<Bit_select> p<97> l<33:25> el<33:25>
n<> u<97> t<Select> p<98> c<96> l<33:25> el<33:25>
n<> u<98> t<Complex_func_call> p<99> c<94> l<33:13> el<33:25>
n<> u<99> t<Primary> p<100> c<98> l<33:13> el<33:25>
n<> u<100> t<Expression> p<101> c<99> l<33:13> el<33:25>
n<> u<101> t<Net_assignment> p<102> c<93> l<33:9> el<33:25>
n<> u<102> t<List_of_net_assignments> p<103> c<101> l<33:9> el<33:25>
n<> u<103> t<Continuous_assign> p<104> c<102> l<33:2> el<33:26>
n<> u<104> t<Module_common_item> p<105> c<103> l<33:2> el<33:26>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<33:2> el<33:26>
n<> u<106> t<Non_port_module_item> p<108> c<105> s<107> l<33:2> el<33:26>
n<> u<107> t<ENDMODULE> p<108> l<36:1> el<36:10>
n<> u<108> t<Module_declaration> p<109> c<88> l<29:1> el<36:10>
n<> u<109> t<Description> p<110> c<108> l<29:1> el<36:10>
n<> u<110> t<Source_text> p<111> c<29> l<1:1> el<36:10>
n<> u<111> t<Top_level_rule> c<1> l<1:1> el<37:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:1:1: No timescale set for "pack".

[WRN:PA0205] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:12:1: No timescale set for "ControllerIF".

[WRN:PA0205] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:29:1: No timescale set for "BypassNetwork".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:1:1: Compile package "pack".

[INF:CP0303] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:29:1: Compile module "work@BypassNetwork".

[INF:CP0304] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:12:1: Compile interface "work@ControllerIF".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:29:1: Top level module "work@BypassNetwork".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               1
cont_assign                                            1
design                                                 1
hier_path                                              1
import_typespec                                        1
interface_inst                                         2
interface_typespec                                     6
io_decl                                                2
logic_net                                              6
logic_typespec                                         7
logic_var                                              1
modport                                                2
module_inst                                            3
package                                                2
port                                                   6
ref_obj                                                9
ref_typespec                                          11
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               1
cont_assign                                            2
design                                                 1
hier_path                                              2
import_typespec                                        1
interface_inst                                         2
interface_typespec                                     6
io_decl                                                2
logic_net                                              6
logic_typespec                                         7
logic_var                                              1
modport                                                2
module_inst                                            3
package                                                2
port                                                   7
ref_obj                                               13
ref_typespec                                          12
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfBinding/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InterfBinding/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InterfBinding/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@BypassNetwork)
|vpiElaborated:1
|vpiName:work@BypassNetwork
|uhdmallPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@BypassNetwork)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
    |vpiName:pack::PipelineControll
    |vpiInstance:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (stall), line:4:11, endln:4:16
      |vpiParent:
      \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
      |vpiName:stall
      |vpiTypespec:
      \_ref_typespec: (pack::pack::PipelineControll::stall)
        |vpiParent:
        \_typespec_member: (stall), line:4:11, endln:4:16
        |vpiFullName:pack::pack::PipelineControll::stall
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/InterfBinding/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (clear), line:5:11, endln:5:16
      |vpiParent:
      \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
      |vpiName:clear
      |vpiTypespec:
      \_ref_typespec: (pack::pack::PipelineControll::clear)
        |vpiParent:
        \_typespec_member: (clear), line:5:11, endln:5:16
        |vpiFullName:pack::pack::PipelineControll::clear
        |vpiActual:
        \_logic_typespec: , line:5:5, endln:5:10
      |vpiRefFile:${SURELOG_DIR}/tests/InterfBinding/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
  |vpiDefName:pack
|uhdmtopPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@BypassNetwork)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:pack::PipelineControll
    |vpiInstance:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (stall), line:4:11, endln:4:16
      |vpiParent:
      \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
      |vpiName:stall
      |vpiTypespec:
      \_ref_typespec: (work@BypassNetwork.pack::PipelineControll.stall)
        |vpiParent:
        \_typespec_member: (stall), line:4:11, endln:4:16
        |vpiFullName:work@BypassNetwork.pack::PipelineControll.stall
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/InterfBinding/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (clear), line:5:11, endln:5:16
      |vpiParent:
      \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
      |vpiName:clear
      |vpiTypespec:
      \_ref_typespec: (work@BypassNetwork.pack::PipelineControll.clear)
        |vpiParent:
        \_typespec_member: (clear), line:5:11, endln:5:16
        |vpiFullName:work@BypassNetwork.pack::PipelineControll.clear
        |vpiActual:
        \_logic_typespec: , line:5:5, endln:5:10
      |vpiRefFile:${SURELOG_DIR}/tests/InterfBinding/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
  |vpiDefName:pack
  |vpiTop:1
|uhdmallInterfaces:
\_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
  |vpiParent:
  \_design: (work@BypassNetwork)
  |vpiFullName:work@ControllerIF
  |vpiTypedef:
  \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
  |vpiDefName:work@ControllerIF
  |vpiNet:
  \_logic_net: (work@ControllerIF.clk), line:14:14, endln:14:17
    |vpiParent:
    \_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:clk
    |vpiFullName:work@ControllerIF.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ControllerIF.backEnd), line:18:21, endln:18:28
    |vpiParent:
    \_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiTypespec:
    \_ref_typespec: (work@ControllerIF.backEnd)
      |vpiParent:
      \_logic_net: (work@ControllerIF.backEnd), line:18:21, endln:18:28
      |vpiFullName:work@ControllerIF.backEnd
      |vpiActual:
      \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
    |vpiName:backEnd
    |vpiFullName:work@ControllerIF.backEnd
  |vpiNet:
  \_logic_net: (work@ControllerIF.rst), line:15:14, endln:15:17
    |vpiParent:
    \_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:rst
    |vpiFullName:work@ControllerIF.rst
    |vpiNetType:36
  |vpiModport:
  \_modport: (BypassNetwork), line:20:12, endln:20:25
    |vpiParent:
    \_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:BypassNetwork
    |vpiIODecl:
    \_io_decl: (backEnd), line:22:11, endln:22:18
      |vpiParent:
      \_modport: (BypassNetwork), line:20:12, endln:20:25
      |vpiDirection:1
      |vpiName:backEnd
  |vpiPort:
  \_port: (clk), line:14:14, endln:14:17
    |vpiParent:
    \_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ControllerIF.clk.clk), line:14:14, endln:14:17
      |vpiParent:
      \_port: (clk), line:14:14, endln:14:17
      |vpiName:clk
      |vpiFullName:work@ControllerIF.clk.clk
      |vpiActual:
      \_logic_net: (work@ControllerIF.clk), line:14:14, endln:14:17
  |vpiPort:
  \_port: (rst), line:15:14, endln:15:17
    |vpiParent:
    \_interface_inst: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@ControllerIF.rst.rst), line:15:14, endln:15:17
      |vpiParent:
      \_port: (rst), line:15:14, endln:15:17
      |vpiName:rst
      |vpiFullName:work@ControllerIF.rst.rst
      |vpiActual:
      \_logic_net: (work@ControllerIF.rst), line:15:14, endln:15:17
|uhdmallModules:
\_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
  |vpiParent:
  \_design: (work@BypassNetwork)
  |vpiFullName:work@BypassNetwork
  |vpiTypedef:
  \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
  |vpiDefName:work@BypassNetwork
  |vpiNet:
  \_logic_net: (work@BypassNetwork.ctrl), line:30:32, endln:30:36
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:ctrl
    |vpiFullName:work@BypassNetwork.ctrl
  |vpiNet:
  \_logic_net: (work@BypassNetwork.o), line:33:9, endln:33:10
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:o
    |vpiFullName:work@BypassNetwork.o
    |vpiNetType:1
  |vpiPort:
  \_port: (ctrl), line:30:32, endln:30:36
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:ctrl
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@BypassNetwork.ctrl.ctrl), line:30:32, endln:30:36
      |vpiParent:
      \_port: (ctrl), line:30:32, endln:30:36
      |vpiName:ctrl
      |vpiFullName:work@BypassNetwork.ctrl.ctrl
      |vpiActual:
      \_modport: (BypassNetwork), line:20:12, endln:20:25
    |vpiTypedef:
    \_ref_typespec: (work@BypassNetwork.ctrl)
      |vpiParent:
      \_port: (ctrl), line:30:32, endln:30:36
      |vpiFullName:work@BypassNetwork.ctrl
      |vpiActual:
      \_interface_typespec: (BypassNetwork), line:30:18, endln:30:31
  |vpiContAssign:
  \_cont_assign: , line:33:9, endln:33:25
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiRhs:
    \_hier_path: (ctrl.backEnd), line:33:13, endln:33:25
      |vpiParent:
      \_cont_assign: , line:33:9, endln:33:25
      |vpiName:ctrl.backEnd
      |vpiActual:
      \_ref_obj: (ctrl), line:33:13, endln:33:17
        |vpiParent:
        \_hier_path: (ctrl.backEnd), line:33:13, endln:33:25
        |vpiName:ctrl
      |vpiActual:
      \_ref_obj: (work@BypassNetwork.backEnd), line:33:18, endln:33:25
        |vpiParent:
        \_hier_path: (ctrl.backEnd), line:33:13, endln:33:25
        |vpiName:backEnd
        |vpiFullName:work@BypassNetwork.backEnd
    |vpiLhs:
    \_ref_obj: (work@BypassNetwork.o), line:33:9, endln:33:10
      |vpiParent:
      \_cont_assign: , line:33:9, endln:33:25
      |vpiName:o
      |vpiFullName:work@BypassNetwork.o
      |vpiActual:
      \_logic_net: (work@BypassNetwork.o), line:33:9, endln:33:10
|vpiTypedef:
\_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
|uhdmtopModules:
\_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
  |vpiName:work@BypassNetwork
  |vpiTypedef:
  \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
  |vpiDefName:work@BypassNetwork
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (ctrl), line:30:32, endln:30:36
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:ctrl
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@BypassNetwork.ctrl), line:30:32, endln:30:36
      |vpiParent:
      \_port: (ctrl), line:30:32, endln:30:36
      |vpiFullName:work@BypassNetwork.ctrl
      |vpiActual:
      \_modport: (BypassNetwork), line:20:12, endln:20:25
    |vpiTypedef:
    \_ref_typespec: (work@BypassNetwork.ctrl)
      |vpiParent:
      \_port: (ctrl), line:30:32, endln:30:36
      |vpiFullName:work@BypassNetwork.ctrl
      |vpiActual:
      \_interface_typespec: (BypassNetwork), line:30:18, endln:30:31
    |vpiInstance:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
  |vpiInterface:
  \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:ctrl
    |vpiFullName:work@BypassNetwork.ctrl
    |vpiVariables:
    \_logic_var: (work@BypassNetwork.ctrl.rst), line:15:14, endln:15:17
      |vpiParent:
      \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
      |vpiTypespec:
      \_ref_typespec: (work@BypassNetwork.ctrl.rst)
        |vpiParent:
        \_logic_var: (work@BypassNetwork.ctrl.rst), line:15:14, endln:15:17
        |vpiFullName:work@BypassNetwork.ctrl.rst
        |vpiActual:
        \_logic_typespec: , line:15:14, endln:15:17
      |vpiName:rst
      |vpiFullName:work@BypassNetwork.ctrl.rst
      |vpiVisibility:1
    |vpiDefName:work@ControllerIF
    |vpiModport:
    \_modport: (BypassNetwork), line:20:12, endln:20:25
      |vpiParent:
      \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
      |vpiName:BypassNetwork
      |vpiIODecl:
      \_io_decl: (backEnd), line:22:11, endln:22:18
        |vpiParent:
        \_modport: (BypassNetwork), line:20:12, endln:20:25
        |vpiDirection:1
        |vpiName:backEnd
        |vpiExpr:
        \_struct_net: (work@BypassNetwork.ctrl.BypassNetwork.backEnd.backEnd), line:18:21, endln:18:28
          |vpiParent:
          \_io_decl: (backEnd), line:22:11, endln:22:18
          |vpiTypespec:
          \_ref_typespec: (work@BypassNetwork.ctrl.BypassNetwork.backEnd.backEnd)
            |vpiParent:
            \_struct_net: (work@BypassNetwork.ctrl.BypassNetwork.backEnd.backEnd), line:18:21, endln:18:28
            |vpiFullName:work@BypassNetwork.ctrl.BypassNetwork.backEnd.backEnd
            |vpiActual:
            \_struct_typespec: (pack::PipelineControll), line:2:9, endln:6:2
          |vpiName:backEnd
          |vpiFullName:work@BypassNetwork.ctrl.BypassNetwork.backEnd.backEnd
      |vpiInterface:
      \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
    |vpiPort:
    \_port: (clk), line:14:14, endln:14:17
      |vpiParent:
      \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
      |vpiName:clk
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@BypassNetwork.ctrl.clk), line:14:14, endln:14:17
        |vpiParent:
        \_port: (clk), line:14:14, endln:14:17
        |vpiName:clk
        |vpiFullName:work@BypassNetwork.ctrl.clk
        |vpiActual:
        \_logic_net: (clk), line:14:14, endln:14:17
      |vpiTypedef:
      \_ref_typespec: (work@BypassNetwork.ctrl.clk)
        |vpiParent:
        \_port: (clk), line:14:14, endln:14:17
        |vpiFullName:work@BypassNetwork.ctrl.clk
        |vpiActual:
        \_logic_typespec: , line:14:8, endln:14:13
    |vpiPort:
    \_port: (rst), line:15:14, endln:15:17
      |vpiParent:
      \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
      |vpiName:rst
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@BypassNetwork.ctrl.rst), line:15:14, endln:15:17
        |vpiParent:
        \_port: (rst), line:15:14, endln:15:17
        |vpiName:rst
        |vpiFullName:work@BypassNetwork.ctrl.rst
        |vpiActual:
        \_logic_var: (work@BypassNetwork.ctrl.rst), line:15:14, endln:15:17
  |vpiContAssign:
  \_cont_assign: , line:33:9, endln:33:25
    |vpiParent:
    \_module_inst: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiRhs:
    \_hier_path: (ctrl.backEnd), line:33:13, endln:33:25
      |vpiParent:
      \_cont_assign: , line:33:9, endln:33:25
      |vpiName:ctrl.backEnd
      |vpiActual:
      \_ref_obj: (ctrl), line:33:13, endln:33:17
        |vpiParent:
        \_hier_path: (ctrl.backEnd), line:33:13, endln:33:25
        |vpiName:ctrl
        |vpiActual:
        \_interface_inst: work@ControllerIF (work@BypassNetwork.ctrl), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:0
      |vpiActual:
      \_ref_obj: (work@BypassNetwork.backEnd), line:33:18, endln:33:25
        |vpiParent:
        \_hier_path: (ctrl.backEnd), line:33:13, endln:33:25
        |vpiName:backEnd
        |vpiFullName:work@BypassNetwork.backEnd
        |vpiActual:
        \_struct_net: (work@BypassNetwork.ctrl.BypassNetwork.backEnd.backEnd), line:18:21, endln:18:28
    |vpiLhs:
    \_ref_obj: (work@BypassNetwork.o), line:33:9, endln:33:10
      |vpiParent:
      \_cont_assign: , line:33:9, endln:33:25
      |vpiName:o
      |vpiFullName:work@BypassNetwork.o
      |vpiActual:
      \_logic_net: (work@BypassNetwork.o), line:33:9, endln:33:10
\_weaklyReferenced:
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (stall), line:4:11, endln:4:16
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:5:5, endln:5:10
  |vpiParent:
  \_typespec_member: (clear), line:5:11, endln:5:16
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (stall), line:4:11, endln:4:16
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:5:5, endln:5:10
  |vpiParent:
  \_typespec_member: (clear), line:5:11, endln:5:16
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
\_interface_typespec: (BypassNetwork), line:30:18, endln:30:31
  |vpiParent:
  \_interface_typespec: (ControllerIF), line:30:5, endln:30:17
  |vpiName:BypassNetwork
  |vpiIsModPort:1
\_interface_typespec: (ControllerIF), line:30:5, endln:30:17
  |vpiName:ControllerIF
\_logic_typespec: , line:14:8, endln:14:13
\_logic_net: (clk), line:14:14, endln:14:17
  |vpiTypespec:
  \_ref_typespec: (clk)
    |vpiParent:
    \_logic_net: (clk), line:14:14, endln:14:17
    |vpiFullName:clk
    |vpiActual:
    \_logic_typespec: , line:14:8, endln:14:13
  |vpiName:clk
  |vpiNetType:36
\_logic_typespec: , line:14:8, endln:14:13
  |vpiParent:
  \_logic_net: (clk), line:14:14, endln:14:17
\_logic_typespec: , line:15:14, endln:15:17
\_interface_typespec: (BypassNetwork), line:30:18, endln:30:31
  |vpiParent:
  \_interface_typespec: (ControllerIF), line:30:5, endln:30:17
  |vpiName:BypassNetwork
  |vpiIsModPort:1
\_interface_typespec: (ControllerIF), line:30:5, endln:30:17
  |vpiName:ControllerIF
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfBinding/dut.sv | ${SURELOG_DIR}/build/regression/InterfBinding/roundtrip/dut_000.sv | 14 | 36 |