0.7
2020.2
Oct 14 2022
05:20:55
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sim_1/new/TB_Ripple_Counter_4bit.v,1679817285,verilog,,,,TB_Ripple_Counter_4bit,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v,1679815110,verilog,,,,universalShiftRegister,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/Binary_Counter_4_Par_Load.v,1679815428,verilog,,,,Binary_Counter_4_Par_Load,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/D_FIFO.v,1679800680,verilog,,D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v,,D_FIFO,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/D_Flip_Flop.v,1679817558,verilog,,D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/Ripple_Counter_4bit.v,,D_Flip_Flop,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/Pro_5_35.v,1680182205,verilog,,D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/t_Prob_5_35.v,,Prob_5_35,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/Ripple_Counter_4bit.v,1679816935,verilog,,D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sim_1/new/TB_Ripple_Counter_4bit.v,,Ripple_Counter_4bit,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/mux_4_1.v,1679801252,verilog,,D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/4_universalShiftRegister.v,,mux_4_1,,,,,,,,
D:/Semester 2/Digital_Design/MidTermExam/MidTermExam.srcs/sources_1/new/t_Prob_5_35.v,1680182441,verilog,,,,t_Prob_5_35,,,,,,,,
