{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701664004544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701664004544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 23:26:44 2023 " "Processing started: Sun Dec  3 23:26:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701664004544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664004544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664004544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701664004774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701664004775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/finalcodes/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/player.v 2 2 " "Found 2 design units, including 2 entities, in source file /ut/ud2/ece241/finalcodes/player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010546 ""} { "Info" "ISGN_ENTITY_NAME" "2 player_control " "Found entity 2: player_control" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/memory.v 4 4 " "Found 4 design units, including 4 entities, in source file /ut/ud2/ece241/finalcodes/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010547 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_control " "Found entity 2: ram_control" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010547 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_datapath " "Found entity 3: ram_datapath" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010547 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM " "Found entity 4: RAM" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010547 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(153) " "Verilog HDL information at keyboard.v(153): always construct contains both blocking and non-blocking assignments" {  } { { "../finalcodes/keyboard.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701664010549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/keyboard.v 2 2 " "Found 2 design units, including 2 entities, in source file /ut/ud2/ece241/finalcodes/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "../finalcodes/keyboard.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010550 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard_inner_driver " "Found entity 2: keyboard_inner_driver" {  } { { "../finalcodes/keyboard.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/finalcodes/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "../finalcodes/hex.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/audio.v 2 2 " "Found 2 design units, including 2 entities, in source file /ut/ud2/ece241/finalcodes/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_player " "Found entity 1: audio_player" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010552 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_memory " "Found entity 2: audio_memory" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701664010583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_inst " "Elaborating entity \"player\" for hierarchy \"player:player_inst\"" {  } { { "../finalcodes/top.v" "player_inst" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_control player:player_inst\|player_control:control " "Elaborating entity \"player_control\" for hierarchy \"player:player_inst\|player_control:control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010589 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(52) " "Verilog HDL Case Statement information at player.v(52): all case item expressions in this case statement are onehot" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 player.v(73) " "Verilog HDL assignment warning at player.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 player.v(74) " "Verilog HDL assignment warning at player.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(72) " "Verilog HDL Case Statement information at player.v(72): all case item expressions in this case statement are onehot" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ld player.v(38) " "Output port \"ld\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p player.v(38) " "Output port \"p\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ps player.v(38) " "Output port \"ps\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pn player.v(38) " "Output port \"pn\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pp player.v(38) " "Output port \"pp\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701664010591 "|top|player:player_inst|player_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_press_driver keyboard_press_driver:keyboard_driver " "Elaborating entity \"keyboard_press_driver\" for hierarchy \"keyboard_press_driver:keyboard_driver\"" {  } { { "../finalcodes/top.v" "keyboard_driver" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_inner_driver keyboard_press_driver:keyboard_driver\|keyboard_inner_driver:kbd " "Elaborating entity \"keyboard_inner_driver\" for hierarchy \"keyboard_press_driver:keyboard_driver\|keyboard_inner_driver:kbd\"" {  } { { "../finalcodes/keyboard.v" "kbd" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_player audio_player:audio_player_inst " "Elaborating entity \"audio_player\" for hierarchy \"audio_player:audio_player_inst\"" {  } { { "../finalcodes/top.v" "audio_player_inst" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 audio.v(23) " "Verilog HDL assignment warning at audio.v(23): truncated value with size 32 to match size of target (10)" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701664010598 "|top|audio_player:audio_player_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory audio_player:audio_player_inst\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"audio_player:audio_player_inst\|memory:mem\"" {  } { { "../finalcodes/audio.v" "mem" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_memory audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem " "Elaborating entity \"audio_memory\" for hierarchy \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\"" {  } { { "../finalcodes/memory.v" "audio_mem" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010600 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 audio.v(42) " "Verilog HDL warning at audio.v(42): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701664010609 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 audio.v(39) " "Net \"rom.data_a\" at audio.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701664010617 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 audio.v(39) " "Net \"rom.waddr_a\" at audio.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701664010617 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 audio.v(39) " "Net \"rom.we_a\" at audio.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701664010617 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hex_display " "Elaborating entity \"hex\" for hierarchy \"hex:hex_display\"" {  } { { "../finalcodes/top.v" "hex_display" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010631 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/toplevel.ram0_audio_memory_bcb10e97.hdl.mif " "Parameter INIT_FILE set to db/toplevel.ram0_audio_memory_bcb10e97.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701664010878 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701664010878 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701664010878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664010930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/toplevel.ram0_audio_memory_bcb10e97.hdl.mif " "Parameter \"INIT_FILE\" = \"db/toplevel.ram0_audio_memory_bcb10e97.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701664010930 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701664010930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avd1 " "Found entity 1: altsyncram_avd1" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701664010968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664010968 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a8 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a9 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a10 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a11 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a12 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a13 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a14 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a15 " "Synthesized away node \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011023 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem|altsyncram:rom_rtl_0|altsyncram_avd1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701664011023 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701664011023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701664011046 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[8\] GND " "Pin \"AUDIO_OUT\[8\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[9\] GND " "Pin \"AUDIO_OUT\[9\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[10\] GND " "Pin \"AUDIO_OUT\[10\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[11\] GND " "Pin \"AUDIO_OUT\[11\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[12\] GND " "Pin \"AUDIO_OUT\[12\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[13\] GND " "Pin \"AUDIO_OUT\[13\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[14\] GND " "Pin \"AUDIO_OUT\[14\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_OUT\[15\] GND " "Pin \"AUDIO_OUT\[15\]\" is stuck at GND" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701664011051 "|top|AUDIO_OUT[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701664011051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701664011071 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\|altsyncram:rom_rtl_0\|altsyncram_avd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_avd1.tdf" "" { Text "D:/UT/UD2/ECE241/Final/db/altsyncram_avd1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } } { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } } { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664011091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UT/UD2/ECE241/Final/output_files/toplevel.map.smsg " "Generated suppressed messages file D:/UT/UD2/ECE241/Final/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664011114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701664011215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701664011215 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011256 "|top|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011256 "|top|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701664011256 "|top|PS2_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701664011256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701664011256 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701664011256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701664011256 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701664011256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701664011256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701664011273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 23:26:51 2023 " "Processing ended: Sun Dec  3 23:26:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701664011273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701664011273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701664011273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701664011273 ""}
