Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 14 12:47:47 2026
| Host         : PortatilAinara running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ascensor_timing_summary_routed.rpt -pb Ascensor_timing_summary_routed.pb -rpx Ascensor_timing_summary_routed.rpx -warn_on_violation
| Design       : Ascensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.414        0.000                      0                  105        0.198        0.000                      0                  105        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.414        0.000                      0                  105        0.198        0.000                      0                  105        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.828ns (18.315%)  route 3.693ns (81.685%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.311    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=11, routed)          1.700     7.468    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     7.592 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[2]_i_2/O
                         net (fo=2, routed)           0.433     8.025    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.149 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_6/O
                         net (fo=31, routed)          1.559     9.708    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[1]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.832 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[10]_i_1/O
                         net (fo=1, routed)           0.000     9.832    u_piso_actual/u_piso_decoder_n_17
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[10]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.077    15.246    u_piso_actual/timer_cnt_piso_reg[10]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.828ns (18.356%)  route 3.683ns (81.644%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.311    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=11, routed)          1.700     7.468    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     7.592 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[2]_i_2/O
                         net (fo=2, routed)           0.433     8.025    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.149 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_6/O
                         net (fo=31, routed)          1.549     9.698    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[1]
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.822 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[11]_i_1/O
                         net (fo=1, routed)           0.000     9.822    u_piso_actual/u_piso_decoder_n_16
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[11]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.081    15.250    u_piso_actual/timer_cnt_piso_reg[11]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.948ns (45.277%)  route 2.354ns (54.723%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.014     9.628    u_fsm/timer_cnt_espera_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169    15.096    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.948ns (45.277%)  route 2.354ns (54.723%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.014     9.628    u_fsm/timer_cnt_espera_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169    15.096    u_fsm/timer_cnt_espera_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.948ns (45.277%)  route 2.354ns (54.723%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.014     9.628    u_fsm/timer_cnt_espera_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169    15.096    u_fsm/timer_cnt_espera_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.948ns (45.277%)  route 2.354ns (54.723%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.014     9.628    u_fsm/timer_cnt_espera_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169    15.096    u_fsm/timer_cnt_espera_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.948ns (45.277%)  route 2.354ns (54.723%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.014     9.628    u_fsm/timer_cnt_espera_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169    15.096    u_fsm/timer_cnt_espera_reg[4]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.948ns (45.186%)  route 2.363ns (54.814%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.022     9.637    u_fsm/timer_cnt_espera_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169    15.121    u_fsm/timer_cnt_espera_reg[5]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.948ns (45.186%)  route 2.363ns (54.814%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.022     9.637    u_fsm/timer_cnt_espera_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169    15.121    u_fsm/timer_cnt_espera_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.948ns (45.186%)  route 2.363ns (54.814%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.723     5.326    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     5.804 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.647    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.301     6.948 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.948    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.461 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.578    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.807 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.497     8.305    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.310     8.615 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.022     9.637    u_fsm/timer_cnt_espera_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y90          FDCE (Setup_fdce_C_CE)      -0.169    15.121    u_fsm/timer_cnt_espera_reg[7]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q
                         net (fo=5, routed)           0.073     1.744    u_fsm/Q[5]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.098     1.842 r  u_fsm/FSM_onehot_senial_estado_actual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    u_fsm/FSM_onehot_senial_estado_actual[3]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.121     1.644    u_fsm/FSM_onehot_senial_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.187     1.875    u_fsm/Q[4]
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.043     1.918 r  u_fsm/FSM_onehot_senial_estado_actual[5]_i_2/O
                         net (fo=1, routed)           0.000     1.918    u_fsm/FSM_onehot_senial_estado_actual[5]_i_2_n_0
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.131     1.654    u_fsm/FSM_onehot_senial_estado_actual_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.187     1.875    u_fsm/Q[4]
    SLICE_X2Y95          LUT3 (Prop_lut3_I1_O)        0.045     1.920 r  u_fsm/FSM_onehot_senial_estado_actual[4]_i_1/O
                         net (fo=1, routed)           0.000     1.920    u_fsm/FSM_onehot_senial_estado_actual[4]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.120     1.643    u_fsm/FSM_onehot_senial_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_piso_actual/timer_cnt_piso_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  u_piso_actual/timer_cnt_piso_reg[0]/Q
                         net (fo=4, routed)           0.188     1.873    u_piso_actual/u_piso_decoder/Q[0]
    SLICE_X6Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_piso_actual/u_piso_decoder_n_27
    SLICE_X6Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y91          FDCE (Hold_fdce_C_D)         0.120     1.641    u_piso_actual/timer_cnt_piso_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          0.183     1.846    u_piso_actual/piso_actual[0]
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  u_piso_actual/piso_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    u_piso_actual/piso_actual[0]_i_1_n_0
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.874     2.039    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDPE (Hold_fdpe_C_D)         0.091     1.613    u_piso_actual/piso_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          0.211     1.899    u_piso_actual/piso_actual[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.944 r  u_piso_actual/piso_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u_piso_actual/piso_actual[2]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.878     2.043    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.120     1.644    u_piso_actual/piso_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_fsm/timer_cnt_espera_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  u_fsm/timer_cnt_espera_reg[0]/Q
                         net (fo=2, routed)           0.233     1.919    u_fsm/timer_cnt_espera[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.964 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     1.642    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.871%)  route 0.248ns (57.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=11, routed)          0.248     1.906    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  u_piso_actual/u_piso_decoder/request_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.951    u_piso_actual/u_piso_decoder/request_reg[1]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.609    u_piso_actual/u_piso_decoder/request_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.334%)  route 0.253ns (57.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=11, routed)          0.253     1.912    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  u_piso_actual/u_piso_decoder/request_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    u_piso_actual/u_piso_decoder/request_reg[0]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.609    u_piso_actual/u_piso_decoder/request_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.206ns (43.147%)  route 0.271ns (56.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.271     1.959    u_fsm/Q[4]
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.042     2.001 r  u_fsm/timer_cnt_espera[28]_i_2/O
                         net (fo=1, routed)           0.000     2.001    u_fsm/timer_cnt_espera[28]_i_2_n_0
    SLICE_X1Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[28]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.107     1.646    u_fsm/timer_cnt_espera_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     u_fsm/timer_cnt_espera_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     u_fsm/timer_cnt_espera_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     u_fsm/timer_cnt_espera_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.228ns  (logic 4.340ns (47.029%)  route 4.888ns (52.971%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=16, routed)          1.587     7.371    u_piso_actual/piso_actual[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.152     7.523 r  u_piso_actual/LEDS_PISOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.301    10.824    LEDS_PISOS_OBUF[3]
    G13                  OBUF (Prop_obuf_I_O)         3.732    14.555 r  LEDS_PISOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.555    LEDS_PISOS[3]
    G13                                                               r  LEDS_PISOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 4.354ns (48.998%)  route 4.532ns (51.002%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          1.184     6.967    u_piso_actual/piso_actual[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.152     7.119 r  u_piso_actual/LEDS_PISOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.348    10.467    LEDS_PISOS_OBUF[0]
    D14                  OBUF (Prop_obuf_I_O)         3.746    14.212 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.212    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.371ns (49.966%)  route 4.377ns (50.034%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          1.041     6.824    u_piso_actual/piso_actual[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.152     6.976 r  u_piso_actual/LEDS_DISPLAYS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.336    10.312    LEDS_DISPLAYS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    14.076 r  LEDS_DISPLAYS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.076    LEDS_DISPLAYS[1]
    R10                                                               r  LEDS_DISPLAYS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 4.371ns (52.486%)  route 3.957ns (47.514%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          1.039     6.821    u_piso_actual/piso_actual[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.152     6.973 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.918     9.891    LEDS_DISPLAYS_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    13.654 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.654    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 4.336ns (52.045%)  route 3.995ns (47.955%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.311    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=11, routed)          1.325     7.093    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.150     7.243 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.670     9.912    LEDS_PISO_deseado_OBUF[3]
    H16                  OBUF (Prop_obuf_I_O)         3.730    13.642 r  LEDS_PISO_deseado_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.642    LEDS_PISO_deseado[3]
    H16                                                               r  LEDS_PISO_deseado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.102ns (50.218%)  route 4.066ns (49.782%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.311    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  u_piso_actual/u_piso_decoder/request_reg_reg[2]/Q
                         net (fo=11, routed)          1.965     7.733    u_piso_actual/u_piso_decoder/piso_deseado[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I2_O)        0.124     7.857 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.101     9.958    LEDS_PISO_deseado_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.522    13.480 r  LEDS_PISO_deseado_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.480    LEDS_PISO_deseado[0]
    F16                                                               r  LEDS_PISO_deseado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.361ns (53.495%)  route 3.791ns (46.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.311    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=11, routed)          0.890     6.657    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.809 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.901     9.710    LEDS_PISO_deseado_OBUF[2]
    F13                  OBUF (Prop_obuf_I_O)         3.753    13.463 r  LEDS_PISO_deseado_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.463    LEDS_PISO_deseado[2]
    F13                                                               r  LEDS_PISO_deseado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.095ns (51.322%)  route 3.884ns (48.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=16, routed)          1.587     7.371    u_piso_actual/piso_actual[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     7.495 r  u_piso_actual/LEDS_PISOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.297     9.792    LEDS_PISOS_OBUF[1]
    G16                  OBUF (Prop_obuf_I_O)         3.515    13.306 r  LEDS_PISOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.306    LEDS_PISOS[1]
    G16                                                               r  LEDS_PISOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 4.126ns (52.575%)  route 3.722ns (47.425%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          1.041     6.824    u_piso_actual/piso_actual[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.124     6.948 r  u_piso_actual/LEDS_PISOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.681     9.629    LEDS_PISOS_OBUF[2]
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.175 r  LEDS_PISOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.175    LEDS_PISOS[2]
    E16                                                               r  LEDS_PISOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.692ns  (logic 4.192ns (54.502%)  route 3.500ns (45.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.726     5.329    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.033     6.880    u_piso_actual/piso_actual[2]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.004 r  u_piso_actual/LEDS_DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.467     9.470    LEDS_DISPLAYS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.021 r  LEDS_DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.021    LEDS_DISPLAYS[3]
    K13                                                               r  LEDS_DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.377ns (75.303%)  route 0.452ns (24.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=5, routed)           0.452     2.116    LEDS_INDICADORES_ESTADOS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.352 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.352    LEDS_INDICADORES_ESTADOS[1]
    K15                                                               r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.415ns (75.138%)  route 0.468ns (24.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=4, routed)           0.468     2.156    LEDS_INDICADORES_ESTADOS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.407 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.407    LEDS_INDICADORES_ESTADOS[3]
    N14                                                               r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.362ns (70.070%)  route 0.582ns (29.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=6, routed)           0.582     2.246    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.468 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.474ns (70.612%)  route 0.614ns (29.388%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          0.211     1.899    u_piso_actual/piso_actual[2]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.043     1.942 r  u_piso_actual/LEDS_DISPLAYS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.345    LEDS_DISPLAYS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.267     3.612 r  LEDS_DISPLAYS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.612    LEDS_DISPLAYS[2]
    K16                                                               r  LEDS_DISPLAYS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.435ns (68.538%)  route 0.659ns (31.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=7, routed)           0.659     2.310    LEDS_INDICADORES_ESTADOS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.617 r  LEDS_INDICADORES_ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.617    LEDS_INDICADORES_ESTADOS[2]
    J13                                                               r  LEDS_INDICADORES_ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.424ns (66.976%)  route 0.702ns (33.024%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=16, routed)          0.269     1.934    u_piso_actual/piso_actual[1]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  u_piso_actual/LEDS_DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.433     2.412    LEDS_DISPLAYS_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.650 r  LEDS_DISPLAYS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.650    LEDS_DISPLAYS[6]
    L18                                                               r  LEDS_DISPLAYS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.414ns (65.078%)  route 0.759ns (34.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=11, routed)          0.244     1.903    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.045     1.948 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.462    LEDS_PISO_deseado_OBUF[1]
    H14                  OBUF (Prop_obuf_I_O)         1.228     3.690 r  LEDS_PISO_deseado_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.690    LEDS_PISO_deseado[1]
    H14                                                               r  LEDS_PISO_deseado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.416ns (65.346%)  route 0.751ns (34.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.751     2.438    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.691 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.691    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.409ns (62.840%)  route 0.833ns (37.160%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=11, routed)          0.316     1.975    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.045     2.020 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.537    LEDS_PISO_deseado_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.760 r  LEDS_PISO_deseado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.760    LEDS_PISO_deseado[0]
    F16                                                               r  LEDS_PISO_deseado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.437ns (60.407%)  route 0.942ns (39.593%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=16, routed)          0.269     1.934    u_piso_actual/piso_actual[1]
    SLICE_X0Y95          LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  u_piso_actual/LEDS_DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.673     2.651    LEDS_DISPLAYS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.902 r  LEDS_DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.902    LEDS_DISPLAYS[3]
    K13                                                               r  LEDS_DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.016ns  (logic 1.631ns (23.247%)  route 5.385ns (76.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.747     7.016    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y94          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603     5.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.878ns  (logic 1.631ns (23.715%)  route 5.246ns (76.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.609     6.878    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y93          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603     5.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.729ns  (logic 1.631ns (24.238%)  route 5.098ns (75.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.461     6.729    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y92          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.729ns  (logic 1.631ns (24.238%)  route 5.098ns (75.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.461     6.729    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y92          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.729ns  (logic 1.631ns (24.238%)  route 5.098ns (75.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.461     6.729    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y92          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.729ns  (logic 1.631ns (24.238%)  route 5.098ns (75.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.461     6.729    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y92          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 1.631ns (24.784%)  route 4.950ns (75.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.312     6.581    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y91          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.631ns (25.355%)  route 4.802ns (74.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.164     6.433    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.433ns  (logic 1.631ns (25.355%)  route 4.802ns (74.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.164     6.433    u_piso_actual/request_reg_reg[2]_0
    SLICE_X6Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.631ns (25.976%)  route 4.648ns (74.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.638     4.145    u_fsm/RESET_IBUF
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.124     4.269 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.010     6.279    u_fsm/RESET
    SLICE_X2Y90          FDCE                                         f  u_fsm/timer_cnt_espera_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603     5.026    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.298ns (41.311%)  route 0.423ns (58.689%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.423     0.676    u_fsm/S_presencia_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.721 r  u_fsm/timer_cnt_espera[1]_i_1/O
                         net (fo=1, routed)           0.000     0.721    u_fsm/timer_cnt_espera[1]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.301ns (41.555%)  route 0.423ns (58.445%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.423     0.676    u_fsm/S_presencia_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.048     0.724 r  u_fsm/timer_cnt_espera[3]_i_1/O
                         net (fo=1, routed)           0.000     0.724    u_fsm/timer_cnt_espera[3]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.298ns (37.469%)  route 0.497ns (62.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.497     0.750    u_fsm/S_presencia_IBUF
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.795 r  u_fsm/timer_cnt_espera[5]_i_1/O
                         net (fo=1, routed)           0.000     0.795    u_fsm/timer_cnt_espera[5]_i_1_n_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.296ns (37.215%)  route 0.499ns (62.785%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.499     0.752    u_fsm/S_presencia_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.043     0.795 r  u_fsm/timer_cnt_espera[4]_i_1/O
                         net (fo=1, routed)           0.000     0.795    u_fsm/timer_cnt_espera[4]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.298ns (37.373%)  route 0.499ns (62.627%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.499     0.752    u_fsm/S_presencia_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.797 r  u_fsm/timer_cnt_espera[2]_i_1/O
                         net (fo=1, routed)           0.000     0.797    u_fsm/timer_cnt_espera[2]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.301ns (37.704%)  route 0.497ns (62.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.497     0.750    u_fsm/S_presencia_IBUF
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.048     0.798 r  u_fsm/timer_cnt_espera[7]_i_1/O
                         net (fo=1, routed)           0.000     0.798    u_fsm/timer_cnt_espera[7]_i_1_n_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.298ns (34.676%)  route 0.561ns (65.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.561     0.814    u_fsm/S_presencia_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.859 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     0.859    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.296ns (34.049%)  route 0.573ns (65.951%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.573     0.826    u_fsm/S_presencia_IBUF
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.043     0.869 r  u_fsm/timer_cnt_espera[8]_i_1/O
                         net (fo=1, routed)           0.000     0.869    u_fsm/timer_cnt_espera[8]_i_1_n_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.298ns (34.200%)  route 0.573ns (65.800%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.573     0.826    u_fsm/S_presencia_IBUF
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  u_fsm/timer_cnt_espera[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    u_fsm/timer_cnt_espera[6]_i_1_n_0
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.298ns (33.926%)  route 0.580ns (66.074%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.580     0.833    u_fsm/S_presencia_IBUF
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.878 r  u_fsm/timer_cnt_espera[10]_i_1/O
                         net (fo=1, routed)           0.000     0.878    u_fsm/timer_cnt_espera[10]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.876     2.041    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/C





