// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _padding2d_fix16_HH_
#define _padding2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct padding2d_fix16 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<7> > input_depth;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<14> > output_r_address1;
    sc_out< sc_logic > output_r_ce1;
    sc_out< sc_logic > output_r_we1;
    sc_out< sc_lv<16> > output_r_d1;


    // Module declarations
    padding2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(padding2d_fix16);

    ~padding2d_fix16();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > o_count_3_reg_286;
    sc_signal< sc_lv<14> > i_count_2_reg_297;
    sc_signal< sc_lv<7> > sext_ln5_1_fu_316_p1;
    sc_signal< sc_lv<7> > sext_ln5_1_reg_630;
    sc_signal< sc_lv<5> > trunc_ln13_fu_320_p1;
    sc_signal< sc_lv<5> > trunc_ln13_reg_635;
    sc_signal< sc_lv<5> > add_ln13_fu_324_p2;
    sc_signal< sc_lv<5> > add_ln13_reg_642;
    sc_signal< sc_lv<12> > mul_ln13_1_fu_338_p2;
    sc_signal< sc_lv<12> > mul_ln13_1_reg_647;
    sc_signal< sc_lv<10> > empty_fu_344_p1;
    sc_signal< sc_lv<10> > empty_reg_652;
    sc_signal< sc_lv<5> > trunc_ln13_1_fu_348_p1;
    sc_signal< sc_lv<5> > trunc_ln13_1_reg_657;
    sc_signal< sc_lv<5> > trunc_ln24_fu_352_p1;
    sc_signal< sc_lv<5> > trunc_ln24_reg_662;
    sc_signal< sc_lv<14> > zext_ln13_fu_359_p1;
    sc_signal< sc_lv<14> > zext_ln13_reg_667;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > zext_ln13_2_fu_362_p1;
    sc_signal< sc_lv<14> > zext_ln13_2_reg_673;
    sc_signal< sc_lv<14> > mul_ln13_fu_369_p2;
    sc_signal< sc_lv<14> > mul_ln13_reg_678;
    sc_signal< sc_lv<16> > zext_ln13_5_fu_375_p1;
    sc_signal< sc_lv<16> > zext_ln13_5_reg_683;
    sc_signal< sc_lv<5> > empty_35_fu_378_p2;
    sc_signal< sc_lv<16> > p_cast9_fu_383_p1;
    sc_signal< sc_lv<16> > p_cast9_reg_693;
    sc_signal< sc_lv<14> > p_cast6_fu_395_p1;
    sc_signal< sc_lv<16> > p_cast5_fu_404_p1;
    sc_signal< sc_lv<16> > p_cast5_reg_703;
    sc_signal< sc_lv<14> > zext_ln13_6_fu_423_p1;
    sc_signal< sc_lv<14> > zext_ln13_6_reg_708;
    sc_signal< sc_lv<14> > zext_ln13_7_fu_432_p1;
    sc_signal< sc_lv<5> > add_ln13_8_fu_446_p2;
    sc_signal< sc_lv<5> > add_ln13_9_fu_452_p2;
    sc_signal< sc_lv<5> > add_ln13_9_reg_724;
    sc_signal< sc_lv<5> > trunc_ln13_2_fu_458_p1;
    sc_signal< sc_lv<5> > trunc_ln13_2_reg_730;
    sc_signal< sc_lv<1> > icmp_ln13_fu_462_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > depth_fu_467_p2;
    sc_signal< sc_lv<5> > depth_reg_739;
    sc_signal< sc_lv<16> > add_ln21_fu_488_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln16_fu_477_p2;
    sc_signal< sc_lv<14> > i_count_fu_494_p2;
    sc_signal< sc_lv<14> > i_count_reg_752;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > add_ln24_1_fu_504_p2;
    sc_signal< sc_lv<16> > add_ln24_1_reg_757;
    sc_signal< sc_lv<1> > icmp_ln24_fu_509_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > height_fu_514_p2;
    sc_signal< sc_lv<5> > height_reg_767;
    sc_signal< sc_lv<14> > add_ln32_fu_520_p2;
    sc_signal< sc_lv<14> > add_ln32_reg_772;
    sc_signal< sc_lv<16> > add_ln21_1_fu_525_p2;
    sc_signal< sc_lv<16> > add_ln21_1_reg_777;
    sc_signal< sc_lv<1> > icmp_ln27_fu_529_p2;
    sc_signal< sc_lv<1> > icmp_ln27_reg_782;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<14> > add_ln32_1_fu_540_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<14> > o_count_6_fu_546_p2;
    sc_signal< sc_lv<14> > o_count_6_reg_796;
    sc_signal< sc_lv<14> > add_ln21_2_fu_557_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<14> > add_ln24_3_fu_578_p2;
    sc_signal< sc_lv<16> > o_count_4_fu_598_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln45_fu_587_p2;
    sc_signal< sc_lv<14> > add_ln13_6_fu_604_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<14> > add_ln13_7_fu_609_p2;
    sc_signal< sc_lv<5> > add_ln13_11_fu_614_p2;
    sc_signal< sc_lv<5> > add_ln13_12_fu_619_p2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<5> > indvars_iv2_reg_157;
    sc_signal< sc_lv<5> > indvars_iv_reg_167;
    sc_signal< sc_lv<14> > phi_ln13_reg_177;
    sc_signal< sc_lv<14> > indvars_iv10_reg_187;
    sc_signal< sc_lv<16> > o_count_0_reg_197;
    sc_signal< sc_lv<14> > i_count_0_reg_209;
    sc_signal< sc_lv<5> > depth_0_reg_221;
    sc_signal< sc_lv<16> > o_count_1_reg_232;
    sc_signal< sc_lv<14> > o_count_reg_242;
    sc_signal< sc_lv<14> > o_count_2_reg_253;
    sc_signal< sc_lv<14> > i_count_1_reg_264;
    sc_signal< sc_lv<5> > height_0_reg_275;
    sc_signal< sc_lv<14> > ap_phi_mux_o_count_3_phi_fu_289_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<16> > o_count_5_reg_307;
    sc_signal< sc_lv<64> > zext_ln20_fu_483_p1;
    sc_signal< sc_lv<64> > zext_ln31_fu_535_p1;
    sc_signal< sc_lv<64> > zext_ln31_1_fu_552_p1;
    sc_signal< sc_lv<64> > zext_ln40_fu_562_p1;
    sc_signal< sc_lv<64> > zext_ln40_1_fu_573_p1;
    sc_signal< sc_lv<64> > zext_ln49_fu_593_p1;
    sc_signal< sc_lv<6> > sext_ln5_1_fu_316_p0;
    sc_signal< sc_lv<6> > trunc_ln13_fu_320_p0;
    sc_signal< sc_lv<7> > mul_ln13_1_fu_338_p0;
    sc_signal< sc_lv<5> > mul_ln13_1_fu_338_p1;
    sc_signal< sc_lv<6> > trunc_ln24_fu_352_p0;
    sc_signal< sc_lv<6> > sext_ln5_fu_356_p0;
    sc_signal< sc_lv<7> > sext_ln5_fu_356_p1;
    sc_signal< sc_lv<7> > mul_ln13_fu_369_p0;
    sc_signal< sc_lv<7> > mul_ln13_fu_369_p1;
    sc_signal< sc_lv<5> > empty_36_fu_399_p2;
    sc_signal< sc_lv<10> > p_cast7_fu_391_p1;
    sc_signal< sc_lv<10> > p_cast4_fu_408_p1;
    sc_signal< sc_lv<10> > add_ln13_1_fu_412_p2;
    sc_signal< sc_lv<10> > add_ln13_2_fu_417_p2;
    sc_signal< sc_lv<6> > add_ln13_3_fu_427_p0;
    sc_signal< sc_lv<6> > p_cast8_fu_387_p1;
    sc_signal< sc_lv<6> > add_ln13_3_fu_427_p2;
    sc_signal< sc_lv<5> > add_ln13_4_fu_436_p2;
    sc_signal< sc_lv<5> > add_ln13_5_fu_441_p2;
    sc_signal< sc_lv<5> > trunc_ln16_fu_473_p1;
    sc_signal< sc_lv<16> > add_ln24_fu_499_p2;
    sc_signal< sc_lv<14> > add_ln41_fu_567_p2;
    sc_signal< sc_lv<5> > trunc_ln45_fu_583_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<12> > mul_ln13_1_fu_338_p00;
    sc_signal< sc_lv<12> > mul_ln13_1_fu_338_p10;
    sc_signal< sc_lv<14> > mul_ln13_fu_369_p00;
    sc_signal< sc_lv<14> > mul_ln13_fu_369_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_pp1_stage0;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<14> ap_const_lv14_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_11_fu_614_p2();
    void thread_add_ln13_12_fu_619_p2();
    void thread_add_ln13_1_fu_412_p2();
    void thread_add_ln13_2_fu_417_p2();
    void thread_add_ln13_3_fu_427_p0();
    void thread_add_ln13_3_fu_427_p2();
    void thread_add_ln13_4_fu_436_p2();
    void thread_add_ln13_5_fu_441_p2();
    void thread_add_ln13_6_fu_604_p2();
    void thread_add_ln13_7_fu_609_p2();
    void thread_add_ln13_8_fu_446_p2();
    void thread_add_ln13_9_fu_452_p2();
    void thread_add_ln13_fu_324_p2();
    void thread_add_ln21_1_fu_525_p2();
    void thread_add_ln21_2_fu_557_p2();
    void thread_add_ln21_fu_488_p2();
    void thread_add_ln24_1_fu_504_p2();
    void thread_add_ln24_3_fu_578_p2();
    void thread_add_ln24_fu_499_p2();
    void thread_add_ln32_1_fu_540_p2();
    void thread_add_ln32_fu_520_p2();
    void thread_add_ln41_fu_567_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_o_count_3_phi_fu_289_p4();
    void thread_ap_ready();
    void thread_depth_fu_467_p2();
    void thread_empty_35_fu_378_p2();
    void thread_empty_36_fu_399_p2();
    void thread_empty_fu_344_p1();
    void thread_height_fu_514_p2();
    void thread_i_count_fu_494_p2();
    void thread_icmp_ln13_fu_462_p2();
    void thread_icmp_ln16_fu_477_p2();
    void thread_icmp_ln24_fu_509_p2();
    void thread_icmp_ln27_fu_529_p2();
    void thread_icmp_ln45_fu_587_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_mul_ln13_1_fu_338_p0();
    void thread_mul_ln13_1_fu_338_p00();
    void thread_mul_ln13_1_fu_338_p1();
    void thread_mul_ln13_1_fu_338_p10();
    void thread_mul_ln13_1_fu_338_p2();
    void thread_mul_ln13_fu_369_p0();
    void thread_mul_ln13_fu_369_p00();
    void thread_mul_ln13_fu_369_p1();
    void thread_mul_ln13_fu_369_p10();
    void thread_mul_ln13_fu_369_p2();
    void thread_o_count_4_fu_598_p2();
    void thread_o_count_6_fu_546_p2();
    void thread_output_r_address0();
    void thread_output_r_address1();
    void thread_output_r_ce0();
    void thread_output_r_ce1();
    void thread_output_r_d0();
    void thread_output_r_d1();
    void thread_output_r_we0();
    void thread_output_r_we1();
    void thread_p_cast4_fu_408_p1();
    void thread_p_cast5_fu_404_p1();
    void thread_p_cast6_fu_395_p1();
    void thread_p_cast7_fu_391_p1();
    void thread_p_cast8_fu_387_p1();
    void thread_p_cast9_fu_383_p1();
    void thread_sext_ln5_1_fu_316_p0();
    void thread_sext_ln5_1_fu_316_p1();
    void thread_sext_ln5_fu_356_p0();
    void thread_sext_ln5_fu_356_p1();
    void thread_trunc_ln13_1_fu_348_p1();
    void thread_trunc_ln13_2_fu_458_p1();
    void thread_trunc_ln13_fu_320_p0();
    void thread_trunc_ln13_fu_320_p1();
    void thread_trunc_ln16_fu_473_p1();
    void thread_trunc_ln24_fu_352_p0();
    void thread_trunc_ln24_fu_352_p1();
    void thread_trunc_ln45_fu_583_p1();
    void thread_zext_ln13_2_fu_362_p1();
    void thread_zext_ln13_5_fu_375_p1();
    void thread_zext_ln13_6_fu_423_p1();
    void thread_zext_ln13_7_fu_432_p1();
    void thread_zext_ln13_fu_359_p1();
    void thread_zext_ln20_fu_483_p1();
    void thread_zext_ln31_1_fu_552_p1();
    void thread_zext_ln31_fu_535_p1();
    void thread_zext_ln40_1_fu_573_p1();
    void thread_zext_ln40_fu_562_p1();
    void thread_zext_ln49_fu_593_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
