// Seed: 3914247140
module module_0 #(
    parameter id_1 = 32'd28
) ();
  wire [!  -1 : -1 'd0] _id_1;
  wand [-1 : 1  >>  id_1] id_2;
  logic [id_1 : id_1] id_3;
  assign module_1.id_0 = 0;
  wire id_4;
  ;
  assign id_2 = id_3 + id_3 - !id_1 + id_3[-1];
endmodule
module module_1 #(
    parameter id_5 = 32'd20
) (
    output supply0 id_0,
    output supply0 id_1,
    output logic id_2,
    input wor id_3
    , _id_5
);
  logic [1  &&  1] id_6[1 : id_5];
  module_0 modCall_1 ();
  integer id_7;
  wire id_8;
  assign id_2 = id_7;
  always begin : LABEL_0
    $unsigned(4);
    ;
    id_2 = 1 - id_6[1];
  end
endmodule
