<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=2&amp;t=466" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-08-16T01:09:18-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=2&amp;t=466</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2005-08-16T01:09:18-07:00</updated>
<published>2005-08-16T01:09:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3788#p3788</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3788#p3788"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3788#p3788"><![CDATA[
Thanks, but I just wanted to know witch games actually used it. All MMC1 games I checked uses only F=1 and H=1 to have a bankswitching similar to UNROM.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Tue Aug 16, 2005 1:09 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anonymous]]></name></author>
<updated>2005-08-15T14:21:34-07:00</updated>
<published>2005-08-15T14:21:34-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3757#p3757</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3757#p3757"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3757#p3757"><![CDATA[
Ack, correction to above:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">if we're in 8 KB mode then <br />  chr a12 &lt;= ppu a12 <br />  chr a16..a13 &lt;= chr latch&#40;4 to 1&#41; <br />else <br />  chr a12 &lt;= chr latch&#40;0, ppu_a12&#41; <br />  chr a16..a13 &lt;= chr latch&#40;4 to 1, ppu_a12&#41; <br />end <br /></div><p>Statistics: Posted by Guest — Mon Aug 15, 2005 2:21 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anonymous]]></name></author>
<updated>2005-08-15T14:20:26-07:00</updated>
<published>2005-08-15T14:20:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3756#p3756</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3756#p3756"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3756#p3756"><![CDATA[
The hardware is nice and simple.  Every time you write to any register, it latches all 5 bits.  Let's call the config register CFHMM (ala Kevtris' MMC1 doc)<br /><br />The two bits that affect PRG banking are:<br />bank32 = F is zero<br />prg_xor_a14 = (H is zero) and (F is not zero)<br /><br />Pretend there are 4 banking registers instead of 3 (chr low, chr high, prg low, prg high, with prg high being all 1's or all 0's depending on which bank is the switchable one)  Then we can talk about PRG and CHR behaving mostly the same.<br /><br />prg latch(x, y)<br />  means to read bit x from latch y<br />(where latch 0 is switchable, latch 1 is the fixed one, and x from 0..3)<br /><br />if bank32 then<br />  prg a14 &lt;= cpu a14<br />  prg a17..a15 &lt;= prg latch(3 to 1, 0)<br />else<br />  prg a14 &lt;= prg latch(0, cpu_a14 xor prg_xor_a14)<br />  prg a17..a15 &lt;= prg latch(3 to 1, cpu_a14 xor prg_xor_a14)<br />end<br /><br />same thing for chr, except there is no xoring going on:<br /><br />chr latch(x, y)<br />  means to read bit x from latch y<br />(where y is 0..1 and x from 0..4)<br /><br />if we're in 8 KB mode then<br />  chr a12 &lt;= ppu a12<br />  chr a16..a13 &lt;= chr latch(4 to 1)<br />else<br />  chr a12 &lt;= chr latch(0)<br />  chr a16..a13 &lt;= chr latch(4 to 1)<br />end<br /><br /><br />A few examples:<br /><br />if you MMC1_write 0x01 to $E000 while in 16 KB banking mode (i.e. config has F=1, H=1, same as after a reset) then you'll access<br />$8000..$BFFF - second 16 KB of ROM<br />$C000..$FFFF - last 16 KB of ROM<br /><br />if you then re-write config to have F=0, H=x (H is ignored when F=0)<br /><br />$8000..$BFFF - accesses first 16 KB of ROM (a14=0, upper bits = 1&amp;0xE=0)<br />$C000..$FFFF - accesses second 16 KB of ROM (a14=1, upper bits = 1&amp;0xE=0)<br /><br />If you MMC1_write 0x13 to $E000 then<br /><br />F=1, H=1 gives you:<br />$8000 - 19th 16KB page of ROM<br />$C000 - last 16KB page of ROM (a14 ^ H = 1's)<br /><br />if you then write H=0, then<br />$8000 - first page of ROM (fixed page, but a14 ^ H = 0's)<br />$C000 - 19th 16KB page of ROM<br /><br />if you write F=0 then:<br />$8000 - 18th 16 KB page<br />$9000 - 19th 16 KB page<br /><br />if you then write F=1 again:<br />$8000 - first page of ROM (fixed page, but a14 ^ H = 0's)<br />$C000 - 19th 16KB page of ROM<br />(i.e. no data is lost when you start ignoring the low bit for 32 KB mode)<br /><br /><br />CHR behaves the same way when switching between 4KB and 8 KB mode, just shift all the addresses down by 2 (a14-&gt;a12, etc...)<br /><br />The existing docs were written with emus in mind, not with how the hardware actually works.  The latches get written when you write them, and there is a seperate control register that affects how those latches are output on the pins of the MMC1 chip.<br /><br />This is also true for the SOROM and SUROM boards (and possibly the mythical HVC-SVROM board, if I can ever win an auction for a FF1+2 cart), which use one of the CHR banking output pins to instead control WRAM (SOROM, CHR_a16 -&gt; WRAM_a13), ROM (SUROM, CHR_a16-&gt;PRG_a18), or both (SVROM possibly, with CHR_a15 and CHR_a16 used, dunno).  So you could theoretically pull some tricks like filling WRAM with different data in the low and high banks and being able to tell when the PPU is accessing $0000..$0FFF or $1000..$1FFF (can't imagine a real use for it tho)<br /><br />Having said all this, I dunno any games that muck with the control register much, but I haven't really looked either.<p>Statistics: Posted by Guest — Mon Aug 15, 2005 2:20 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2005-08-06T02:48:37-07:00</updated>
<published>2005-08-06T02:48:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3505#p3505</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3505#p3505"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3505#p3505"><![CDATA[
Heh, I've another MMC1 question. Is there a licenced game that swaps between 32kb and 16kb bankswitching, and/or high/low PRG aera switching ? I would be interessted to see this in pratice. There is a doc explaining that, but it written in a incredibly-heavy way and I din't totally get it.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sat Aug 06, 2005 2:48 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2005-08-05T13:57:35-07:00</updated>
<published>2005-08-05T13:57:35-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3482#p3482</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3482#p3482"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3482#p3482"><![CDATA[
So, if the 5th bit is set, you can neither read or write to the SRAM, so it's content is safe for power-down and it could be safe to turn off the console without having to hold the reset button, right ? (However, the MMC5 allows to read and not write, and I also think that no games uses it, exept before reset).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Aug 05, 2005 1:57 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2005-08-05T13:10:15-07:00</updated>
<published>2005-08-05T13:10:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3481#p3481</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3481#p3481"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3481#p3481"><![CDATA[
Kinda yeah<br /><br /><!-- m --><a class="postlink" href="http://www.tripoint.org/kevtris/mappers/mmc1/index.html">http://www.tripoint.org/kevtris/mappers/mmc1/index.html</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Fri Aug 05, 2005 1:10 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2005-08-05T13:00:06-07:00</updated>
<published>2005-08-05T13:00:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3480#p3480</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3480#p3480"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3480#p3480"><![CDATA[
<div class="quotetitle">hap wrote:</div><div class="quotecontent"><br />That's the WRAM protection bit, I don't think many games use it.<br /></div><br />Huh ? WRAM protection, like the MMC5's $5002/$5003 ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Aug 05, 2005 1:00 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[hap]]></name></author>
<updated>2005-08-05T04:31:47-07:00</updated>
<published>2005-08-05T04:31:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3465#p3465</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3465#p3465"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3465#p3465"><![CDATA[
That's the WRAM protection bit, I don't think many games use it.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=115">hap</a> — Fri Aug 05, 2005 4:31 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2005-08-05T01:15:43-07:00</updated>
<published>2005-08-05T01:15:43-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3464#p3464</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3464#p3464"/>
<title type="html"><![CDATA[MMC1 reg3 question]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=466&amp;p=3464#p3464"><![CDATA[
It's know that all MMC1 registers are 5 bits whide.<br />So the reg3 that swaps the PRG banks is also 5 bits wide, that means it can swap 32 16kb banks or 16 32kb banks, so the total size is 512kb. However, the MMC1 doen't have any A18 outpout, and only DW3 and DW4 (+ other famicom only games) does uses one of the CHR lines to do the main 256kb selection, that's connected to A18.<br />So it the 5th bit simply unused, or am I misunderstanding something ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Fri Aug 05, 2005 1:15 am</p><hr />
]]></content>
</entry>
</feed>