

================================================================
== Vivado HLS Report for 'fe_top'
================================================================
* Date:           Mon Apr 28 15:31:17 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        fe_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      3.81|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      80|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      64|
|Register         |        -|      -|      34|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      34|     144|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |grp_fu_66_p2     |   icmp   |      0|  0|  40|          32|           1|
    |phitmp_fu_72_p2  |   icmp   |      0|  0|  40|          32|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  80|          64|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |start       |  32|          3|   32|         96|
    |start_preg  |  32|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  64|          5|   64|        160|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+-----+-----------+
    |    Name    | FF | Bits| Const Bits|
    +------------+----+-----+-----------+
    |ap_CS_fsm   |   2|    2|          0|
    |start_preg  |  32|   32|          0|
    +------------+----+-----+-----------+
    |Total       |  34|   34|          0|
    +------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    fe_top    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    fe_top    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    fe_top    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    fe_top    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    fe_top    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    fe_top    | return value |
|start     | out |   32|   ap_none  |     start    |    pointer   |
|idle      |  in |   32|   ap_none  |     idle     |    pointer   |
|done      |  in |   32|   ap_none  |     done     |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

