// Generated by CIRCT firtool-1.62.0
module Dispatch(
  input        io_inst_packs_inst_valid_0,
               io_inst_packs_inst_valid_1,
  input  [2:0] io_inst_packs_fu_id_0,
               io_inst_packs_fu_id_1,
  input  [3:0] io_elem_num_0,
               io_elem_num_1,
  output       io_insts_disp_valid_0_0,
               io_insts_disp_valid_0_1,
               io_insts_disp_valid_1_0,
               io_insts_disp_valid_1_1,
               io_insts_disp_valid_2_0,
               io_insts_disp_valid_2_1,
               io_insts_disp_valid_3_0,
               io_insts_disp_valid_3_1
);

  wire [1:0] _GEN = {1'h0, io_elem_num_0 > io_elem_num_1};
  wire [7:0] _issue_queue_0_T_3 = 8'h1 << io_inst_packs_fu_id_0;
  wire [3:0] issue_queue_0 =
    io_inst_packs_fu_id_0 == 3'h4
      ? {2'h0, {2{io_inst_packs_inst_valid_0}} & 2'h1 << _GEN}
      : _issue_queue_0_T_3[3:0] & {4{io_inst_packs_inst_valid_0}};
  wire [7:0] _issue_queue_1_T_3 = 8'h1 << io_inst_packs_fu_id_1;
  wire [3:0] issue_queue_1 =
    io_inst_packs_fu_id_1 == 3'h4
      ? {2'h0, {2{io_inst_packs_inst_valid_1}} & 2'h1 << _GEN}
      : _issue_queue_1_T_3[3:0] & {4{io_inst_packs_inst_valid_1}};
  assign io_insts_disp_valid_0_0 = issue_queue_0[0] ? issue_queue_0[0] : issue_queue_1[0];
  assign io_insts_disp_valid_0_1 = issue_queue_0[0] & issue_queue_1[0];
  assign io_insts_disp_valid_1_0 = issue_queue_0[1] ? issue_queue_0[1] : issue_queue_1[1];
  assign io_insts_disp_valid_1_1 = issue_queue_0[1] & issue_queue_1[1];
  assign io_insts_disp_valid_2_0 = issue_queue_0[2] ? issue_queue_0[2] : issue_queue_1[2];
  assign io_insts_disp_valid_2_1 = issue_queue_0[2] & issue_queue_1[2];
  assign io_insts_disp_valid_3_0 = issue_queue_0[3] ? issue_queue_0[3] : issue_queue_1[3];
  assign io_insts_disp_valid_3_1 = issue_queue_0[3] & issue_queue_1[3];
endmodule

