Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct  2 20:23:14 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.235        0.000                      0                   22        0.177        0.000                      0                   22        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.235        0.000                      0                   22        0.177        0.000                      0                   22        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.199ns (25.630%)  route 3.479ns (74.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           1.121     8.141    uart_tx_unit/n_reg_reg[1]_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I2_O)        0.332     8.473 r  uart_tx_unit/n_reg[1]_i_2/O
                         net (fo=1, routed)           0.657     9.130    uart_tx_unit/n_next
    SLICE_X2Y52          LUT4 (Prop_lut4_I2_O)        0.124     9.254 r  uart_tx_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.568     9.822    uart_tx_unit/n_reg[1]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/n_reg_reg[1]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)       -0.016    15.058    uart_tx_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.429ns (32.120%)  route 3.020ns (67.880%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.644     8.888    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.326     9.214 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     9.593    uart_tx_unit/s_next
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y50          FDCE (Setup_fdce_C_CE)      -0.205    14.869    uart_tx_unit/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.429ns (32.120%)  route 3.020ns (67.880%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.644     8.888    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.326     9.214 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     9.593    uart_tx_unit/s_next
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[1]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y50          FDCE (Setup_fdce_C_CE)      -0.205    14.869    uart_tx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.429ns (32.120%)  route 3.020ns (67.880%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.644     8.888    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.326     9.214 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     9.593    uart_tx_unit/s_next
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y50          FDCE (Setup_fdce_C_CE)      -0.205    14.869    uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.429ns (32.120%)  route 3.020ns (67.880%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 f  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 f  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.644     8.888    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.326     9.214 r  uart_tx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     9.593    uart_tx_unit/s_next
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[3]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y50          FDCE (Setup_fdce_C_CE)      -0.205    14.869    uart_tx_unit/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.429ns (33.780%)  route 2.801ns (66.220%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.804     9.048    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.326     9.374 r  uart_tx_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.374    uart_tx_unit/n_reg[2]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/n_reg_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.081    15.155    uart_tx_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_unit/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 1.429ns (34.309%)  route 2.736ns (65.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.739     8.983    baud_gen_unit/r_reg_reg[1]_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.326     9.309 r  baud_gen_unit/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.309    baud_gen_unit/r_next[1]
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    baud_gen_unit/CLK
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.029    15.116    baud_gen_unit/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.429ns (35.076%)  route 2.645ns (64.924%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.648     8.892    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.326     9.218 r  uart_tx_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.218    uart_tx_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.077    15.151    uart_tx_unit/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_unit/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.429ns (36.160%)  route 2.523ns (63.840%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.526     8.770    baud_gen_unit/r_reg_reg[1]_0
    SLICE_X4Y54          LUT4 (Prop_lut4_I2_O)        0.326     9.096 r  baud_gen_unit/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.096    baud_gen_unit/r_next[5]
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[5]/C
                         clock pessimism              0.296    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X4Y54          FDCE (Setup_fdce_C_D)        0.031    15.140    baud_gen_unit/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.429ns (36.237%)  route 2.514ns (63.763%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=3, routed)           1.133     6.695    baud_gen_unit/r_reg[6]
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.324     7.019 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.865     7.884    baud_gen_unit/r_reg_reg[2]_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.360     8.244 r  baud_gen_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=9, routed)           0.517     8.761    uart_tx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.326     9.087 r  uart_tx_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.087    uart_tx_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    uart_tx_unit/CLK
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.077    15.151    uart_tx_unit/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_unit/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=5, routed)           0.108     1.723    baud_gen_unit/r_reg[2]
    SLICE_X5Y54          LUT4 (Prop_lut4_I2_O)        0.048     1.771 r  baud_gen_unit/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    baud_gen_unit/r_next[3]
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.989    baud_gen_unit/CLK
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.107     1.594    baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_tx_unit/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_tx_unit/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.132     1.751    uart_tx_unit/s_reg[1]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  uart_tx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.796    uart_tx_unit/s_reg[3]_i_2_n_0
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.992    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.092     1.569    uart_tx_unit/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 baud_gen_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_unit/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.318%)  route 0.133ns (41.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  baud_gen_unit/r_reg_reg[7]/Q
                         net (fo=3, routed)           0.133     1.748    baud_gen_unit/r_reg[7]
    SLICE_X4Y54          LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  baud_gen_unit/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    baud_gen_unit/r_next[7]
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.989    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.092     1.566    baud_gen_unit/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.306%)  route 0.140ns (39.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    uart_tx_unit/CLK
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.140     1.781    uart_tx_unit/state_reg[0]
    SLICE_X3Y50          LUT5 (Prop_lut5_I1_O)        0.048     1.829 r  uart_tx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uart_tx_unit/s_reg[2]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.992    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.107     1.597    uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.964%)  route 0.140ns (40.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    uart_tx_unit/CLK
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.140     1.781    uart_tx_unit/state_reg[0]
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.045     1.826 r  uart_tx_unit/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart_tx_unit/s_reg[1]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.992    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.091     1.581    uart_tx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.792%)  route 0.141ns (40.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    uart_tx_unit/CLK
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.141     1.782    uart_tx_unit/state_reg[0]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.827 r  uart_tx_unit/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_tx_unit/s_reg[0]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.992    uart_tx_unit/CLK
    SLICE_X3Y50          FDCE                                         r  uart_tx_unit/s_reg_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.092     1.582    uart_tx_unit/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.153%)  route 0.200ns (48.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    uart_tx_unit/CLK
    SLICE_X2Y50          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  uart_tx_unit/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.200     1.841    uart_tx_unit/state_reg[0]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.886 r  uart_tx_unit/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.886    uart_tx_unit/tx_next
    SLICE_X2Y51          FDPE                                         r  uart_tx_unit/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.992    uart_tx_unit/CLK
    SLICE_X2Y51          FDPE                                         r  uart_tx_unit/tx_reg_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y51          FDPE (Hold_fdpe_C_D)         0.120     1.613    uart_tx_unit/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    uart_tx_unit/CLK
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.829    uart_tx_unit/state_reg[1]
    SLICE_X2Y52          LUT4 (Prop_lut4_I0_O)        0.045     1.874 r  uart_tx_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    uart_tx_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.992    uart_tx_unit/CLK
    SLICE_X2Y52          FDCE                                         r  uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y52          FDCE (Hold_fdce_C_D)         0.120     1.597    uart_tx_unit/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_unit/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    baud_gen_unit/CLK
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=7, routed)           0.182     1.798    baud_gen_unit/r_reg[0]
    SLICE_X5Y54          LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  baud_gen_unit/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    baud_gen_unit/r_next[0]
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.989    baud_gen_unit/CLK
    SLICE_X5Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[0]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.092     1.566    baud_gen_unit/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 baud_gen_unit/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen_unit/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.474    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  baud_gen_unit/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.236     1.851    baud_gen_unit/r_reg[5]
    SLICE_X4Y54          LUT4 (Prop_lut4_I3_O)        0.043     1.894 r  baud_gen_unit/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    baud_gen_unit/r_next[6]
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.989    baud_gen_unit/CLK
    SLICE_X4Y54          FDCE                                         r  baud_gen_unit/r_reg_reg[6]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.107     1.581    baud_gen_unit/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    baud_gen_unit/r_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    baud_gen_unit/r_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    baud_gen_unit/r_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50    uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y52    uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y54    baud_gen_unit/r_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    baud_gen_unit/r_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    uart_tx_unit/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50    uart_tx_unit/FSM_sequential_state_reg_reg[0]/C



