* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 20 2024 18:29:58

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : Debounce_Sw2.N_10
T_7_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_7/in_0

End 

Net : Debounce_Sw2.N_9_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

End 

Net : Debounce_Sw2.N_9
T_7_9_wire_logic_cluster/lc_5/out
T_7_9_sp12_h_l_1
T_6_9_sp12_v_t_22
T_6_17_lc_trk_g0_1
T_6_17_wire_gbuf/in

End 

Net : Debounce_Sw2.N_23_cascade_
T_7_9_wire_logic_cluster/lc_3/ltout
T_7_9_wire_logic_cluster/lc_4/in_2

End 

Net : Debounce_Sw2.N_16_cascade_
T_7_9_wire_logic_cluster/lc_4/ltout
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : Debounce_Sw2.r_CountZ0Z_5
T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_4
T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_6
T_8_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : Debounce_Sw1.un1_r_Count_1lt11_0_cascade_
T_4_6_wire_logic_cluster/lc_4/ltout
T_4_6_wire_logic_cluster/lc_5/in_2

End 

Net : Debounce_Sw1.r_count15_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

End 

Net : Debounce_Sw1.un1_r_Count_1lt17_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : Debounce_Sw1.r_CountZ0Z_4
T_5_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_1

End 

Net : Debounce_Sw1.r_count15_i
T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_0_8_span4_horz_9
T_0_8_lc_trk_g0_1
T_0_8_wire_gbuf/in

End 

Net : Debounce_Sw1.un9_r_count_9
T_4_5_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_sp4_h_l_11
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_5/in_3

End 

Net : Debounce_Sw1.r_CountZ0Z_5
T_5_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_17
T_8_11_wire_logic_cluster/lc_0/out
T_8_9_sp4_v_t_45
T_7_10_lc_trk_g3_5
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_0/in_1

End 

Net : Debounce_Sw2.N_22_3
T_7_10_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g0_0
T_7_9_wire_logic_cluster/lc_5/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g0_0
T_7_9_wire_logic_cluster/lc_6/in_0

End 

Net : Debounce_Sw2.N_13
T_7_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_4/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : Debounce_Sw2.r_CountZ0Z_10
T_8_10_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_1/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_9
T_8_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_11
T_8_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g3_2
T_7_10_input_2_5
T_7_10_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_8
T_8_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : Debounce_Sw1.r_CountZ0Z_16
T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : Debounce_Sw1.un1_r_Count_1lto17_2
T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_3

End 

Net : Debounce_Sw1.r_CountZ0Z_10
T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_5/in_3

End 

Net : Debounce_Sw1.un1_r_Count_1lto11_1
T_4_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_5/in_3

End 

Net : Debounce_Sw2.r_CountZ0Z_3
T_8_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_2/in_1

End 

Net : Debounce_Sw1.r_CountZ0Z_9
T_5_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : Debounce_Sw2.un9_r_count_10_cascade_
T_7_9_wire_logic_cluster/lc_2/ltout
T_7_9_wire_logic_cluster/lc_3/in_2

End 

Net : Debounce_Sw1.r_CountZ0Z_17
T_5_7_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_37
T_4_5_lc_trk_g0_0
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

T_5_7_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g3_0
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_0/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_2
T_8_9_wire_logic_cluster/lc_1/out
T_8_9_sp4_h_l_7
T_7_9_lc_trk_g1_7
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_1
T_7_8_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : Debounce_Sw2.r_CountZ0Z_16
T_8_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_7/in_1

End 

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_19
T_4_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_0/in_3

End 

Net : Count_And_Toggle.r_CounterZ0Z_1
T_5_8_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_6/in_3

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_2/in_3

End 

Net : Count_And_Toggle.un2_r_counter_cry_18
T_4_9_wire_logic_cluster/lc_1/cout
T_4_9_wire_logic_cluster/lc_2/in_3

Net : Debounce_Sw1.r_CountZ0Z_11
T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g3_2
T_4_5_input_2_5
T_4_5_wire_logic_cluster/lc_5/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_2/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_0
T_5_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g3_3
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_4/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_3/in_3

End 

Net : Debounce_Sw2.r_CountZ0Z_15
T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : Debounce_Sw1.r_CountZ0Z_8
T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_5/in_0

End 

Net : Debounce_Sw2.r_CountZ0Z_0
T_7_8_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_2/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : Count_And_Toggle.r_CounterZ0Z_2
T_4_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g3_1
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : Count_And_Toggle.un2_r_counter_cry_17
T_4_9_wire_logic_cluster/lc_0/cout
T_4_9_wire_logic_cluster/lc_1/in_3

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_18
T_4_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : Debounce_Sw2.r_State_e_0_RNOZ0
T_7_9_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_44
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_4/cen

End 

Net : Debounce_Sw2.un9_r_count_0_a3_2
T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_6/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_14
T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_22_cascade_
T_4_9_wire_logic_cluster/lc_5/ltout
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : Count_And_Toggle.un2_r_counter_cry_21
T_4_9_wire_logic_cluster/lc_4/cout
T_4_9_wire_logic_cluster/lc_5/in_3

End 

Net : Debounce_Sw1.r_CountZ0Z_0
T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_2/in_3

End 

Net : Debounce_Sw1.un9_r_count_10_cascade_
T_4_6_wire_logic_cluster/lc_3/ltout
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : Debounce_Sw1.r_CountZ0Z_1
T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

End 

Net : Debounce_Sw1.r_CountZ0Z_3
T_5_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_2/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_3
T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_2/in_1

T_4_7_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_6/in_0

End 

Net : Debounce_Sw1.r_CountZ0Z_2
T_5_5_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_1/in_1

End 

Net : Debounce_Sw1.r_CountZ0Z_15
T_5_6_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g0_6
T_6_6_input_2_4
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : Debounce_Sw2.r_CountZ0Z_7
T_8_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g3_6
T_7_9_input_2_7
T_7_9_wire_logic_cluster/lc_7/in_2

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_6/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_4
T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_4/in_3

End 

Net : Debounce_Sw1.r_CountZ0Z_14
T_5_6_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_4/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_5
T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_4/in_1

End 

Net : Debounce_Sw1.r_CountZ0Z_7
T_5_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : Debounce_Sw1.r_CountZ0Z_6
T_5_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_4/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g0_5
T_6_5_input_2_5
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : Count_And_Toggle.r_CounterZ0Z_6
T_5_8_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g1_7
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : Count_And_Toggle.un2_r_counter_cry_20
T_4_9_wire_logic_cluster/lc_3/cout
T_4_9_wire_logic_cluster/lc_4/in_3

Net : Debounce_Sw2.r_CountZ0Z_12
T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_3/in_1

End 

Net : Debounce_Sw2.r_CountZ0Z_13
T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_4/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_7
T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_6/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_0/in_3

End 

Net : Count_And_Toggle.un2_r_counter_cry_19
T_4_9_wire_logic_cluster/lc_2/cout
T_4_9_wire_logic_cluster/lc_3/in_3

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_14
T_4_8_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : Count_And_Toggle.un2_r_counter_cry_13
T_4_8_wire_logic_cluster/lc_4/cout
T_4_8_wire_logic_cluster/lc_5/in_3

Net : Count_And_Toggle.r_CounterZ0Z_9
T_6_8_wire_logic_cluster/lc_5/out
T_5_8_sp4_h_l_2
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g3_5
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : Debounce_Sw1.r_CountZ0Z_13
T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_1

End 

Net : Debounce_Sw1.r_CountZ0Z_12
T_5_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_4/in_0

End 

Net : w_Switch_1
T_6_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_4
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_4
T_9_6_sp4_h_l_0
T_12_6_sp4_v_t_40
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_4
T_9_6_sp4_h_l_0
T_12_6_sp4_v_t_40
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_4
T_9_6_sp4_h_l_0
T_12_6_sp4_v_t_40
T_12_7_lc_trk_g3_0
T_12_7_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_4
T_9_6_sp4_h_l_0
T_12_6_sp4_v_t_40
T_12_8_lc_trk_g2_5
T_12_8_wire_logic_cluster/lc_1/in_0

End 

Net : Count_And_Toggle.r_CounterZ0Z_8
T_5_8_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g2_1
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_4_8_0_
T_4_8_wire_logic_cluster/carry_in_mux/cout
T_4_8_wire_logic_cluster/lc_0/in_3

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_9
T_4_8_wire_logic_cluster/lc_0/out
T_4_8_sp4_h_l_5
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_5/in_3

End 

Net : w_Switch_2
T_6_10_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_5/in_3

T_6_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_12_6_sp4_v_t_43
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_1/in_3

T_6_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_12_6_sp4_v_t_43
T_12_7_lc_trk_g3_3
T_12_7_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_12_6_sp4_v_t_43
T_12_7_lc_trk_g3_3
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_12_6_sp4_v_t_43
T_12_7_lc_trk_g3_3
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_5_7_0_
T_5_7_wire_logic_cluster/carry_in_mux/cout
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_8_11_0_
T_8_11_wire_logic_cluster/carry_in_mux/cout
T_8_11_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_4_9_0_
T_4_9_wire_logic_cluster/carry_in_mux/cout
T_4_9_wire_logic_cluster/lc_0/in_3

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_11
T_4_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : Count_And_Toggle.un2_r_counter_cry_10
T_4_8_wire_logic_cluster/lc_1/cout
T_4_8_wire_logic_cluster/lc_2/in_3

Net : Count_And_Toggle.r_CounterZ0Z_10
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_0/in_1

End 

Net : Count_And_Toggle.un4_i_enable_20
T_5_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_6/in_3

T_5_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_7/in_3

End 

Net : Count_And_Toggle.r_CounterZ0Z_12
T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : Count_And_Toggle.un4_i_enable_12
T_5_8_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_5/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_11
T_5_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : Debounce_Sw1.un2_r_count_cry_15
T_5_6_wire_logic_cluster/lc_6/cout
T_5_6_wire_logic_cluster/lc_7/in_3

Net : Count_And_Toggle.un2_r_counter_cry_15
T_4_8_wire_logic_cluster/lc_6/cout
T_4_8_wire_logic_cluster/lc_7/in_3

Net : Debounce_Sw2.un2_r_count_cry_15
T_8_10_wire_logic_cluster/lc_6/cout
T_8_10_wire_logic_cluster/lc_7/in_3

Net : Debounce_Sw1.un9_r_count_9_0
T_6_5_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_6/in_0

End 

Net : Debounce_Sw2.un9_r_count_10
T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g0_2
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

End 

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_6
T_4_7_wire_logic_cluster/lc_5/out
T_5_6_sp4_v_t_43
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_7/in_1

End 

Net : Count_And_Toggle.un2_r_counter_cry_5
T_4_7_wire_logic_cluster/lc_4/cout
T_4_7_wire_logic_cluster/lc_5/in_3

Net : Count_And_Toggle.un2_r_counter_cry_14
T_4_8_wire_logic_cluster/lc_5/cout
T_4_8_wire_logic_cluster/lc_6/in_3

Net : Debounce_Sw2.un2_r_count_cry_14
T_8_10_wire_logic_cluster/lc_5/cout
T_8_10_wire_logic_cluster/lc_6/in_3

Net : Debounce_Sw1.un2_r_count_cry_14
T_5_6_wire_logic_cluster/lc_5/cout
T_5_6_wire_logic_cluster/lc_6/in_3

Net : Count_And_Toggle.un4_i_enable_14
T_5_8_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_5/in_0

End 

Net : Count_And_Toggle.r_CounterZ0Z_13
T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

End 

Net : Debounce_Sw2.un2_r_count_cry_13
T_8_10_wire_logic_cluster/lc_4/cout
T_8_10_wire_logic_cluster/lc_5/in_3

Net : Debounce_Sw1.un2_r_count_cry_13
T_5_6_wire_logic_cluster/lc_4/cout
T_5_6_wire_logic_cluster/lc_5/in_3

Net : Debounce_Sw1.un9_r_count_6
T_6_6_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g1_7
T_6_5_wire_logic_cluster/lc_5/in_1

End 

Net : Count_And_Toggle.r_Counter_RNO_0Z0Z_8
T_4_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_1/in_3

End 

Net : Count_And_Toggle.un2_r_counter_cry_7
T_4_7_wire_logic_cluster/lc_6/cout
T_4_7_wire_logic_cluster/lc_7/in_3

Net : Count_And_Toggle.un4_i_enable_13
T_5_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_5/in_3

End 

Net : Count_And_Toggle.r_CounterZ0Z_14
T_5_9_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_2/in_1

End 

Net : Count_And_Toggle.un2_r_counter_cry_12
T_4_8_wire_logic_cluster/lc_3/cout
T_4_8_wire_logic_cluster/lc_4/in_3

Net : Debounce_Sw2.un2_r_count_cry_12
T_8_10_wire_logic_cluster/lc_3/cout
T_8_10_wire_logic_cluster/lc_4/in_3

Net : Debounce_Sw1.un2_r_count_cry_12
T_5_6_wire_logic_cluster/lc_3/cout
T_5_6_wire_logic_cluster/lc_4/in_3

Net : Count_And_Toggle.r_CounterZ0Z_15
T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_4/in_0

End 

Net : Debounce_Sw1.un9_r_count_10
T_4_6_wire_logic_cluster/lc_3/out
T_0_6_span12_horz_6
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : Debounce_Sw1.un9_r_count_10_0_cascade_
T_6_6_wire_logic_cluster/lc_5/ltout
T_6_6_wire_logic_cluster/lc_6/in_2

End 

Net : Count_And_Toggle.un2_r_counter_cry_11
T_4_8_wire_logic_cluster/lc_2/cout
T_4_8_wire_logic_cluster/lc_3/in_3

Net : Debounce_Sw2.un2_r_count_cry_11
T_8_10_wire_logic_cluster/lc_2/cout
T_8_10_wire_logic_cluster/lc_3/in_3

Net : Debounce_Sw1.un2_r_count_cry_11
T_5_6_wire_logic_cluster/lc_2/cout
T_5_6_wire_logic_cluster/lc_3/in_3

Net : Count_And_Toggle.r_CounterZ0Z_16
T_4_8_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_4/in_1

End 

Net : Debounce_Sw1.un2_r_count_cry_10
T_5_6_wire_logic_cluster/lc_1/cout
T_5_6_wire_logic_cluster/lc_2/in_3

Net : Debounce_Sw2.un2_r_count_cry_10
T_8_10_wire_logic_cluster/lc_1/cout
T_8_10_wire_logic_cluster/lc_2/in_3

Net : Count_And_Toggle.r_CounterZ0Z_17
T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_0/in_1

End 

Net : Count_And_Toggle.un4_i_enable_16
T_4_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_3
T_7_5_sp4_v_t_44
T_6_8_lc_trk_g3_4
T_6_8_input_2_5
T_6_8_wire_logic_cluster/lc_5/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_3
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g1_7
T_4_9_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

T_4_9_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_input_2_1
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : Count_And_Toggle.un4_i_enable_20_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : Count_And_Toggle.r_CounterZ0Z_22
T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_5/in_1

End 

Net : Count_And_Toggle.r_CounterZ0Z_21
T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g3_4
T_4_9_input_2_7
T_4_9_wire_logic_cluster/lc_7/in_2

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g3_4
T_4_9_wire_logic_cluster/lc_4/in_1

End 

Net : Count_And_Toggle.un2_r_counter_cry_9
T_4_8_wire_logic_cluster/lc_0/cout
T_4_8_wire_logic_cluster/lc_1/in_3

Net : Debounce_Sw2.un2_r_count_cry_9
T_8_10_wire_logic_cluster/lc_0/cout
T_8_10_wire_logic_cluster/lc_1/in_3

Net : Debounce_Sw1.un2_r_count_cry_9
T_5_6_wire_logic_cluster/lc_0/cout
T_5_6_wire_logic_cluster/lc_1/in_3

Net : Count_And_Toggle.r_CounterZ0Z_20
T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_8_10_0_
T_8_10_wire_logic_cluster/carry_in_mux/cout
T_8_10_wire_logic_cluster/lc_0/in_3

Net : bfn_5_6_0_
T_5_6_wire_logic_cluster/carry_in_mux/cout
T_5_6_wire_logic_cluster/lc_0/in_3

Net : Count_And_Toggle.un4_i_enable_11_cascade_
T_5_9_wire_logic_cluster/lc_4/ltout
T_5_9_wire_logic_cluster/lc_5/in_2

End 

Net : Count_And_Toggle.r_CounterZ0Z_18
T_5_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_2/in_0

End 

Net : Debounce_Sw1.un2_r_count_cry_7
T_5_5_wire_logic_cluster/lc_6/cout
T_5_5_wire_logic_cluster/lc_7/in_3

Net : Debounce_Sw2.un2_r_count_cry_7
T_8_9_wire_logic_cluster/lc_6/cout
T_8_9_wire_logic_cluster/lc_7/in_3

Net : Count_And_Toggle.un4_i_enable_15
T_5_9_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g1_2
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

End 

Net : Count_And_Toggle.r_CounterZ0Z_19
T_5_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

T_5_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g2_0
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : Debounce_Sw2.un2_r_count_cry_6
T_8_9_wire_logic_cluster/lc_5/cout
T_8_9_wire_logic_cluster/lc_6/in_3

Net : Count_And_Toggle.un2_r_counter_cry_6
T_4_7_wire_logic_cluster/lc_5/cout
T_4_7_wire_logic_cluster/lc_6/in_3

Net : Debounce_Sw1.un2_r_count_cry_6
T_5_5_wire_logic_cluster/lc_5/cout
T_5_5_wire_logic_cluster/lc_6/in_3

Net : Debounce_Sw2.un2_r_count_cry_5
T_8_9_wire_logic_cluster/lc_4/cout
T_8_9_wire_logic_cluster/lc_5/in_3

Net : Debounce_Sw1.un2_r_count_cry_5
T_5_5_wire_logic_cluster/lc_4/cout
T_5_5_wire_logic_cluster/lc_5/in_3

Net : Debounce_Sw1.un2_r_count_cry_4
T_5_5_wire_logic_cluster/lc_3/cout
T_5_5_wire_logic_cluster/lc_4/in_3

Net : Debounce_Sw2.un2_r_count_cry_4
T_8_9_wire_logic_cluster/lc_3/cout
T_8_9_wire_logic_cluster/lc_4/in_3

Net : Count_And_Toggle.un2_r_counter_cry_4
T_4_7_wire_logic_cluster/lc_3/cout
T_4_7_wire_logic_cluster/lc_4/in_3

Net : Debounce_Sw1.un9_r_count_5_cascade_
T_6_6_wire_logic_cluster/lc_4/ltout
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : Count_And_Toggle.un2_r_counter_cry_3
T_4_7_wire_logic_cluster/lc_2/cout
T_4_7_wire_logic_cluster/lc_3/in_3

Net : Debounce_Sw1.un2_r_count_cry_3
T_5_5_wire_logic_cluster/lc_2/cout
T_5_5_wire_logic_cluster/lc_3/in_3

Net : Debounce_Sw2.un2_r_count_cry_3
T_8_9_wire_logic_cluster/lc_2/cout
T_8_9_wire_logic_cluster/lc_3/in_3

Net : Debounce_Sw2.un2_r_count_cry_2
T_8_9_wire_logic_cluster/lc_1/cout
T_8_9_wire_logic_cluster/lc_2/in_3

Net : Debounce_Sw1.un2_r_count_cry_2
T_5_5_wire_logic_cluster/lc_1/cout
T_5_5_wire_logic_cluster/lc_2/in_3

Net : Count_And_Toggle.un2_r_counter_cry_2
T_4_7_wire_logic_cluster/lc_1/cout
T_4_7_wire_logic_cluster/lc_2/in_3

Net : Count_And_Toggle.un2_r_counter_cry_1
T_4_7_wire_logic_cluster/lc_0/cout
T_4_7_wire_logic_cluster/lc_1/in_3

Net : Debounce_Sw1.un2_r_count_cry_1
T_5_5_wire_logic_cluster/lc_0/cout
T_5_5_wire_logic_cluster/lc_1/in_3

Net : Debounce_Sw2.un2_r_count_cry_1
T_8_9_wire_logic_cluster/lc_0/cout
T_8_9_wire_logic_cluster/lc_1/in_3

Net : Count_And_Toggle.un4_i_enable_15_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : w_Toggle
T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g0_0
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_8
T_9_9_sp4_h_l_4
T_12_5_sp4_v_t_47
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_8
T_9_9_sp4_h_l_4
T_12_5_sp4_v_t_47
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_7/in_1

T_6_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_8
T_9_9_sp4_h_l_4
T_12_5_sp4_v_t_47
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_8
T_9_9_sp4_h_l_4
T_12_5_sp4_v_t_47
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_1/in_1

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_11_wire_logic_cluster/lc_3/clk

End 

Net : i_Switch_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_7_4_sp12_h_l_0
T_6_4_sp12_v_t_23
T_6_6_lc_trk_g3_4
T_6_6_wire_logic_cluster/lc_6/in_1

T_13_4_wire_io_cluster/io_1/D_IN_0
T_7_4_sp12_h_l_0
T_6_4_sp12_v_t_23
T_6_6_sp4_v_t_43
T_3_6_sp4_h_l_0
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_6/in_0

End 

Net : i_Switch_2_c
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_9_7_sp4_h_l_4
T_8_7_sp4_v_t_47
T_7_9_lc_trk_g0_1
T_7_9_wire_logic_cluster/lc_5/in_0

T_13_3_wire_io_cluster/io_1/D_IN_0
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : o_LED_1_c
T_12_7_wire_logic_cluster/lc_7/out
T_13_6_lc_trk_g0_7
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_LED_2_c
T_12_7_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g0_0
T_13_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_LED_3_c
T_12_7_wire_logic_cluster/lc_1/out
T_13_7_lc_trk_g0_1
T_13_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_LED_4_c
T_12_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g1_1
T_13_8_wire_io_cluster/io_0/D_OUT_0

End 

