<stg><name>convolution</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %kernel_addr = getelementptr i32 %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
entry:16 %kernel_load = load i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
entry:16 %kernel_load = load i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %empty = trunc i32 %kernel_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
entry:18 %kernel_load_1 = load i4 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %kernel_load_2 = load i4 %kernel_addr_2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
entry:18 %kernel_load_1 = load i4 %kernel_addr_1

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
entry:19 %empty_14 = trunc i32 %kernel_load_1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %kernel_load_2 = load i4 %kernel_addr_2

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:21 %empty_15 = trunc i32 %kernel_load_2

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %kernel_load_3 = load i4 %kernel_addr_3

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
entry:24 %kernel_load_4 = load i4 %kernel_addr_4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %kernel_load_3 = load i4 %kernel_addr_3

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:23 %empty_16 = trunc i32 %kernel_load_3

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
entry:24 %kernel_load_4 = load i4 %kernel_addr_4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
entry:25 %empty_17 = trunc i32 %kernel_load_4

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
entry:26 %kernel_load_5 = load i4 %kernel_addr_5

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
entry:28 %kernel_load_6 = load i4 %kernel_addr_6

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
entry:26 %kernel_load_5 = load i4 %kernel_addr_5

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
entry:27 %empty_18 = trunc i32 %kernel_load_5

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
entry:28 %kernel_load_6 = load i4 %kernel_addr_6

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
entry:29 %empty_19 = trunc i32 %kernel_load_6

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
entry:30 %kernel_load_7 = load i4 %kernel_addr_7

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
entry:32 %kernel_load_8 = load i4 %kernel_addr_8

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
entry:30 %kernel_load_7 = load i4 %kernel_addr_7

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
entry:31 %empty_20 = trunc i32 %kernel_load_7

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
entry:32 %kernel_load_8 = load i4 %kernel_addr_8

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
entry:33 %trunc_ln9 = trunc i32 %kernel_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
entry:34 %call_ln9 = call void @convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2, i32 %img_in, i32 %img_out, i8 %empty, i8 %empty_14, i8 %empty_15, i8 %empty_16, i8 %empty_17, i8 %empty_18, i8 %empty_19, i8 %empty_20, i8 %trunc_ln9

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:9 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
entry:34 %call_ln9 = call void @convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2, i32 %img_in, i32 %img_out, i8 %empty, i8 %empty_14, i8 %empty_15, i8 %empty_16, i8 %empty_17, i8 %empty_18, i8 %empty_19, i8 %empty_20, i8 %trunc_ln9

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
entry:35 %ret_ln27 = ret

]]></Node>
<StgValue><ssdm name="ret_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="img_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="img_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="img_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="img_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="kernel" to="kernel_addr" fromId="61" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_64" to="kernel_addr" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_64" to="kernel_addr" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="kernel_addr" to="kernel_load" fromId="8" toId="9">
</dataflow>
<dataflow id="68" from="kernel" to="kernel_addr_1" fromId="61" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_64" to="kernel_addr_1" fromId="64" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="kernel_addr_1" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="kernel" to="kernel_addr_2" fromId="61" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_64" to="kernel_addr_2" fromId="64" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="kernel_addr_2" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="kernel_addr" to="kernel_load" fromId="8" toId="12">
</dataflow>
<dataflow id="77" from="kernel_load" to="empty" fromId="12" toId="13">
</dataflow>
<dataflow id="78" from="kernel_addr_1" to="kernel_load_1" fromId="10" toId="14">
</dataflow>
<dataflow id="79" from="kernel_addr_2" to="kernel_load_2" fromId="11" toId="15">
</dataflow>
<dataflow id="80" from="kernel" to="kernel_addr_3" fromId="61" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_64" to="kernel_addr_3" fromId="64" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_82" to="kernel_addr_3" fromId="82" toId="16">
</dataflow>
<dataflow id="84" from="kernel" to="kernel_addr_4" fromId="61" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_64" to="kernel_addr_4" fromId="64" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="kernel_addr_4" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="kernel_addr_1" to="kernel_load_1" fromId="10" toId="18">
</dataflow>
<dataflow id="89" from="kernel_load_1" to="empty_14" fromId="18" toId="19">
</dataflow>
<dataflow id="90" from="kernel_addr_2" to="kernel_load_2" fromId="11" toId="20">
</dataflow>
<dataflow id="91" from="kernel_load_2" to="empty_15" fromId="20" toId="21">
</dataflow>
<dataflow id="92" from="kernel_addr_3" to="kernel_load_3" fromId="16" toId="22">
</dataflow>
<dataflow id="93" from="kernel_addr_4" to="kernel_load_4" fromId="17" toId="23">
</dataflow>
<dataflow id="94" from="kernel" to="kernel_addr_5" fromId="61" toId="24">
</dataflow>
<dataflow id="95" from="StgValue_64" to="kernel_addr_5" fromId="64" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_96" to="kernel_addr_5" fromId="96" toId="24">
</dataflow>
<dataflow id="98" from="kernel" to="kernel_addr_6" fromId="61" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_64" to="kernel_addr_6" fromId="64" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_100" to="kernel_addr_6" fromId="100" toId="25">
</dataflow>
<dataflow id="102" from="kernel_addr_3" to="kernel_load_3" fromId="16" toId="26">
</dataflow>
<dataflow id="103" from="kernel_load_3" to="empty_16" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="kernel_addr_4" to="kernel_load_4" fromId="17" toId="28">
</dataflow>
<dataflow id="105" from="kernel_load_4" to="empty_17" fromId="28" toId="29">
</dataflow>
<dataflow id="106" from="kernel_addr_5" to="kernel_load_5" fromId="24" toId="30">
</dataflow>
<dataflow id="107" from="kernel_addr_6" to="kernel_load_6" fromId="25" toId="31">
</dataflow>
<dataflow id="108" from="kernel" to="kernel_addr_7" fromId="61" toId="32">
</dataflow>
<dataflow id="109" from="StgValue_64" to="kernel_addr_7" fromId="64" toId="32">
</dataflow>
<dataflow id="111" from="StgValue_110" to="kernel_addr_7" fromId="110" toId="32">
</dataflow>
<dataflow id="112" from="kernel" to="kernel_addr_8" fromId="61" toId="33">
</dataflow>
<dataflow id="113" from="StgValue_64" to="kernel_addr_8" fromId="64" toId="33">
</dataflow>
<dataflow id="115" from="StgValue_114" to="kernel_addr_8" fromId="114" toId="33">
</dataflow>
<dataflow id="116" from="kernel_addr_5" to="kernel_load_5" fromId="24" toId="34">
</dataflow>
<dataflow id="117" from="kernel_load_5" to="empty_18" fromId="34" toId="35">
</dataflow>
<dataflow id="118" from="kernel_addr_6" to="kernel_load_6" fromId="25" toId="36">
</dataflow>
<dataflow id="119" from="kernel_load_6" to="empty_19" fromId="36" toId="37">
</dataflow>
<dataflow id="120" from="kernel_addr_7" to="kernel_load_7" fromId="32" toId="38">
</dataflow>
<dataflow id="121" from="kernel_addr_8" to="kernel_load_8" fromId="33" toId="39">
</dataflow>
<dataflow id="122" from="kernel_addr_7" to="kernel_load_7" fromId="32" toId="40">
</dataflow>
<dataflow id="123" from="kernel_load_7" to="empty_20" fromId="40" toId="41">
</dataflow>
<dataflow id="124" from="kernel_addr_8" to="kernel_load_8" fromId="33" toId="42">
</dataflow>
<dataflow id="125" from="kernel_load_8" to="trunc_ln9" fromId="42" toId="43">
</dataflow>
<dataflow id="127" from="convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2" to="call_ln9" fromId="126" toId="44">
</dataflow>
<dataflow id="128" from="img_in" to="call_ln9" fromId="60" toId="44">
</dataflow>
<dataflow id="129" from="img_out" to="call_ln9" fromId="62" toId="44">
</dataflow>
<dataflow id="130" from="empty" to="call_ln9" fromId="13" toId="44">
</dataflow>
<dataflow id="131" from="empty_14" to="call_ln9" fromId="19" toId="44">
</dataflow>
<dataflow id="132" from="empty_15" to="call_ln9" fromId="21" toId="44">
</dataflow>
<dataflow id="133" from="empty_16" to="call_ln9" fromId="27" toId="44">
</dataflow>
<dataflow id="134" from="empty_17" to="call_ln9" fromId="29" toId="44">
</dataflow>
<dataflow id="135" from="empty_18" to="call_ln9" fromId="35" toId="44">
</dataflow>
<dataflow id="136" from="empty_19" to="call_ln9" fromId="37" toId="44">
</dataflow>
<dataflow id="137" from="empty_20" to="call_ln9" fromId="41" toId="44">
</dataflow>
<dataflow id="138" from="trunc_ln9" to="call_ln9" fromId="43" toId="44">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln4" fromId="139" toId="45">
</dataflow>
<dataflow id="142" from="empty_1" to="spectopmodule_ln4" fromId="141" toId="45">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="46">
</dataflow>
<dataflow id="145" from="img_in" to="specinterface_ln0" fromId="60" toId="46">
</dataflow>
<dataflow id="147" from="empty" to="specinterface_ln0" fromId="146" toId="46">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="46">
</dataflow>
<dataflow id="155" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="159" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="160" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="161" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="162" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="165" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="46">
</dataflow>
<dataflow id="166" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="46">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="167" toId="47">
</dataflow>
<dataflow id="169" from="img_in" to="specbitsmap_ln0" fromId="60" toId="47">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="48">
</dataflow>
<dataflow id="171" from="kernel" to="specinterface_ln0" fromId="61" toId="48">
</dataflow>
<dataflow id="172" from="empty" to="specinterface_ln0" fromId="146" toId="48">
</dataflow>
<dataflow id="173" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="174" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="176" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="48">
</dataflow>
<dataflow id="177" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="178" from="empty_0" to="specinterface_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="181" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="182" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="183" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="184" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="185" from="empty_0" to="specinterface_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="187" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="48">
</dataflow>
<dataflow id="188" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="48">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="167" toId="49">
</dataflow>
<dataflow id="190" from="kernel" to="specbitsmap_ln0" fromId="61" toId="49">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="143" toId="50">
</dataflow>
<dataflow id="192" from="img_out" to="specinterface_ln0" fromId="62" toId="50">
</dataflow>
<dataflow id="193" from="empty" to="specinterface_ln0" fromId="146" toId="50">
</dataflow>
<dataflow id="194" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="195" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="196" from="empty_0" to="specinterface_ln0" fromId="151" toId="50">
</dataflow>
<dataflow id="197" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="50">
</dataflow>
<dataflow id="198" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="151" toId="50">
</dataflow>
<dataflow id="200" from="empty_0" to="specinterface_ln0" fromId="151" toId="50">
</dataflow>
<dataflow id="201" from="empty_0" to="specinterface_ln0" fromId="151" toId="50">
</dataflow>
<dataflow id="202" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="203" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="204" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="205" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="206" from="empty_0" to="specinterface_ln0" fromId="151" toId="50">
</dataflow>
<dataflow id="207" from="empty_0" to="specinterface_ln0" fromId="151" toId="50">
</dataflow>
<dataflow id="208" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="50">
</dataflow>
<dataflow id="209" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="50">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="167" toId="51">
</dataflow>
<dataflow id="211" from="img_out" to="specbitsmap_ln0" fromId="62" toId="51">
</dataflow>
<dataflow id="212" from="convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2" to="call_ln9" fromId="126" toId="52">
</dataflow>
<dataflow id="213" from="img_in" to="call_ln9" fromId="60" toId="52">
</dataflow>
<dataflow id="214" from="img_out" to="call_ln9" fromId="62" toId="52">
</dataflow>
<dataflow id="215" from="empty" to="call_ln9" fromId="13" toId="52">
</dataflow>
<dataflow id="216" from="empty_14" to="call_ln9" fromId="19" toId="52">
</dataflow>
<dataflow id="217" from="empty_15" to="call_ln9" fromId="21" toId="52">
</dataflow>
<dataflow id="218" from="empty_16" to="call_ln9" fromId="27" toId="52">
</dataflow>
<dataflow id="219" from="empty_17" to="call_ln9" fromId="29" toId="52">
</dataflow>
<dataflow id="220" from="empty_18" to="call_ln9" fromId="35" toId="52">
</dataflow>
<dataflow id="221" from="empty_19" to="call_ln9" fromId="37" toId="52">
</dataflow>
<dataflow id="222" from="empty_20" to="call_ln9" fromId="41" toId="52">
</dataflow>
<dataflow id="223" from="trunc_ln9" to="call_ln9" fromId="43" toId="52">
</dataflow>
</dataflows>


</stg>
