// Seed: 31098536
module module_0 (
    input wire id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    output wor id_5,
    input supply0 id_6,
    output wand id_7,
    output wor id_8,
    input supply0 id_9
);
  logic id_11, id_12 = id_3;
  supply0 id_13 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd26
) (
    output uwire id_0,
    input  uwire id_1,
    output wor   _id_2,
    input  wor   _id_3,
    input  tri   id_4,
    input  uwire id_5,
    output wand  id_6
);
  logic [1 : id_2  -  1] id_8;
  ;
  assign id_6 = 1'b0 - 1'h0;
  assign id_2 = id_5;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_1,
      id_4,
      id_6,
      id_1,
      id_6,
      id_0,
      id_4
  );
  struct packed {
    logic [-1 'b0 : -1  +  1] id_10;
    id_11 id_12;
  } [id_3 : id_2  *  1 'h0] id_13;
  ;
endmodule
