<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1MachineRegisterInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a02fe85b8fe3fb016d9b13f9ee05748b8"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a></td></tr>
<tr class="separator:a02fe85b8fe3fb016d9b13f9ee05748b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7083a77ea4e68dd4982ae6e03b6ced0"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a></td></tr>
<tr class="separator:af7083a77ea4e68dd4982ae6e03b6ced0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5404d4d06697b34463e7dc2fc656578"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a></td></tr>
<tr class="memdesc:ac5404d4d06697b34463e7dc2fc656578"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="#ac5404d4d06697b34463e7dc2fc656578">More...</a><br /></td></tr>
<tr class="separator:ac5404d4d06697b34463e7dc2fc656578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16757f9cbc47efd10d56db0d46b2467"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a></td></tr>
<tr class="memdesc:ad16757f9cbc47efd10d56db0d46b2467"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="#ad16757f9cbc47efd10d56db0d46b2467">More...</a><br /></td></tr>
<tr class="separator:ad16757f9cbc47efd10d56db0d46b2467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd97262962a7fd0e40781951c0985e3"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a></td></tr>
<tr class="separator:a4fd97262962a7fd0e40781951c0985e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b58d5afb19164c6199077bf8f8ea1a"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a></td></tr>
<tr class="separator:a80b58d5afb19164c6199077bf8f8ea1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae2d5af02b82f2c8e3f5c53e086c3846c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae2d5af02b82f2c8e3f5c53e086c3846c">MachineRegisterInfo</a> (const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM)</td></tr>
<tr class="separator:ae2d5af02b82f2c8e3f5c53e086c3846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc2f9fbeb9a75e650dee6657afc49bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aebc2f9fbeb9a75e650dee6657afc49bb">~MachineRegisterInfo</a> ()</td></tr>
<tr class="separator:aebc2f9fbeb9a75e650dee6657afc49bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2356140507d825b629c3866b8c75b3ab"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a> () const </td></tr>
<tr class="separator:a2356140507d825b629c3866b8c75b3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d788d22cfaad654abf383f817e12add"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8d788d22cfaad654abf383f817e12add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506447dd6402590e58fe1492fa824c01"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">isSSA</a> () const </td></tr>
<tr class="separator:a506447dd6402590e58fe1492fa824c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab02e22a5eb05431890303cdeb8d0479"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">tracksLiveness</a> () const </td></tr>
<tr class="separator:aab02e22a5eb05431890303cdeb8d0479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">More...</a><br /></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="#aea6bca2d194dea4aa5634cf5c394ebdc">More...</a><br /></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, unsigned NumOps)</td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56d6df38730dbdfc54792b291b05254"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="memdesc:aa56d6df38730dbdfc54792b291b05254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="#aa56d6df38730dbdfc54792b291b05254">More...</a><br /></td></tr>
<tr class="separator:aa56d6df38730dbdfc54792b291b05254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd372555283b71cb5be32c4fcb68921"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">verifyUseLists</a> () const </td></tr>
<tr class="memdesc:aedd372555283b71cb5be32c4fcb68921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="#aedd372555283b71cb5be32c4fcb68921">More...</a><br /></td></tr>
<tr class="separator:aedd372555283b71cb5be32c4fcb68921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaea4e5c82dea47ff9aa1f8367104c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a> (unsigned RegNo) const </td></tr>
<tr class="separator:adfeaea4e5c82dea47ff9aa1f8367104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9164d2a330b1f92627fd5fc66fb00af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">reg_empty</a> (unsigned RegNo) const </td></tr>
<tr class="separator:ad9164d2a330b1f92627fd5fc66fb00af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccf3c33d602c228a2d76b31c732628d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a5ccf3c33d602c228a2d76b31c732628d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d87ea1face18fab38091303d87d2a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a> (unsigned RegNo) const </td></tr>
<tr class="separator:ab81d87ea1face18fab38091303d87d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66efe5c5561969cd4506c421daaf9bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a66efe5c5561969cd4506c421daaf9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef4b73d23e882692f002b5e85f1edcb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a> (unsigned RegNo) const </td></tr>
<tr class="separator:afef4b73d23e882692f002b5e85f1edcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac1aac8509b299918a6cae29ead3cdb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">hasOneDef</a> (unsigned RegNo) const </td></tr>
<tr class="separator:adac1aac8509b299918a6cae29ead3cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9819f230628888e3e68de292ecd602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a2f9819f230628888e3e68de292ecd602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be07e313486cf812c3bab6cfc1da620"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a0be07e313486cf812c3bab6cfc1da620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b43b880d693311e4375195ab5a95596"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">hasOneUse</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a8b43b880d693311e4375195ab5a95596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad684f050965249161650dcdf5a58fa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a> (unsigned RegNo) const </td></tr>
<tr class="separator:aad684f050965249161650dcdf5a58fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02c0424a7e7a4021fd9efc0a71d7473"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">use_nodbg_empty</a> (unsigned RegNo) const </td></tr>
<tr class="separator:ac02c0424a7e7a4021fd9efc0a71d7473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be4959abd44b6fbd158dba0d7c315bc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a8be4959abd44b6fbd158dba0d7c315bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a> (unsigned FromReg, unsigned ToReg)</td></tr>
<tr class="separator:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf69f92f1977440a4e443a26baeb73c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:abf69f92f1977440a4e443a26baeb73c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8e37a5bdd95e6bc921cc0855a3dbf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">getUniqueVRegDef</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:a3a8e37a5bdd95e6bc921cc0855a3dbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d3a48b807d71fd89867d73988b08fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">clearKillFlags</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:a94d3a48b807d71fd89867d73988b08fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df1bfa4ea667aa1e2accb650b62187b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">dumpUses</a> (unsigned RegNo) const </td></tr>
<tr class="separator:a9df1bfa4ea667aa1e2accb650b62187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7134fb4c7b07bd2fab941063bea585"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">isConstantPhysReg</a> (unsigned PhysReg, const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a9d7134fb4c7b07bd2fab941063bea585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c29744c3bf19d281c32726176892c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">getPressureSets</a> (unsigned RegUnit) const </td></tr>
<tr class="separator:a0c29744c3bf19d281c32726176892c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3904d3601dbe52865d5f2e33a06d80d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:ab3904d3601dbe52865d5f2e33a06d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2f27ea446a79159a27f3fb39840847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:abc2f27ea446a79159a27f3fb39840847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4312b4757ac75bf9be905acfeefd6838"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned MinNumRegs=0)</td></tr>
<tr class="separator:a4312b4757ac75bf9be905acfeefd6838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad947cc307feb5c01e3c23b28f9fb1f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2ad947cc307feb5c01e3c23b28f9fb1f">recomputeRegClass</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;)</td></tr>
<tr class="separator:a2ad947cc307feb5c01e3c23b28f9fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c3c7e3d4f11b4cfad37fc0449c9635"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass)</td></tr>
<tr class="separator:a76c3c7e3d4f11b4cfad37fc0449c9635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78278263fc4c2deaf913ec1bbf98a8d2"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a> () const </td></tr>
<tr class="separator:a78278263fc4c2deaf913ec1bbf98a8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="#a7e2e403e3e1f758b87c25302090c96c2">More...</a><br /></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e2447414c8ad02b53135e85b26ebac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">setRegAllocationHint</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned <a class="el" href="classllvm_1_1Type.html">Type</a>, unsigned PrefReg)</td></tr>
<tr class="separator:a84e2447414c8ad02b53135e85b26ebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf576836c018b7d4a484110a1920815"><td class="memItemLeft" align="right" valign="top">std::pair&lt; unsigned, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:aacf576836c018b7d4a484110a1920815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7aa7f27b6bc25e4b5a180ad95c4988"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0b7aa7f27b6bc25e4b5a180ad95c4988">getSimpleHint</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:a0b7aa7f27b6bc25e4b5a180ad95c4988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3c98b9803fa6a21eca279173c27b12"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">isPhysRegUsed</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:abe3c98b9803fa6a21eca279173c27b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332a199272a80afabcfd9e79c9c97d00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">setRegUnitUsed</a> (unsigned RegUnit)</td></tr>
<tr class="separator:a332a199272a80afabcfd9e79c9c97d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8102e337f77143271ef8ccd4ea2546b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">setPhysRegUsed</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:a8102e337f77143271ef8ccd4ea2546b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (const uint32_t *RegMask)</td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fda1d7656257f4d73bdd3ad5341474"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">setPhysRegUnused</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:a22fda1d7656257f4d73bdd3ad5341474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8676cfdbb137a8492c020c50bae218"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a> () const </td></tr>
<tr class="separator:a3d8676cfdbb137a8492c020c50bae218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ac2b4f9a72254806bbb4b9958ddb43"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a> (unsigned PhysReg) const </td></tr>
<tr class="separator:a83ac2b4f9a72254806bbb4b9958ddb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7601a4f2f42c043d01b6921b2b3b00b0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a> () const </td></tr>
<tr class="separator:a7601a4f2f42c043d01b6921b2b3b00b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008f499ae277e4936b5b897ddb4bcb7e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a> (unsigned PhysReg) const </td></tr>
<tr class="separator:a008f499ae277e4936b5b897ddb4bcb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017c4ebe5112a2521ee37dfe1e78236c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">isAllocatable</a> (unsigned PhysReg) const </td></tr>
<tr class="separator:a017c4ebe5112a2521ee37dfe1e78236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741035a378541c4f5b78ba3b73d86633"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned vreg=0)</td></tr>
<tr class="separator:a741035a378541c4f5b78ba3b73d86633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e83c4e03a80fa7d24357b522e25ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a> () const </td></tr>
<tr class="separator:adb8e83c4e03a80fa7d24357b522e25ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e18d247091e29fe2c2c3f5bd59843fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a> () const </td></tr>
<tr class="separator:a0e18d247091e29fe2c2c3f5bd59843fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3fbc2c69e7a73deb6dcaa7081cf558"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a> () const </td></tr>
<tr class="separator:afc3fbc2c69e7a73deb6dcaa7081cf558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4b09e8d0f31b43fd5a912ed288bccb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">isLiveIn</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) const </td></tr>
<tr class="separator:a5e4b09e8d0f31b43fd5a912ed288bccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df7952ff9c1e97b9ee98c2a3f74037f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">getLiveInPhysReg</a> (unsigned VReg) const </td></tr>
<tr class="separator:a5df7952ff9c1e97b9ee98c2a3f74037f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957027d4e9d0442f3bf1a0d7db0ba253"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">getLiveInVirtReg</a> (unsigned PReg) const </td></tr>
<tr class="separator:a957027d4e9d0442f3bf1a0d7db0ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI, const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a7e7e757cf0e1dc21a40e4d183d980196"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool &gt; </td></tr>
<tr class="memitem:a7e7e757cf0e1dc21a40e4d183d980196"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e7e757cf0e1dc21a40e4d183d980196">defusechain_iterator</a></td></tr>
<tr class="separator:a7e7e757cf0e1dc21a40e4d183d980196"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00030">30</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ac5404d4d06697b34463e7dc2fc656578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">llvm::MachineRegisterInfo::def_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00236">236</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80b58d5afb19164c6199077bf8f8ea1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;unsigned,unsigned&gt; &gt;::const_iterator <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">528</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02fe85b8fe3fb016d9b13f9ee05748b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">llvm::MachineRegisterInfo::reg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00211">211</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7083a77ea4e68dd4982ae6e03b6ced0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00223">223</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad16757f9cbc47efd10d56db0d46b2467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">llvm::MachineRegisterInfo::use_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00256">256</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4fd97262962a7fd0e40781951c0985e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">llvm::MachineRegisterInfo::use_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00277">277</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ae2d5af02b82f2c8e3f5c53e086c3846c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00025">25</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00359">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="Intrinsics_8h_source.html#l01262">llvm::Intrinsic::memset</a>, and <a class="el" href="BitVector_8h_source.html#l00210">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<a class="anchor" id="aebc2f9fbeb9a75e650dee6657afc49bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::~MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00039">39</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00037">llvm::MachineRegisterInfo::Delegate::~Delegate()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00084">llvm::MachineFunction::~MachineFunction()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a741035a378541c4f5b78ba3b73d86633"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>vreg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addLiveIn - Add the specified register as a live-in. Note that it is an error to add the same register to the same set more than once. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00521">521</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00423">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00755">addLiveIn()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00360">AnalyzeReturnValues()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00785">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l00576">isADDADDMUL()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00824">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00636">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00332">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00508">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ac386aa863d0dc665f4b7da757f60054b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. This corresponds to the bit mask attached to register mask operands. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">442</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00509">llvm::BitVector::setBitsNotInMask()</a>.</p>

</div>
</div>
<a class="anchor" id="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00180">180</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a57272aac11db09b0ffe780ee46b2524a">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00622">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00129">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00179">invalidateLiveness()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a83ac2b4f9a72254806bbb4b9958ddb43"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. Any register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs()</a> is called. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00481">481</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">reservedRegsFrozen()</a>, and <a class="el" href="BitVector_8h_source.html#l00337">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="X86RegisterInfo_8cpp_source.html#l00420">llvm::X86RegisterInfo::canRealignStack()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00333">llvm::ARMBaseRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a class="anchor" id="a94d3a48b807d71fd89867d73988b08fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>. This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00338">338</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">use_end()</a>.</p>

<p>Referenced by <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00802">llvm::HexagonInstrInfo::PredicateInstruction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e2e403e3e1f758b87c25302090c96c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00120">120</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">getNumVirtRegs()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00301">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">verifyUseList()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">getNumVirtRegs()</a>, and <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a4312b4757ac75bf9be905acfeefd6838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">52</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00171">llvm::TargetRegisterInfo::getCommonSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00046">setRegClass()</a>.</p>

<p>Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00346">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01850">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00674">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02044">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00436">llvm::AArch64TargetLowering::emitAtomicBinary()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00520">llvm::AArch64TargetLowering::emitAtomicBinaryMinMax()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00612">llvm::AArch64TargetLowering::emitAtomicCmpSwap()</a>, <a class="el" href="FastISel_8cpp_source.html#l01426">llvm::FastISel::FastEmitInst_extractsubreg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">getRegClass()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00170">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00795">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00568">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01725">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06168">llvm::ARMTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00127">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a76c3c7e3d4f11b4cfad37fc0449c9635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">104</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">getNumVirtRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00301">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00100">llvm::TargetRegisterClass::isAllocatable()</a>, and <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00346">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00423">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00755">addLiveIn()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00360">AnalyzeReturnValues()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00432">llvm::Mips16InstrInfo::basicLoadImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15258">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01850">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05378">llvm::createGlobalBaseRegPass()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00785">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="FastISel_8cpp_source.html#l01203">llvm::FastISel::createResultReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00563">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00080">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00059">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="Thumb1RegisterInfo_8cpp_source.html#l00558">llvm::Thumb1RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00555">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00692">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00436">llvm::AArch64TargetLowering::emitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05897">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00520">llvm::AArch64TargetLowering::emitAtomicBinaryMinMax()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00612">llvm::AArch64TargetLowering::emitAtomicCmpSwap()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06237">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06089">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00335">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00787">llvm::MipsTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07611">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06339">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15792">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14899">EmitMonitor()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05958">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07345">emitPostSt()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00031">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01198">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00716">llvm::emitSPUpdate()</a>, <a class="el" href="Thumb1RegisterInfo_8cpp_source.html#l00090">emitThumbRegPlusImmInReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02265">forceReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02112">FuncIsMadeTailCallSafe()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00422">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05100">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14252">getPseudoCMOVOpc()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">getRegClass()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06085">GetRegistersForValue()</a>, <a class="el" href="ARMInstrInfo_8cpp_source.html#l00053">llvm::ARMInstrInfo::getUnindexedOpcode()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l01678">getVLDSTRegisterUpdateOpcode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05304">llvm::X86InstrInfo::hasHighOperandLatency()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00112">InsertNewDef()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l00576">isADDADDMUL()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="MipsSERegisterInfo_8cpp_source.html#l00067">isMSALoadOrStore()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07198">isOnlyUsedInEntryBlock()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00210">isSourceDefinedByImplicitDef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10486">isXor1OfSetCC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00415">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00200">lookupCandidateBaseReg()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00413">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00369">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00250">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00824">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00636">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00332">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02516">lowerVECTOR_SHUFFLE_VSHF()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00480">llvm::PPCRegisterInfo::lowerVRSAVERestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00455">llvm::PPCRegisterInfo::lowerVRSAVESpilling()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00725">ProcessSourceNode()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l06168">llvm::ARMTargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a66efe5c5561969cd4506c421daaf9bf3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">237</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00039">llvm::LiveRangeCalc::createDeadDefs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00319">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">hasOneDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00199">isImplicitlyDefined()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00877">MustSaveLR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01619">regIsPICBase()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00576">llvm::MachineTraceMetrics::Ensemble::verify()</a>.</p>

</div>
</div>
<a class="anchor" id="afef4b73d23e882692f002b5e85f1edcb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">244</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00240">def_end()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocPBQP_8cpp_source.html#l00189">llvm::PBQPBuilder::build()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00319">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00413">isConstantPhysReg()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>.</p>

</div>
</div>
<a class="anchor" id="aa21b132afc12ed3cead7a879506f277a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac5404d4d06697b34463e7dc2fc656578">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00240">240</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00039">llvm::LiveRangeCalc::createDeadDefs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00319">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">hasOneDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00199">isImplicitlyDefined()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00877">MustSaveLR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01619">regIsPICBase()</a>, and <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>.</p>

</div>
</div>
<a class="anchor" id="a9df1bfa4ea667aa1e2accb650b62187b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00401">401</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">use_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00371">371</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00297">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">use_empty()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">livein_empty()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ad32d5b4fe86449641427a131c27c03f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00407">407</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00359">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00116">llvm::BitVector::size()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00056">llvm::RegAllocBase::init()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">setPhysRegUnused()</a>.</p>

</div>
</div>
<a class="anchor" id="a5df7952ff9c1e97b9ee98c2a3f74037f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00352">352</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00529">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l04452">getTruncatedArgReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">livein_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a957027d4e9d0442f3bf1a0d7db0ba253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00361">361</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00529">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00423">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01923">CalculateStackSlotSize()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00785">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">livein_empty()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00162">llvm::SITargetLowering::shouldSplitVectorElementType()</a>.</p>

</div>
</div>
<a class="anchor" id="a78278263fc4c2deaf913ec1bbf98a8d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">378</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00120">clearVirtRegs()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00075">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00516">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00696">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00120">clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">createVirtualRegister()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00067">llvm::VirtRegMap::grow()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00056">llvm::RegAllocBase::init()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00138">llvm::LiveIntervals::print()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00108">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00047">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00671">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c29744c3bf19d281c32726176892c02"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get an iterator over the pressure sets affected by the given physical or virtual register. If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00696">696</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00384">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00687">llvm::PSetIterator::operator++()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="aacf576836c018b7d4a484110a1920815"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;unsigned, unsigned&gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00393">393</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00210">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00264">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">getSimpleHint()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00260">llvm::ARMBaseRegisterInfo::UpdateRegAllocHint()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3904d3601dbe52865d5f2e33a06d80d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegClass - Return the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">342</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">createVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">recomputeRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00046">setRegClass()</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00423">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00386">AdjustStackOffset()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00909">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00099">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00189">llvm::PBQPBuilder::build()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00337">canFoldCopy()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00430">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02921">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15258">checkAndUpdateEFLAGSKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00188">llvm::SIInstrInfo::commuteInstruction()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">constrainRegClass()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00331">llvm::AMDGPUInstrInfo::convertToISA()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00674">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00034">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l01009">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06089">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="FastISel_8cpp_source.html#l01426">llvm::FastISel::FastEmitInst_extractsubreg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00747">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04201">foldPatchpoint()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00471">getCopyToPartsVector()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00274">GetCostForDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14252">getPseudoCMOVOpc()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00050">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02957">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00772">isOperandKill()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00431">isPostDominatedBy()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00210">isSourceDefinedByImplicitDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00435">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00316">operator&lt;&lt;()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01725">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">recomputeRegClass()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00252">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="Spiller_8cpp_source.html#l00045">llvm::Spiller::~Spiller()</a>.</p>

</div>
</div>
<a class="anchor" id="a7601a4f2f42c043d01b6921b2b3b00b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00488">488</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">reservedRegsFrozen()</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00249">llvm::RegScavenger::getRegsUsed()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">isReserved()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00270">llvm::MachineFunction::verify()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b7aa7f27b6bc25e4b5a180ad95c4988"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSimpleHint - Return the preferred register allocation hint, or 0 if a standard simple hint (<a class="el" href="classllvm_1_1Type.html">Type</a> == 0) is not set. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">399</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00393">getRegAllocationHint()</a>.</p>

</div>
</div>
<a class="anchor" id="a2356140507d825b629c3866b8c75b3ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">127</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00140">llvm::TargetMachine::getRegisterInfo()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00407">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00510">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00413">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00416">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00025">MachineRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00667">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">setPhysRegUnused()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00434">setPhysRegUsed()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a8e37a5bdd95e6bc921cc0855a3dbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. If there are multiple definitions or no definition, return null. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00319">319</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00240">def_end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="STLExtras_8h_source.html#l00154">llvm::next()</a>.</p>

<p>Referenced by <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00418">getDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">llvm::X86InstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="abf69f92f1977440a4e443a26baeb73c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. This assumes that the code is in SSA form, so there should only be one definition. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">308</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00587">llvm::MachineRegisterInfo::defusechain_iterator&lt; ReturnUses, ReturnDefs, SkipDebug &gt;::atEnd()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00240">def_end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="STLExtras_8h_source.html#l00154">llvm::next()</a>.</p>

<p>Referenced by <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00215">canCompareBeNewValueJump()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01668">canFoldIntoMOVCC()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="FastISel_8cpp_source.html#l00139">llvm::FastISel::getRegForValue()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00714">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01913">MatchingStackOffset()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03744">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01320">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00934">pushDepHeight()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00699">updatePhysDepsDownwards()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>, and <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00331">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>.</p>

</div>
</div>
<a class="anchor" id="adac1aac8509b299918a6cae29ead3cdb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOneDef - Return true if there is exactly one instruction defining the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">248</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00240">def_end()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a8be4959abd44b6fbd158dba0d7c315bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00327">327</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00278">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">use_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01668">canFoldIntoMOVCC()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00452">findOnlyInterestingUse()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00813">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00772">isOperandKill()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b43b880d693311e4375195ab5a95596"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00268">268</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">use_end()</a>.</p>

<p>Referenced by <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, and <a class="el" href="FastISel_8cpp_source.html#l01518">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a721b3ae1a20e295cc4f1143958ad3884"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.</p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00179">179</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00180">addRegOperandToUseList()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00248">moveOperands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00219">removeRegOperandFromUseList()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">verifyUseLists()</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00174">llvm::BranchFolder::OptimizeFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a017c4ebe5112a2521ee37dfe1e78236c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.</p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00510">510</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00330">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">isReserved()</a>.</p>

<p>Referenced by <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00406">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00697">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00313">llvm::PBQPBuilderWithCoalescing::build()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00275">CriticalPathStep()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00413">isConstantPhysReg()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00342">RegisterOperands::pushRegUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d7134fb4c7b07bd2fab941063bea585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isConstantPhysReg - Returns true if PhysReg is unallocatable and constant throughout the function. It is safe to move instructions that read such a physreg. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00413">413</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00510">isAllocatable()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00580">llvm::MCRegAliasIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00431">isPostDominatedBy()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e4b09e8d0f31b43fd5a912ed288bccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00343">343</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00529">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01352">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01150">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00785">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00407">llvm::AArch64FrameLowering::determinePrologueDeath()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00575">llvm::ARMFrameLowering::getFrameIndexOffset()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">livein_empty()</a>, and <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00327">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="abe3c98b9803fa6a21eca279173c27b12"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPhysRegUsed - Return true if the specified register is used in this function. Also check for clobbered aliases and registers clobbered by function calls with register mask operands.</p>
<p>This only works after register allocation. It is primarily used by PrologEpilogInserter to determine which callee-saved registers need spilling. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00416">416</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00337">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l01106">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00234">llvm::Thumb1FrameLowering::emitEpilogue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00355">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00330">getFPReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00093">HandleVRSaveUpdate()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00385">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00889">llvm::PPCFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01153">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00354">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00101">llvm::PEI::runOnMachineFunction()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00181">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a class="anchor" id="a008f499ae277e4936b5b897ddb4bcb7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isReserved - Returns true when PhysReg is a reserved register.</p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">500</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00488">getReservedRegs()</a>, and <a class="el" href="BitVector_8h_source.html#l00337">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocPBQP_8cpp_source.html#l00189">llvm::PBQPBuilder::build()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l01009">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00210">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00264">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00510">isAllocatable()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00138">llvm::LiveIntervals::print()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01153">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="RegisterScavenging_8h_source.html#l00156">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a506447dd6402590e58fe1492fa824c01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00159">159</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineLICM_8cpp_source.html#l00309">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a035f850aa2492716906dbb0610e98c90"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00162">162</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00495">regsAreCompatible()</a>.</p>

</div>
</div>
<a class="anchor" id="adb8e83c4e03a80fa7d24357b522e25ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00529">529</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00115">checkFnHasLiveInYmm()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00352">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00361">getLiveInVirtReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00093">HandleVRSaveUpdate()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00292">isEAXLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00343">isLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="afc3fbc2c69e7a73deb6dcaa7081cf558"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">531</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00204">defusechain_iterator</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00371">EmitLiveInCopies()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00352">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00361">getLiveInVirtReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00314">llvm::MachineOperand::isDebug()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00343">isLiveIn()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::isUse()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e18d247091e29fe2c2c3f5bd59843fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">530</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00115">checkFnHasLiveInYmm()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00352">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00361">getLiveInVirtReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00093">HandleVRSaveUpdate()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00292">isEAXLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00343">isLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a557ce2bfb3c946e43d65d750b2537987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Move NumOps operands from Src to Dst, updating use-def lists as needed.</p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00248">248</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a57272aac11db09b0ffe780ee46b2524a">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00179">invalidateLiveness()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad947cc307feb5c01e3c23b28f9fb1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">69</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00171">llvm::TargetRegisterInfo::getCommonSubClass()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00593">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00185">llvm::TargetRegisterInfo::getMatchingSuperRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00484">llvm::TargetRegisterInfo::getSubClassWithSubReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00224">reg_nodbg_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00227">reg_nodbg_end()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00046">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">getRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="adfeaea4e5c82dea47ff9aa1f8367104c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00212">212</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00900">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l01009">dumpMachineInstrRangeWithSlotIndex()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00022">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00212">isFullCopyOf()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00614">llvm::SplitEditor::overlapIntv()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00219">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00293">replaceRegWith()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00316">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="FastISel_8cpp_source.html#l01518">llvm::FastISel::tryToFoldLoad()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00373">usesTheStack()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">verifyUseList()</a>, and <a class="el" href="Spiller_8cpp_source.html#l00045">llvm::Spiller::~Spiller()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9164d2a330b1f92627fd5fc66fb00af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00219">219</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00212">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00215">reg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00138">llvm::LiveIntervals::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a02fe85b8fe3fb016d9b13f9ee05748b8">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00215">215</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l00900">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00022">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00614">llvm::SplitEditor::overlapIntv()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00219">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00293">replaceRegWith()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00373">usesTheStack()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">verifyUseList()</a>, and <a class="el" href="Spiller_8cpp_source.html#l00045">llvm::Spiller::~Spiller()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ccf3c33d602c228a2d76b31c732628d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00224">224</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00063">llvm::LiveRangeCalc::extendToUses()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00212">isFullCopyOf()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">recomputeRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00231">reg_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="ab81d87ea1face18fab38091303d87d2a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00231">231</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00224">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00227">reg_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00516">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00153">clobbersAnyYmmReg()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00056">llvm::RegAllocBase::init()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, and <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00138">llvm::LiveIntervals::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a728707da8d5c6832316ff91231f3c2ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7083a77ea4e68dd4982ae6e03b6ced0">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00227">227</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00063">llvm::LiveRangeCalc::extendToUses()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">recomputeRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00231">reg_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00219">219</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a57272aac11db09b0ffe780ee46b2524a">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00129">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00179">invalidateLiveness()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00717">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb653bae4f5a11b4b19a6247fd0021c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class to match the FromReg constraints using:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg))</p>
<p>That function will return NULL if the virtual registers have incompatible constraints.</p>
<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00293">293</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00212">reg_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00215">reg_end()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

<p>Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00386">AdjustStackOffset()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00388">getCopyOrBitcastDefUseIdx()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00220">llvm::MachineSSAUpdater::RewriteUse()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00181">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d8676cfdbb137a8492c020c50bae218"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">474</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00113">llvm::BitVector::empty()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00481">canReserveReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00488">getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">131</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00127">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d788d22cfaad654abf383f817e12add"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00140">140</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00114">llvm::LiveRangeEdit::LiveRangeEdit()</a>.</p>

</div>
</div>
<a class="anchor" id="a22fda1d7656257f4d73bdd3ad5341474"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setPhysRegUnused </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setPhysRegUnused - Mark the specified register unused in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">448</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00407">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00275">llvm::BitVector::reset()</a>.</p>

<p>Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l00889">llvm::PPCFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00385">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00181">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a class="anchor" id="a8102e337f77143271ef8ccd4ea2546b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setPhysRegUsed - Mark the specified register used in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00434">434</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00236">llvm::BitVector::set()</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01150">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00072">llvm::LiveRegMatrix::assign()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00189">llvm::PBQPBuilder::build()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01106">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00506">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00169">llvm::Mips16FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01057">llvm::X86FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01153">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00354">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a84e2447414c8ad02b53135e85b26ebac"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00385">385</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="COFFYAML_8cpp_source.html#l00227">Type</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00260">llvm::ARMBaseRegisterInfo::UpdateRegAllocHint()</a>.</p>

</div>
</div>
<a class="anchor" id="abc2f27ea446a79159a27f3fb39840847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>setRegClass - Set the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00046">46</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00100">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01329">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">constrainRegClass()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00331">llvm::AMDGPUInstrInfo::convertToISA()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00059">countOperands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">getRegClass()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a332a199272a80afabcfd9e79c9c97d00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegUnitUsed </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Mark the specified register unit as used in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">428</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00236">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a class="anchor" id="aab02e22a5eb05431890303cdeb8d0479"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>tracksLiveness - Returns true when tracking register liveness accurately.</p>
<p>While this flag is true, register liveness information in basic block live-in lists and machine instruction operands is accurate. This means it can be used to change the code in ways that affect the values in registers, for example by the register scavenger.</p>
<p>When this flag is false, liveness is no longer reliable. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00172">172</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00070">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00492">matchPair()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00174">llvm::BranchFolder::OptimizeFunction()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00322">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a2f9819f230628888e3e68de292ecd602"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">257</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00338">clearKillFlags()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00401">dumpUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00268">hasOneUse()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00329">isDefLiveOut()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00387">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">use_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a0be07e313486cf812c3bab6cfc1da620"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">264</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">use_end()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00371">EmitLiveInCopies()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8347c6938efe4d9a4426b92ef57851e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad16757f9cbc47efd10d56db0d46b2467">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">260</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00338">clearKillFlags()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00401">dumpUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00268">hasOneUse()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">hasVGPROperands()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00060">INITIALIZE_PASS()</a>, <a class="el" href="TailDuplication_8cpp_source.html#l00329">isDefLiveOut()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01091">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">use_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="aad684f050965249161650dcdf5a58fa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00278">278</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00452">findOnlyInterestingUse()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00875">findUseBetween()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00114">llvm::SplitAnalysis::getLastSplitPointIter()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00327">hasOneNonDBGUse()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00431">isPostDominatedBy()</a>, <a class="el" href="InlineSpiller_8cpp_source.html#l00316">operator&lt;&lt;()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00736">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="ac02c0424a7e7a4021fd9efc0a71d7473"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">285</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00338">clearKillFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00401">dumpUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00696">getPressureSets()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00319">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00327">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00413">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00293">replaceRegWith()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00278">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">use_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00433">eraseIfDead()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">llvm::X86InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a355ba266da19094cc0948311c431768e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4fd97262962a7fd0e40781951c0985e3">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">281</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00291">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00875">findUseBetween()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00114">llvm::SplitAnalysis::getLastSplitPointIter()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00327">hasOneNonDBGUse()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00878">isLoadFromGOTOrConstantPool()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00431">isPostDominatedBy()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00736">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">use_nodbg_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="aa56d6df38730dbdfc54792b291b05254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">133</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="raw__ostream_8cpp_source.html#l00664">llvm::errs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00204">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00212">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00215">reg_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00120">clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00179">invalidateLiveness()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="aedd372555283b71cb5be32c4fcb68921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">170</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00378">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00127">getTargetRegisterInfo()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00301">llvm::TargetRegisterInfo::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00133">verifyUseList()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00179">invalidateLiveness()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00270">llvm::MachineFunction::verify()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a class="anchor" id="a7e7e757cf0e1dc21a40e4d183d980196"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00204">204</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">livein_empty()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li><a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:41 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
