library ieee;
use ieee.std_logic_1164.all;

entity contador6Bits is
  port ( clk_c6B,ld_c6B,clr_c6B: in std_logic;	
         out_c6B: out std_logic );
end contador6Bits ;
architecture ckt of contador6Bits is
	component ffjk is
		port (clk ,J ,K ,P ,C: in std_logic;
				q: out std_logic;
	end component;
	
	signal q0_out,q1_out,q2_out,q3_out,q4_out,q5_out: std_logic;
	
	begin
	  Q0: ffjk port map(
           clk => clk_c6B,
			  J => ld_c6B,
			  K => ld_c6B,
			  P => '1',
			  C => clr_c6B,
           q => q0_out);
	  Q1: ffjk port map(
           clk => clk_c6B,
			  J => ld_c6B,
			  K => ld_c6B,
			  P => '1',
			  C => clr_c6B,
           q => q1_out);
end ckt ;