# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:54 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs_valid

.latch        n42 Memory[0][0]  2
.latch        n47 Memory[0][1]  2
.latch        n52 Memory[0][2]  2
.latch        n57 Memory[0][3]  2
.latch        n62 Memory[0][4]  2
.latch        n67 Memory[0][5]  2
.latch        n72 Memory[0][6]  2
.latch        n77 Memory[1][0]  2
.latch        n82 Memory[1][1]  2
.latch        n87 Memory[1][2]  2
.latch        n92 Memory[1][3]  2
.latch        n97 Memory[1][4]  2
.latch       n102 Memory[1][5]  2
.latch       n107 Memory[1][6]  2
.latch       n112 Memory[2][0]  2
.latch       n117 Memory[2][1]  2
.latch       n122 Memory[2][2]  2
.latch       n127 Memory[2][3]  2
.latch       n132 Memory[2][4]  2
.latch       n137 Memory[2][5]  2
.latch       n142 Memory[2][6]  2
.latch       n147 Memory[3][0]  2
.latch       n152 Memory[3][1]  2
.latch       n157 Memory[3][2]  2
.latch       n162 Memory[3][3]  2
.latch       n167 Memory[3][4]  2
.latch       n172 Memory[3][5]  2
.latch       n177 Memory[3][6]  2
.latch       n182 control.valid_reg[0]  2
.latch       n187 control.valid_reg[1]  2
.latch       n192 control.valid_reg[2]  2
.latch       n197 control.valid_reg[3]  2

.names outs_ready control.valid_reg[3] ins_ready
01 0
.names Memory[0][0] ins_ready new_n118
10 1
.names ins[0] ins_ready new_n119
11 1
.names new_n118 new_n119 n42
00 0
.names Memory[0][1] ins_ready new_n121
10 1
.names ins[1] ins_ready new_n122_1
11 1
.names new_n121 new_n122_1 n47
00 0
.names Memory[0][2] ins_ready new_n124
10 1
.names ins[2] ins_ready new_n125
11 1
.names new_n124 new_n125 n52
00 0
.names Memory[0][3] ins_ready new_n127_1
10 1
.names ins[3] ins_ready new_n128
11 1
.names new_n127_1 new_n128 n57
00 0
.names Memory[0][4] ins_ready new_n130
10 1
.names ins[4] ins_ready new_n131
11 1
.names new_n130 new_n131 n62
00 0
.names Memory[0][5] ins_ready new_n133
10 1
.names ins[5] ins_ready new_n134
11 1
.names new_n133 new_n134 n67
00 0
.names Memory[0][6] ins_ready new_n136
10 1
.names ins[6] ins_ready new_n137_1
11 1
.names new_n136 new_n137_1 n72
00 0
.names Memory[1][0] ins_ready new_n139
10 1
.names Memory[0][0] ins_ready new_n140
11 1
.names new_n139 new_n140 n77
00 0
.names Memory[1][1] ins_ready new_n142_1
10 1
.names Memory[0][1] ins_ready new_n143
11 1
.names new_n142_1 new_n143 n82
00 0
.names Memory[1][2] ins_ready new_n145
10 1
.names Memory[0][2] ins_ready new_n146
11 1
.names new_n145 new_n146 n87
00 0
.names Memory[1][3] ins_ready new_n148
10 1
.names Memory[0][3] ins_ready new_n149
11 1
.names new_n148 new_n149 n92
00 0
.names Memory[1][4] ins_ready new_n151
10 1
.names Memory[0][4] ins_ready new_n152_1
11 1
.names new_n151 new_n152_1 n97
00 0
.names Memory[1][5] ins_ready new_n154
10 1
.names Memory[0][5] ins_ready new_n155
11 1
.names new_n154 new_n155 n102
00 0
.names Memory[1][6] ins_ready new_n157_1
10 1
.names Memory[0][6] ins_ready new_n158
11 1
.names new_n157_1 new_n158 n107
00 0
.names Memory[2][0] ins_ready new_n160
10 1
.names Memory[1][0] ins_ready new_n161
11 1
.names new_n160 new_n161 n112
00 0
.names Memory[2][1] ins_ready new_n163
10 1
.names Memory[1][1] ins_ready new_n164
11 1
.names new_n163 new_n164 n117
00 0
.names Memory[2][2] ins_ready new_n166
10 1
.names Memory[1][2] ins_ready new_n167_1
11 1
.names new_n166 new_n167_1 n122
00 0
.names Memory[2][3] ins_ready new_n169
10 1
.names Memory[1][3] ins_ready new_n170
11 1
.names new_n169 new_n170 n127
00 0
.names Memory[2][4] ins_ready new_n172_1
10 1
.names Memory[1][4] ins_ready new_n173
11 1
.names new_n172_1 new_n173 n132
00 0
.names Memory[2][5] ins_ready new_n175
10 1
.names Memory[1][5] ins_ready new_n176
11 1
.names new_n175 new_n176 n137
00 0
.names Memory[2][6] ins_ready new_n178
10 1
.names Memory[1][6] ins_ready new_n179
11 1
.names new_n178 new_n179 n142
00 0
.names Memory[3][0] ins_ready new_n181
10 1
.names Memory[2][0] ins_ready new_n182_1
11 1
.names new_n181 new_n182_1 n147
00 0
.names Memory[3][1] ins_ready new_n184
10 1
.names Memory[2][1] ins_ready new_n185
11 1
.names new_n184 new_n185 n152
00 0
.names Memory[3][2] ins_ready new_n187_1
10 1
.names Memory[2][2] ins_ready new_n188
11 1
.names new_n187_1 new_n188 n157
00 0
.names Memory[3][3] ins_ready new_n190
10 1
.names Memory[2][3] ins_ready new_n191
11 1
.names new_n190 new_n191 n162
00 0
.names Memory[3][4] ins_ready new_n193
10 1
.names Memory[2][4] ins_ready new_n194
11 1
.names new_n193 new_n194 n167
00 0
.names Memory[3][5] ins_ready new_n196
10 1
.names Memory[2][5] ins_ready new_n197_1
11 1
.names new_n196 new_n197_1 n172
00 0
.names Memory[3][6] ins_ready new_n199
10 1
.names Memory[2][6] ins_ready new_n200
11 1
.names new_n199 new_n200 n177
00 0
.names control.valid_reg[0] ins_ready new_n202
10 1
.names ins_valid ins_ready new_n203
11 1
.names new_n202 new_n203 new_n204
00 1
.names rst new_n204 n182
00 1
.names control.valid_reg[1] ins_ready new_n206
10 1
.names control.valid_reg[0] ins_ready new_n207
11 1
.names new_n206 new_n207 new_n208
00 1
.names rst new_n208 n187
00 1
.names control.valid_reg[2] ins_ready new_n210
10 1
.names control.valid_reg[1] ins_ready new_n211
11 1
.names new_n210 new_n211 new_n212
00 1
.names rst new_n212 n192
00 1
.names control.valid_reg[2] ins_ready new_n214
01 1
.names rst new_n214 n197
00 1
.names Memory[3][0] outs[0]
1 1
.names Memory[3][1] outs[1]
1 1
.names Memory[3][2] outs[2]
1 1
.names Memory[3][3] outs[3]
1 1
.names Memory[3][4] outs[4]
1 1
.names Memory[3][5] outs[5]
1 1
.names Memory[3][6] outs[6]
1 1
.names control.valid_reg[3] outs_valid
1 1
.end
