$date
	Thu Jul 15 21:56:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_2to1_1B_t $end
$var wire 1 ! output_result $end
$var reg 1 " input_a $end
$var reg 1 # input_b $end
$var reg 1 $ input_select $end
$scope module M $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! result $end
$var wire 1 $ select $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$upscope $end
$scope task test $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * select $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#100
1!
1&
1"
1(
#200
0!
0&
1#
0"
1)
0(
#300
1!
1&
1"
1(
#400
0!
0%
0&
1$
0#
0"
1*
0)
0(
#500
1"
1(
#600
1!
1'
1#
0"
1)
0(
#700
1"
1(
#800
