<stg><name>dense_resource_rf_leq_nin<ap_fixed,ap_fixed<8,4,5,3,0>,config11_mult>.0.0</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_28_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
rewind_header:1  %in_index7 = phi i7 [ 0, %hls_label_28_begin ], [ %in_index, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index7"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="7">
<![CDATA[
ReuseLoop:3  %zext_ln59 = zext i7 %in_index7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:4  %kernel_data_V_0_load = load i8* @kernel_data_V_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_0_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:5  %kernel_data_V_1321_load = load i8* @kernel_data_V_1321, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1321_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:6  %kernel_data_V_2322_load = load i8* @kernel_data_V_2322, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_2322_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:7  %kernel_data_V_3323_load = load i8* @kernel_data_V_3323, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3323_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:8  %kernel_data_V_4324_load = load i8* @kernel_data_V_4324, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4324_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:9  %kernel_data_V_5_load = load i8* @kernel_data_V_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_5_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:10  %kernel_data_V_6_load = load i8* @kernel_data_V_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_6_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:11  %kernel_data_V_7_load = load i8* @kernel_data_V_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_7_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:12  %kernel_data_V_8_load = load i8* @kernel_data_V_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_8_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:13  %kernel_data_V_9_load = load i8* @kernel_data_V_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_9_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:14  %kernel_data_V_10_load = load i8* @kernel_data_V_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_10_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:15  %kernel_data_V_11_load = load i8* @kernel_data_V_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_11_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:16  %kernel_data_V_12_load = load i8* @kernel_data_V_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_12_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:17  %kernel_data_V_13_load = load i8* @kernel_data_V_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_13_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:18  %kernel_data_V_14_load = load i8* @kernel_data_V_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_14_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:19  %kernel_data_V_15_load = load i8* @kernel_data_V_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_15_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:20  %kernel_data_V_16_load = load i8* @kernel_data_V_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_16_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:21  %kernel_data_V_17_load = load i8* @kernel_data_V_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_17_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:22  %kernel_data_V_18_load = load i8* @kernel_data_V_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_18_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:23  %kernel_data_V_19_load = load i8* @kernel_data_V_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_19_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:24  %kernel_data_V_20_load = load i8* @kernel_data_V_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_20_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:25  %kernel_data_V_21_load = load i8* @kernel_data_V_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_21_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:26  %kernel_data_V_22_load = load i8* @kernel_data_V_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_22_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:27  %kernel_data_V_23_load = load i8* @kernel_data_V_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_23_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:28  %kernel_data_V_24_load = load i8* @kernel_data_V_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_24_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:29  %kernel_data_V_25_load = load i8* @kernel_data_V_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_25_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:30  %kernel_data_V_26_load = load i8* @kernel_data_V_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_26_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:31  %kernel_data_V_27_load = load i8* @kernel_data_V_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_27_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:32  %kernel_data_V_28_load = load i8* @kernel_data_V_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_28_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:33  %kernel_data_V_29_load = load i8* @kernel_data_V_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_29_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:34  %kernel_data_V_30_load = load i8* @kernel_data_V_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_30_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:35  %kernel_data_V_31_load = load i8* @kernel_data_V_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_31_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:36  %kernel_data_V_32_load = load i8* @kernel_data_V_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_32_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:37  %kernel_data_V_33_load = load i8* @kernel_data_V_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_33_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:38  %kernel_data_V_34_load = load i8* @kernel_data_V_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_34_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:39  %kernel_data_V_35_load = load i8* @kernel_data_V_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_35_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:40  %kernel_data_V_36_load = load i8* @kernel_data_V_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_36_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:41  %kernel_data_V_37_load = load i8* @kernel_data_V_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_37_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:42  %kernel_data_V_38_load = load i8* @kernel_data_V_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_38_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:43  %kernel_data_V_39_load = load i8* @kernel_data_V_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_39_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:44  %kernel_data_V_40_load = load i8* @kernel_data_V_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_40_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:45  %kernel_data_V_41_load = load i8* @kernel_data_V_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_41_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:46  %kernel_data_V_42_load = load i8* @kernel_data_V_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_42_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:47  %kernel_data_V_43_load = load i8* @kernel_data_V_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_43_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:48  %kernel_data_V_44_load = load i8* @kernel_data_V_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_44_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:49  %kernel_data_V_45_load = load i8* @kernel_data_V_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_45_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:50  %kernel_data_V_46_load = load i8* @kernel_data_V_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_46_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:51  %kernel_data_V_47_load = load i8* @kernel_data_V_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_47_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:52  %kernel_data_V_48_load = load i8* @kernel_data_V_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_48_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:53  %kernel_data_V_49_load = load i8* @kernel_data_V_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_49_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:54  %kernel_data_V_50_load = load i8* @kernel_data_V_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_50_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:55  %kernel_data_V_51_load = load i8* @kernel_data_V_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_51_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:56  %kernel_data_V_52_load = load i8* @kernel_data_V_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_52_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:57  %kernel_data_V_53_load = load i8* @kernel_data_V_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_53_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:58  %kernel_data_V_54_load = load i8* @kernel_data_V_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_54_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:59  %kernel_data_V_55_load = load i8* @kernel_data_V_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_55_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:60  %kernel_data_V_56_load = load i8* @kernel_data_V_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_56_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:61  %kernel_data_V_57_load = load i8* @kernel_data_V_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_57_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:62  %kernel_data_V_58_load = load i8* @kernel_data_V_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_58_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:63  %kernel_data_V_59_load = load i8* @kernel_data_V_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_59_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:64  %kernel_data_V_60_load = load i8* @kernel_data_V_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_60_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:65  %kernel_data_V_61_load = load i8* @kernel_data_V_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_61_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:66  %kernel_data_V_62_load = load i8* @kernel_data_V_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_62_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:67  %kernel_data_V_63_load = load i8* @kernel_data_V_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_63_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:68  %kernel_data_V_64_load = load i8* @kernel_data_V_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_64_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:69  %kernel_data_V_65_load = load i8* @kernel_data_V_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_65_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:70  %kernel_data_V_66_load = load i8* @kernel_data_V_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_66_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:71  %kernel_data_V_67_load = load i8* @kernel_data_V_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_67_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:72  %kernel_data_V_68_load = load i8* @kernel_data_V_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_68_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:73  %kernel_data_V_69_load = load i8* @kernel_data_V_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_69_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:74  %kernel_data_V_70_load = load i8* @kernel_data_V_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_70_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:75  %kernel_data_V_71_load = load i8* @kernel_data_V_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_71_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:76  %kernel_data_V_72_load = load i8* @kernel_data_V_72, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_72_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:77  %kernel_data_V_73_load = load i8* @kernel_data_V_73, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_73_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:78  %kernel_data_V_74_load = load i8* @kernel_data_V_74, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_74_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:79  %kernel_data_V_75_load = load i8* @kernel_data_V_75, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_75_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:80  %kernel_data_V_76_load = load i8* @kernel_data_V_76, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_76_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:81  %kernel_data_V_77_load = load i8* @kernel_data_V_77, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_77_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:82  %kernel_data_V_78_load = load i8* @kernel_data_V_78, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_78_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:83  %kernel_data_V_79_load = load i8* @kernel_data_V_79, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_79_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:84  %kernel_data_V_80_load = load i8* @kernel_data_V_80, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_80_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:85  %kernel_data_V_81_load = load i8* @kernel_data_V_81, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_81_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:86  %kernel_data_V_82_load = load i8* @kernel_data_V_82, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_82_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:87  %kernel_data_V_83_load = load i8* @kernel_data_V_83, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_83_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:88  %kernel_data_V_84_load = load i8* @kernel_data_V_84, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_84_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:89  %kernel_data_V_85_load = load i8* @kernel_data_V_85, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_85_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:90  %kernel_data_V_86_load = load i8* @kernel_data_V_86, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_86_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:91  %kernel_data_V_87_load = load i8* @kernel_data_V_87, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_87_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:92  %kernel_data_V_88_load = load i8* @kernel_data_V_88, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_88_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop:93  %kernel_data_V_89_load = load i8* @kernel_data_V_89, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_89_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="7">
<![CDATA[
ReuseLoop:94  %tmp = call i8 @_ssdm_op_Mux.ap_auto.90i8.i7(i8 %kernel_data_V_0_load, i8 %kernel_data_V_1321_load, i8 %kernel_data_V_2322_load, i8 %kernel_data_V_3323_load, i8 %kernel_data_V_4324_load, i8 %kernel_data_V_5_load, i8 %kernel_data_V_6_load, i8 %kernel_data_V_7_load, i8 %kernel_data_V_8_load, i8 %kernel_data_V_9_load, i8 %kernel_data_V_10_load, i8 %kernel_data_V_11_load, i8 %kernel_data_V_12_load, i8 %kernel_data_V_13_load, i8 %kernel_data_V_14_load, i8 %kernel_data_V_15_load, i8 %kernel_data_V_16_load, i8 %kernel_data_V_17_load, i8 %kernel_data_V_18_load, i8 %kernel_data_V_19_load, i8 %kernel_data_V_20_load, i8 %kernel_data_V_21_load, i8 %kernel_data_V_22_load, i8 %kernel_data_V_23_load, i8 %kernel_data_V_24_load, i8 %kernel_data_V_25_load, i8 %kernel_data_V_26_load, i8 %kernel_data_V_27_load, i8 %kernel_data_V_28_load, i8 %kernel_data_V_29_load, i8 %kernel_data_V_30_load, i8 %kernel_data_V_31_load, i8 %kernel_data_V_32_load, i8 %kernel_data_V_33_load, i8 %kernel_data_V_34_load, i8 %kernel_data_V_35_load, i8 %kernel_data_V_36_load, i8 %kernel_data_V_37_load, i8 %kernel_data_V_38_load, i8 %kernel_data_V_39_load, i8 %kernel_data_V_40_load, i8 %kernel_data_V_41_load, i8 %kernel_data_V_42_load, i8 %kernel_data_V_43_load, i8 %kernel_data_V_44_load, i8 %kernel_data_V_45_load, i8 %kernel_data_V_46_load, i8 %kernel_data_V_47_load, i8 %kernel_data_V_48_load, i8 %kernel_data_V_49_load, i8 %kernel_data_V_50_load, i8 %kernel_data_V_51_load, i8 %kernel_data_V_52_load, i8 %kernel_data_V_53_load, i8 %kernel_data_V_54_load, i8 %kernel_data_V_55_load, i8 %kernel_data_V_56_load, i8 %kernel_data_V_57_load, i8 %kernel_data_V_58_load, i8 %kernel_data_V_59_load, i8 %kernel_data_V_60_load, i8 %kernel_data_V_61_load, i8 %kernel_data_V_62_load, i8 %kernel_data_V_63_load, i8 %kernel_data_V_64_load, i8 %kernel_data_V_65_load, i8 %kernel_data_V_66_load, i8 %kernel_data_V_67_load, i8 %kernel_data_V_68_load, i8 %kernel_data_V_69_load, i8 %kernel_data_V_70_load, i8 %kernel_data_V_71_load, i8 %kernel_data_V_72_load, i8 %kernel_data_V_73_load, i8 %kernel_data_V_74_load, i8 %kernel_data_V_75_load, i8 %kernel_data_V_76_load, i8 %kernel_data_V_77_load, i8 %kernel_data_V_78_load, i8 %kernel_data_V_79_load, i8 %kernel_data_V_80_load, i8 %kernel_data_V_81_load, i8 %kernel_data_V_82_load, i8 %kernel_data_V_83_load, i8 %kernel_data_V_84_load, i8 %kernel_data_V_85_load, i8 %kernel_data_V_86_load, i8 %kernel_data_V_87_load, i8 %kernel_data_V_88_load, i8 %kernel_data_V_89_load, i7 %in_index7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:95  %w11_V_addr = getelementptr [90 x i2]* @w11_V, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="w11_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="7">
<![CDATA[
ReuseLoop:96  %w11_V_load = load i2* %w11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ReuseLoop:104  %in_index = add i7 %in_index7, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
ReuseLoop:105  %icmp_ln46 = icmp eq i7 %in_index7, -39

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.exit:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="7">
<![CDATA[
ReuseLoop:96  %w11_V_load = load i2* %w11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="8">
<![CDATA[
ReuseLoop:97  %sext_ln1118 = sext i8 %tmp to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="2">
<![CDATA[
ReuseLoop:98  %sext_ln1118_1 = sext i2 %w11_V_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReuseLoop:99  %r_V = mul i10 %sext_ln1118, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:100  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %r_V, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_28_begin ], [ false, %ReuseLoop ], [ true, %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:2  %res_V_write_assign5 = phi i8 [ 0, %hls_label_28_begin ], [ %acc_0_V, %ReuseLoop ], [ 0, %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_V_write_assign5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:3  br i1 %do_init, label %hls_label_28_end, label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_28_end:0  call void (...)* @_ssdm_op_SpecMemCore([90 x i2]* @w11_V, [1 x i8]* @p_str14, [12 x i8]* @p_str39, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specmemcore_ln33"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_28_end:1  %empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28_end:2  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str41) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:1  %tmp_76_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="7">
<![CDATA[
ReuseLoop:101  %sext_ln708 = sext i7 %trunc_ln to i8

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:102  %acc_0_V = add i8 %sext_ln708, %res_V_write_assign5

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:103  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str41, i32 %tmp_76_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:106  %empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90, i64 90, i64 90)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:107  br i1 %icmp_ln46, label %"dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
dense_resource_rf_leq_nin<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.exit:0  call void (...)* @_ssdm_op_Return(i8 %acc_0_V)

]]></Node>
<StgValue><ssdm name="return_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
