
---------- Begin Simulation Statistics ----------
final_tick                                36297214375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    278                       # Simulator instruction rate (inst/s)
host_mem_usage                               10633088                       # Number of bytes of host memory used
host_op_rate                                      286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49992.92                       # Real time elapsed on the host
host_tick_rate                                 505134                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13891440                       # Number of instructions simulated
sim_ops                                      14276194                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025253                       # Number of seconds simulated
sim_ticks                                 25253105000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.334225                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   47349                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67320                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1023                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5084                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56125                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9527                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2281                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105140                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1629                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      560583                       # Number of instructions committed
system.cpu.committedOps                        632240                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.476415                       # CPI: cycles per instruction
system.cpu.discardedOps                         16086                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             309047                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            149880                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75213                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1684939                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.223393                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1023                       # number of quiesce instructions executed
system.cpu.numCycles                          2509402                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1023                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  355972     56.30%     56.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2159      0.34%     56.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162315     25.67%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111794     17.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   632240                       # Class of committed instruction
system.cpu.quiesceCycles                     37895566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          824463                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464166                       # Transaction distribution
system.membus.trans_dist::ReadResp             465071                       # Transaction distribution
system.membus.trans_dist::WriteReq             273305                       # Transaction distribution
system.membus.trans_dist::WriteResp            273305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          585                       # Transaction distribution
system.membus.trans_dist::CleanEvict              429                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           675                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1478427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46696036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            739268                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005455                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  739246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              739268                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1994088295                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20407750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              498984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3980500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16932700                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2866895790                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1153750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       581120                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       581120                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987081                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987081                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3136402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49946332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5284797500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          3454101                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4271073507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2731209000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2595166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     12975830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1946375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2595166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20112537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2595166                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1946375                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4541541                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2595166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     12975830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4541541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4541541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24654077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1946375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4541541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6487915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1946375                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       669225                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2615599                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1946375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6487915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       669225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9103514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       264192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       264192                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1454650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       902497                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       902497    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       902497                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2163677420                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2579844000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1273367374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      2595166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25951660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1301914200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25951660                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     25991259                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     51942919                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1299319034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     28586425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25951660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1353857120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23356494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1256060354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    664362501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1943779349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    711075490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1211942531                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1923018021                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23356494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1967135843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1876305033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3866797370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          253                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       582899                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58290                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         641188                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       582899                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       582899                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       582899                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58290                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        641188                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29703084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16945728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264777                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        39599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1173015041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       669225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2491258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1176215123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1482590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      2595166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    664362501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2595166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            671035423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1482590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      2634765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1837377542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2595166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       669225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2491258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1847250546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    724887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          521                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          521                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              838448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             282087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264777                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15090545445                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27270781695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32522.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58772.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       556                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432934                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.085150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   878.452646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.439504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          968      1.96%      1.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1117      2.27%      4.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          696      1.41%      5.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          656      1.33%      6.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1244      2.52%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          618      1.25%     10.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          623      1.26%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          755      1.53%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42624     86.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     890.614203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1014.521211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           262     50.29%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.19%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.19%     50.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.19%     50.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.19%     51.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           70     13.44%     64.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.38%     64.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.19%     65.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179     34.36%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           521                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.211132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    141.317587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    500.067489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            247     47.41%     47.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      2.50%     49.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.58%     50.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.38%     50.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.38%     51.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.19%     51.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.19%     51.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.19%     51.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.19%     52.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      2.11%     54.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          239     45.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           521                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29696576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16945792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29703020                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16945728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1175.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       671.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1176.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    671.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25252958125                       # Total gap between requests
system.mem_ctrls.avgGap                      34645.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29615552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38592                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39599.090884071484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1172748935.229944944382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 669224.635940807988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2486189.322065543849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1528208.115398086607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 2595166.020178508479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 664319417.354816317558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2595166.020178508479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       961250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27209408125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19296840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41115480                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  40647165210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1638379910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 467834648195                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1170565940                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58786.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72818.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41869.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69482333.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1599980.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1784647.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1143130.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24332267.025000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16983052.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        843996393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       367997461.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     241787032.199973                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     244930756.987546                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     307057673.999999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2047084638.262421                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.062691                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16004387595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1366260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7885819155                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1023                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23152625.977517                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    143495953.609689                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1023    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       804250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1023                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12612078000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23685136375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       225241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           225241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       225241                       # number of overall hits
system.cpu.icache.overall_hits::total          225241                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9988125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9988125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9988125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9988125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       225471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       225471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       225471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       225471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.630435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.630435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.630435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.630435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9622500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9622500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.956522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.956522                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       225241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          225241                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9988125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9988125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       225471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       225471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.630435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.630435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.956522                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           388.321576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              117076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                65                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1801.169231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   388.321576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.758441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            451172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           451172                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       265043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           265043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       265043                       # number of overall hits
system.cpu.dcache.overall_hits::total          265043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1298                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1298                       # number of overall misses
system.cpu.dcache.overall_misses::total          1298                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97055750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97055750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97055750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97055750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004873                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004873                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004873                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74773.305085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74773.305085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74773.305085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74773.305085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          585                       # number of writebacks
system.cpu.dcache.writebacks::total               585                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74317625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74317625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74317625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74317625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22424875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22424875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73947.885572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73947.885572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73947.885572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73947.885572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.218313                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.218313                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74511.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74511.111111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49234125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49234125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22424875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22424875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72939.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72939.444444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.494676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.494676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75057.383628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75057.383628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25083500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25083500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76010.606061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76010.606061                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.139079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              297075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.040042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.139079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1066370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1066370                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36297214375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                36297300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    278                       # Simulator instruction rate (inst/s)
host_mem_usage                               10633088                       # Number of bytes of host memory used
host_op_rate                                      286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49993.01                       # Real time elapsed on the host
host_tick_rate                                 505134                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13891449                       # Number of instructions simulated
sim_ops                                      14276209                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025253                       # Number of seconds simulated
sim_ticks                                 25253190625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.333016                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   47351                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67324                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1024                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5086                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56125                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9527                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2281                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105146                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1629                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      560592                       # Number of instructions committed
system.cpu.committedOps                        632255                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.476587                       # CPI: cycles per instruction
system.cpu.discardedOps                         16093                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             309064                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            149880                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75216                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1685032                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.223384                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1023                       # number of quiesce instructions executed
system.cpu.numCycles                          2509539                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1023                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  355980     56.30%     56.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2159      0.34%     56.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 162321     25.67%     82.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111794     17.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   632255                       # Class of committed instruction
system.cpu.quiesceCycles                     37895566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          824507                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464166                       # Transaction distribution
system.membus.trans_dist::ReadResp             465072                       # Transaction distribution
system.membus.trans_dist::WriteReq             273305                       # Transaction distribution
system.membus.trans_dist::WriteResp            273305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          585                       # Transaction distribution
system.membus.trans_dist::CleanEvict              430                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1478430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46696100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            739269                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005455                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  739247    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              739269                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1994091545                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20407750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              498984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3980500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16938450                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2866895790                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1153750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       581120                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       581120                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987081                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987081                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3136402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49946332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5284797500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          3454101                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          735                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.10                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4271073507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2731209000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2595157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     12975786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1946368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2595157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20112468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2595157                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1946368                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      4541525                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2595157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     12975786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      4541525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4541525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24653994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1946368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      4541525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        6487893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1946368                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       669222                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2615590                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1946368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      6487893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       669222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       9103483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       264192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       264192                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1454650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       902497                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       902497    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       902497                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2163677420                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2579844000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1273363056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      2595157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25951572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1301909786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25951572                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     25991171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     51942743                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1299314629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     28586328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25951572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1353852529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23356415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1256056095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    664360249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1943772758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    711073079                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1211938422                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1923011501                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23356415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1967129173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1876298671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3866784259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          253                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       582897                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        58290                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         641186                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       582897                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       582897                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       582897                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        58290                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        641186                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29703148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16945728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             264777                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        39599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1173011064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       669222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2493784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1176213669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1482585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      2595157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    664360249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2595157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            671033148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1482585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      2634756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1837371312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2595157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       669222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2493784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1847246817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    724887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          521                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          521                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              838450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             282087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     264777                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   264777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15090545445                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27270807945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32522.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58772.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       556                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               264777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.085150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   878.452646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.439504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          968      1.96%      1.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1117      2.27%      4.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          696      1.41%      5.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          656      1.33%      6.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1244      2.52%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          618      1.25%     10.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          623      1.26%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          755      1.53%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42624     86.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     890.614203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1014.521211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           262     50.29%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.19%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.19%     50.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.19%     50.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.19%     51.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           70     13.44%     64.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.38%     64.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.19%     65.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          179     34.36%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           521                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.211132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    141.317587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    500.067489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            247     47.41%     47.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      2.50%     49.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.58%     50.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.38%     50.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.38%     51.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.19%     51.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.19%     51.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.19%     51.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.19%     52.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      2.11%     54.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          239     45.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           521                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29696640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16945792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29703084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16945728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1175.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       671.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1176.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    671.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25253161250                       # Total gap between requests
system.mem_ctrls.avgGap                      34645.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29615552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38592                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39598.956616991833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1172744958.836265802383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 669222.366827161983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2488715.225464703050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1528202.933762948960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 2595157.220851176884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 664317164.873102068901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2595157.220851176884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       961250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27209408125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19296840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41141730                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  40647165210                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1638379910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 467834648195                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1170565940                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58786.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72818.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41853.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69482333.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1599980.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1784647.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1143130.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24332267.025000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16983052.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        843998212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       367997461.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     241787032.199973                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     244933054.537546                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     307057673.999999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2047088754.562421                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.062579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16004387595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1366260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7885904780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2046                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1023                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23152625.977517                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    143495953.609689                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1023    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       804250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1023                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12612163625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23685136375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       225253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           225253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       225253                       # number of overall hits
system.cpu.icache.overall_hits::total          225253                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9988125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9988125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9988125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9988125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       225483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       225483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       225483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       225483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.630435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.630435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.630435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.630435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9622500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9622500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.956522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.956522                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       225253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          225253                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9988125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9988125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       225483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       225483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.630435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.630435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.956522                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           388.321612                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4233893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9124.769397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   388.321612                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.758441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            451196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           451196                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       265047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           265047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       265047                       # number of overall hits
system.cpu.dcache.overall_hits::total          265047                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1299                       # number of overall misses
system.cpu.dcache.overall_misses::total          1299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97115750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97115750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97115750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97115750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004877                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74761.932256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74761.932256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74761.932256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74761.932256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          585                       # number of writebacks
system.cpu.dcache.writebacks::total               585                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74376375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74376375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74376375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74376375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22424875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22424875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003777                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73932.778330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73932.778330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73932.778330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73932.778330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.218313                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.218313                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       163403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          163403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74489.644970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74489.644970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49292875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49292875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22424875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22424875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72918.454142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72918.454142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21708.494676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21708.494676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46760750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75057.383628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75057.383628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25083500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25083500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76010.606061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76010.606061                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.139112                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              547845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1459                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            375.493489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.139112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1066391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1066391                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36297300000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
