Synthesis report
Tue Feb 13 20:08:29 2024
Quartus Prime Version 23.4.0 Build 79 11/22/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Undefined Entities
  4. Synthesis Messages



+-----------------------------------------------------------+
; Synthesis Summary                                         ;
+-----------------------+-----------------------------------+
; Synthesis Status      ; Failed - Tue Feb 13 20:08:28 2024 ;
; Revision Name         ; hospital                          ;
; Top-level Entity Name ; hospital                          ;
; Family                ; Cyclone 10 GX                     ;
+-----------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 10CX220YF780I5G         ;                         ;
; Top-level entity name                                                           ; hospital                ; hospital                ;
; Family name                                                                     ; Cyclone 10 GX           ; Cyclone 10 GX           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Merging                                                          ; On                      ; On                      ;
; Allow Register Duplication                                                      ; On                      ; On                      ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Allow RAM Retiming                                                              ; Off                     ; Off                     ;
; Allow DSP Retiming                                                              ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; Waive gated clock synchronizer check                                            ; On                      ; On                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Propagation of Constraints                                               ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Show Collapsible Rows in Ascii Report for Warning Summary Reports               ; On                      ; On                      ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+--------------------------------------------+
; Undefined Entities                         ;
+----------+-------------+-------------------+
; Instance ; Entity Name ; Instance Location ;
+----------+-------------+-------------------+
; |        ; hospital    ; -                 ;
+----------+-------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 23.4.0 Build 79 11/22/2023 SC Pro Edition
    Info: Processing started: Tue Feb 13 20:08:26 2024
    Info: System process ID: 20296
Info: Command: quartus_syn --dni --read_settings_files=on --write_settings_files=off --analysis_and_elaboration hospital -c hospital
Info: The application is running in 'DNI' mode.
Info: qis_default_flow_script.tcl version: #3
Info: Initializing Synthesis in DNI mode...
Info: Project = "hospital"
Info: Revision = "hospital"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Warning (16124): Can't analyze file ../Documentos/hospital.vhd - no such file exists
Info: Elaborating from top-level entity "hospital"
Error (16368): Top-level design entity "hospital" is undefined
Error: Failed to elaborate design: 
Error: Flow failed: Errors generated during elaboration
Error: Quartus Prime Synthesis was unsuccessful. 3 errors, 0 warnings
    Error: Peak virtual memory: 450 megabytes
    Error: Processing ended: Tue Feb 13 20:08:29 2024
    Error: Elapsed time: 00:00:03
    Error: System process ID: 20296


