<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 29 11:54:18 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1663</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>826</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>53.924(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>23.122</td>
<td>uvga/rowDMAState_2_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.497</td>
</tr>
<tr>
<td>2</td>
<td>24.216</td>
<td>uvga/rowDMAState_2_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.403</td>
</tr>
<tr>
<td>3</td>
<td>24.450</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/currentCursorRow_0_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.169</td>
</tr>
<tr>
<td>4</td>
<td>24.450</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/currentCursorRow_1_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.169</td>
</tr>
<tr>
<td>5</td>
<td>24.450</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/currentCursorRow_2_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.169</td>
</tr>
<tr>
<td>6</td>
<td>24.450</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/currentCursorRow_3_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.169</td>
</tr>
<tr>
<td>7</td>
<td>24.884</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.343</td>
</tr>
<tr>
<td>8</td>
<td>24.913</td>
<td>uvga/rowDMAState_2_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.706</td>
</tr>
<tr>
<td>9</td>
<td>24.950</td>
<td>uvga/rowDMARdCol_1_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[12]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.669</td>
</tr>
<tr>
<td>10</td>
<td>25.276</td>
<td>uvga/rowDMAState_2_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.343</td>
</tr>
<tr>
<td>11</td>
<td>25.321</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.905</td>
</tr>
<tr>
<td>12</td>
<td>25.321</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.905</td>
</tr>
<tr>
<td>13</td>
<td>25.321</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.905</td>
</tr>
<tr>
<td>14</td>
<td>25.326</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorCol_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.900</td>
</tr>
<tr>
<td>15</td>
<td>25.326</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorCol_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.900</td>
</tr>
<tr>
<td>16</td>
<td>25.326</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.900</td>
</tr>
<tr>
<td>17</td>
<td>25.351</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/currentCursorCol_3_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.268</td>
</tr>
<tr>
<td>18</td>
<td>25.445</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.174</td>
</tr>
<tr>
<td>19</td>
<td>25.445</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.174</td>
</tr>
<tr>
<td>20</td>
<td>25.445</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.174</td>
</tr>
<tr>
<td>21</td>
<td>25.445</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.174</td>
</tr>
<tr>
<td>22</td>
<td>25.645</td>
<td>uvga/rowDMARdCol_1_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[12]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.974</td>
</tr>
<tr>
<td>23</td>
<td>25.716</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/scrollRow_3_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.903</td>
</tr>
<tr>
<td>24</td>
<td>25.716</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/scrollRow_4_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.903</td>
</tr>
<tr>
<td>25</td>
<td>25.721</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/scrollRow_1_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.898</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.607</td>
<td>ukbd/ps2kbd/kbdcode_7_s0/Q</td>
<td>ukbd/kbdfifo/array_array_0_1_s/DI[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>2</td>
<td>0.607</td>
<td>ukbd/ps2kbd/kbdcode_6_s0/Q</td>
<td>ukbd/kbdfifo/array_array_0_1_s/DI[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>3</td>
<td>0.607</td>
<td>ukbd/ps2kbd/kbdcode_4_s0/Q</td>
<td>ukbd/kbdfifo/array_array_0_1_s/DI[0]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>4</td>
<td>0.607</td>
<td>ukbd/ps2kbd/kbdcode_2_s0/Q</td>
<td>ukbd/kbdfifo/array_array_0_0_s/DI[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>5</td>
<td>0.616</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1/Q</td>
<td>uvga/uheartbeat/userResetn_s1/SET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.629</td>
</tr>
<tr>
<td>6</td>
<td>0.631</td>
<td>uvga/rowDMAState_3_s1/Q</td>
<td>uvga/rowDMAState_0_s1/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.644</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>uvga/rowDMARdRow_0_s1/Q</td>
<td>uvga/rowDMARdRow_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>uarb/dfifo1/cnt_0_s1/Q</td>
<td>uarb/dfifo1/cnt_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>uarb/dfifo1/cnt_2_s1/Q</td>
<td>uarb/dfifo1/cnt_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>uarb/dfifo0/cnt_1_s1/Q</td>
<td>uarb/dfifo0/cnt_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_11_s1/Q</td>
<td>uuart0/rxClockDividerReg_11_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>14</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_12_s1/Q</td>
<td>uuart0/rxClockDividerReg_12_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>15</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_14_s1/Q</td>
<td>uuart0/rxClockDividerReg_14_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>16</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_15_s1/Q</td>
<td>uuart0/rxClockDividerReg_15_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>17</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_16_s1/Q</td>
<td>uuart0/rxClockDividerReg_16_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>18</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_17_s1/Q</td>
<td>uuart0/rxClockDividerReg_17_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>19</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_2_s1/Q</td>
<td>uuart0/txClockDividerReg_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>20</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_7_s1/Q</td>
<td>uuart0/txClockDividerReg_7_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>21</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_11_s1/Q</td>
<td>uuart0/txClockDividerReg_11_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>22</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_19_s1/Q</td>
<td>uuart0/txClockDividerReg_19_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>23</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_0_s1/Q</td>
<td>uuart0/rxClockDividerReg_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>24</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_10_s1/Q</td>
<td>uuart0/rxClockDividerReg_10_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>25</td>
<td>0.778</td>
<td>ukbd/ps2kbd/data_count_1_s1/Q</td>
<td>ukbd/ps2kbd/data_count_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdA/keyOut_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdB/keyOut_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdfifo/outData_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/uheartbeat/syncReg_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>uvga/rowDMAState_2_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R10C9[2][A]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_2_s1/Q</td>
</tr>
<tr>
<td>7.916</td>
<td>4.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uvga/charBufferWrEn_s1/I1</td>
</tr>
<tr>
<td>8.820</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/charBufferWrEn_s4/I2</td>
</tr>
<tr>
<td>11.398</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s4/F</td>
</tr>
<tr>
<td>13.401</td>
<td>2.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>uvga/n1108_s0/I2</td>
</tr>
<tr>
<td>14.090</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1108_s0/F</td>
</tr>
<tr>
<td>21.212</td>
<td>7.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.728, 14.749%; route: 15.265, 82.526%; tC2Q: 0.504, 2.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>uvga/rowDMAState_2_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R10C9[2][A]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_2_s1/Q</td>
</tr>
<tr>
<td>7.916</td>
<td>4.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uvga/charBufferWrEn_s1/I1</td>
</tr>
<tr>
<td>8.820</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/charBufferWrEn_s4/I2</td>
</tr>
<tr>
<td>11.398</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s4/F</td>
</tr>
<tr>
<td>13.227</td>
<td>1.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>uvga/n1109_s0/I2</td>
</tr>
<tr>
<td>14.436</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1109_s0/F</td>
</tr>
<tr>
<td>20.119</td>
<td>5.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.248, 18.665%; route: 13.651, 78.438%; tC2Q: 0.504, 2.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>19.884</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>uvga/currentCursorRow_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>uvga/currentCursorRow_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 40.063%; route: 9.786, 57.001%; tC2Q: 0.504, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>19.884</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>uvga/currentCursorRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>uvga/currentCursorRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 40.063%; route: 9.786, 57.001%; tC2Q: 0.504, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>19.884</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>uvga/currentCursorRow_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>uvga/currentCursorRow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 40.063%; route: 9.786, 57.001%; tC2Q: 0.504, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorRow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>19.884</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorRow_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>uvga/currentCursorRow_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>uvga/currentCursorRow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 40.063%; route: 9.786, 57.001%; tC2Q: 0.504, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.850</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uvga/ucharbufinit/n203_s0/I3</td>
</tr>
<tr>
<td>19.058</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n203_s0/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.468, 39.577%; route: 9.371, 57.338%; tC2Q: 0.504, 3.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>uvga/rowDMAState_2_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R10C9[2][A]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_2_s1/Q</td>
</tr>
<tr>
<td>7.916</td>
<td>4.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uvga/charBufferWrEn_s1/I1</td>
</tr>
<tr>
<td>8.820</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/charBufferWrEn_s4/I2</td>
</tr>
<tr>
<td>11.398</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s4/F</td>
</tr>
<tr>
<td>13.401</td>
<td>2.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>uvga/n1108_s0/I2</td>
</tr>
<tr>
<td>14.090</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1108_s0/F</td>
</tr>
<tr>
<td>19.421</td>
<td>5.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.728, 16.330%; route: 13.474, 80.653%; tC2Q: 0.504, 3.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>uvga/nextRowDMARdCol_4_s40/I3</td>
</tr>
<tr>
<td>5.906</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_4_s40/F</td>
</tr>
<tr>
<td>6.989</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>uvga/n213_s17/I1</td>
</tr>
<tr>
<td>8.124</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s17/F</td>
</tr>
<tr>
<td>8.136</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>uvga/n213_s11/I0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s11/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>uvga/n213_s3/I1</td>
</tr>
<tr>
<td>10.668</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n213_s3/F</td>
</tr>
<tr>
<td>14.249</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>uvga/n1099_s1/I2</td>
</tr>
<tr>
<td>15.458</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1099_s1/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uvga/n1099_s0/I0</td>
</tr>
<tr>
<td>17.247</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n1099_s0/F</td>
</tr>
<tr>
<td>19.385</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.008, 36.043%; route: 10.157, 60.932%; tC2Q: 0.504, 3.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>uvga/rowDMAState_2_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R10C9[2][A]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_2_s1/Q</td>
</tr>
<tr>
<td>7.916</td>
<td>4.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>uvga/charBufferWrEn_s1/I1</td>
</tr>
<tr>
<td>8.820</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s1/F</td>
</tr>
<tr>
<td>10.263</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>uvga/charBufferWrEn_s4/I2</td>
</tr>
<tr>
<td>11.398</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s4/F</td>
</tr>
<tr>
<td>13.227</td>
<td>1.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>uvga/n1109_s0/I2</td>
</tr>
<tr>
<td>14.436</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">uvga/n1109_s0/F</td>
</tr>
<tr>
<td>19.059</td>
<td>4.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.248, 19.875%; route: 12.591, 77.040%; tC2Q: 0.504, 3.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.486</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/ucharbufinit/n200_s0/I3</td>
</tr>
<tr>
<td>18.621</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s0/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 40.202%; route: 9.007, 56.628%; tC2Q: 0.504, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.486</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/n204_s1/I2</td>
</tr>
<tr>
<td>18.621</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n204_s1/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 40.202%; route: 9.007, 56.628%; tC2Q: 0.504, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.486</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>uvga/ucharbufinit/n202_s0/I3</td>
</tr>
<tr>
<td>18.621</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n202_s0/F</td>
</tr>
<tr>
<td>18.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 40.202%; route: 9.007, 56.628%; tC2Q: 0.504, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.481</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>uvga/ucharbufinit/n208_s0/I3</td>
</tr>
<tr>
<td>18.616</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n208_s0/F</td>
</tr>
<tr>
<td>18.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorCol_3_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>uvga/ucharbufinit/initCursorCol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 40.215%; route: 9.002, 56.614%; tC2Q: 0.504, 3.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.481</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>uvga/ucharbufinit/n207_s0/I3</td>
</tr>
<tr>
<td>18.616</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n207_s0/F</td>
</tr>
<tr>
<td>18.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>uvga/ucharbufinit/initCursorCol_4_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>uvga/ucharbufinit/initCursorCol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 40.215%; route: 9.002, 56.614%; tC2Q: 0.504, 3.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>17.481</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>uvga/ucharbufinit/n205_s0/I3</td>
</tr>
<tr>
<td>18.616</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n205_s0/F</td>
</tr>
<tr>
<td>18.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>uvga/ucharbufinit/initCursorCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 40.215%; route: 9.002, 56.614%; tC2Q: 0.504, 3.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>uvga/n1513_s5/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s5/F</td>
</tr>
<tr>
<td>18.983</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>uvga/currentCursorCol_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>uvga/currentCursorCol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 42.281%; route: 8.886, 54.620%; tC2Q: 0.504, 3.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>16.938</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s3/I2</td>
</tr>
<tr>
<td>18.105</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initCursorRow_3_s3/F</td>
</tr>
<tr>
<td>18.889</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 39.733%; route: 9.243, 57.150%; tC2Q: 0.504, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>16.938</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s3/I2</td>
</tr>
<tr>
<td>18.105</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initCursorRow_3_s3/F</td>
</tr>
<tr>
<td>18.889</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>uvga/ucharbufinit/initCursorRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 39.733%; route: 9.243, 57.150%; tC2Q: 0.504, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>16.938</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s3/I2</td>
</tr>
<tr>
<td>18.105</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initCursorRow_3_s3/F</td>
</tr>
<tr>
<td>18.889</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 39.733%; route: 9.243, 57.150%; tC2Q: 0.504, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R2C9[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>6.256</td>
<td>3.036</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[1][B]</td>
<td>uvga/currentScrolledRow_2_s/I0</td>
</tr>
<tr>
<td>7.405</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_2_s/COUT</td>
</tr>
<tr>
<td>7.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C7[2][A]</td>
<td>uvga/currentScrolledRow_3_s/CIN</td>
</tr>
<tr>
<td>8.025</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/currentScrolledRow_3_s/SUM</td>
</tr>
<tr>
<td>8.940</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[1][B]</td>
<td>uvga/n192_s0/I1</td>
</tr>
<tr>
<td>10.089</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C7[1][B]</td>
<td style=" background: #97FFFF;">uvga/n192_s0/COUT</td>
</tr>
<tr>
<td>10.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C7[2][A]</td>
<td>uvga/n193_s0/CIN</td>
</tr>
<tr>
<td>10.149</td>
<td>0.059</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R10C7[2][A]</td>
<td style=" background: #97FFFF;">uvga/n193_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[3][A]</td>
<td>uvga/n311_s5/I0</td>
</tr>
<tr>
<td>11.887</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R10C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>1.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>uvga/ucharbufinit/n295_s2/I0</td>
</tr>
<tr>
<td>14.006</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n295_s2/F</td>
</tr>
<tr>
<td>15.467</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>uvga/ucharbufinit/n200_s4/I2</td>
</tr>
<tr>
<td>16.371</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n200_s4/F</td>
</tr>
<tr>
<td>16.938</td>
<td>0.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>uvga/ucharbufinit/initCursorRow_3_s3/I2</td>
</tr>
<tr>
<td>18.105</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initCursorRow_3_s3/F</td>
</tr>
<tr>
<td>18.889</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>uvga/ucharbufinit/initCursorRow_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 39.733%; route: 9.243, 57.150%; tC2Q: 0.504, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/Q</td>
</tr>
<tr>
<td>5.217</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>uvga/nextRowDMARdCol_4_s40/I3</td>
</tr>
<tr>
<td>5.906</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_4_s40/F</td>
</tr>
<tr>
<td>6.989</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>uvga/n213_s17/I1</td>
</tr>
<tr>
<td>8.124</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s17/F</td>
</tr>
<tr>
<td>8.136</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>uvga/n213_s11/I0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s11/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>uvga/n213_s3/I1</td>
</tr>
<tr>
<td>10.668</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n213_s3/F</td>
</tr>
<tr>
<td>14.249</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>uvga/n1099_s1/I2</td>
</tr>
<tr>
<td>15.458</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">uvga/n1099_s1/F</td>
</tr>
<tr>
<td>16.343</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>uvga/n1099_s0/I0</td>
</tr>
<tr>
<td>17.247</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n1099_s0/F</td>
</tr>
<tr>
<td>18.689</td>
<td>1.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.008, 37.613%; route: 9.461, 59.230%; tC2Q: 0.504, 3.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>18.619</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>uvga/scrollRow_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>uvga/scrollRow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 43.251%; route: 8.521, 53.578%; tC2Q: 0.504, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>18.619</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][B]</td>
<td>uvga/scrollRow_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[1][B]</td>
<td>uvga/scrollRow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 43.251%; route: 8.521, 53.578%; tC2Q: 0.504, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>4.667</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][B]</td>
<td>uvga/n213_s15/I0</td>
</tr>
<tr>
<td>5.802</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/n213_s15/F</td>
</tr>
<tr>
<td>8.309</td>
<td>2.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>uvga/n1101_s4/I2</td>
</tr>
<tr>
<td>9.518</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1101_s4/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>uvga/n1101_s3/I0</td>
</tr>
<tr>
<td>10.660</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1101_s3/F</td>
</tr>
<tr>
<td>12.096</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>uvga/n1513_s3/I2</td>
</tr>
<tr>
<td>13.231</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">uvga/n1513_s3/F</td>
</tr>
<tr>
<td>13.237</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>uvga/n1513_s1/I3</td>
</tr>
<tr>
<td>14.372</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">uvga/n1513_s1/F</td>
</tr>
<tr>
<td>15.806</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>uvga/n834_s3/I0</td>
</tr>
<tr>
<td>16.935</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">uvga/n834_s3/F</td>
</tr>
<tr>
<td>18.614</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>uvga/scrollRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C9[2][B]</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.878, 43.265%; route: 8.516, 53.564%; tC2Q: 0.504, 3.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/kbdcode_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/array_array_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>ukbd/ps2kbd/kbdcode_7_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/kbdcode_7_s0/Q</td>
</tr>
<tr>
<td>3.271</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/array_array_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16</td>
<td>ukbd/kbdfifo/array_array_0_1_s/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C16</td>
<td>ukbd/kbdfifo/array_array_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 40.960%; tC2Q: 0.367, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/kbdcode_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/array_array_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td>ukbd/ps2kbd/kbdcode_6_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R10C15[0][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/kbdcode_6_s0/Q</td>
</tr>
<tr>
<td>3.271</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/array_array_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16</td>
<td>ukbd/kbdfifo/array_array_0_1_s/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C16</td>
<td>ukbd/kbdfifo/array_array_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 40.960%; tC2Q: 0.367, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/kbdcode_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/array_array_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[1][B]</td>
<td>ukbd/ps2kbd/kbdcode_4_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R10C15[1][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/kbdcode_4_s0/Q</td>
</tr>
<tr>
<td>3.271</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/array_array_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16</td>
<td>ukbd/kbdfifo/array_array_0_1_s/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C16</td>
<td>ukbd/kbdfifo/array_array_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 40.960%; tC2Q: 0.367, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/kbdcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/array_array_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>ukbd/ps2kbd/kbdcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/kbdcode_2_s0/Q</td>
</tr>
<tr>
<td>3.271</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/array_array_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16</td>
<td>ukbd/kbdfifo/array_array_0_0_s/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16</td>
<td>ukbd/kbdfifo/array_array_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 40.960%; tC2Q: 0.367, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>uvga/uheartbeat/heartbeatCounter_1_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C3[0][B]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_1_s1/Q</td>
</tr>
<tr>
<td>3.280</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/userResetn_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>uvga/uheartbeat/userResetn_s1/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[2][A]</td>
<td>uvga/uheartbeat/userResetn_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 41.734%; tC2Q: 0.367, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMAState_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMAState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/rowDMAState_3_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_3_s1/Q</td>
</tr>
<tr>
<td>3.294</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMAState_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>uvga/rowDMAState_0_s1/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>uvga/rowDMAState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 43.087%; tC2Q: 0.367, 56.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>uvga/uheartbeat/n13_s0/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n13_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C2[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>uvga/uheartbeat/n12_s0/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n12_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/rowDMARdRow_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdRow_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/rowDMARdRow_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdRow_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/n311_s6/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n311_s6/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdRow_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/rowDMARdRow_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/rowDMARdRow_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uarb/dfifo1/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uarb/dfifo1/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uarb/dfifo1/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">uarb/dfifo1/cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uarb/dfifo1/n38_s5/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">uarb/dfifo1/n38_s5/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">uarb/dfifo1/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uarb/dfifo1/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>uarb/dfifo1/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uarb/dfifo1/cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uarb/dfifo1/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uarb/dfifo1/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">uarb/dfifo1/cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uarb/dfifo1/n36_s4/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">uarb/dfifo1/n36_s4/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">uarb/dfifo1/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uarb/dfifo1/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>uarb/dfifo1/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uarb/dfifo0/cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uarb/dfifo0/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uarb/dfifo0/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">uarb/dfifo0/cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uarb/dfifo0/cnt_c_1_s13/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">uarb/dfifo0/cnt_c_1_s13/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">uarb/dfifo0/cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uarb/dfifo0/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>uarb/dfifo0/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uuart0/rxClockDividerReg_11_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_11_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uuart0/n219_s2/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n219_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uuart0/rxClockDividerReg_11_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>uuart0/rxClockDividerReg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>uuart0/rxClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_12_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>uuart0/n218_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n218_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>uuart0/rxClockDividerReg_12_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>uuart0/rxClockDividerReg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uuart0/rxClockDividerReg_14_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_14_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uuart0/n216_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n216_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uuart0/rxClockDividerReg_14_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>uuart0/rxClockDividerReg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/rxClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_15_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/n215_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n215_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/rxClockDividerReg_15_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>uuart0/rxClockDividerReg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_16_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/n214_s2/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n214_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>uuart0/rxClockDividerReg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/n213_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n213_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uuart0/txClockDividerReg_2_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_2_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uuart0/n482_s3/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n482_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uuart0/txClockDividerReg_2_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>uuart0/txClockDividerReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/txClockDividerReg_7_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_7_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/n477_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n477_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/txClockDividerReg_7_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>uuart0/txClockDividerReg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uuart0/txClockDividerReg_11_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_11_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uuart0/n473_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n473_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uuart0/txClockDividerReg_11_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>uuart0/txClockDividerReg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_19_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/n465_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n465_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/txClockDividerReg_19_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/txClockDividerReg_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/n164_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n164_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/rxClockDividerReg_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/rxClockDividerReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/rxClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_10_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/n154_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n154_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/rxClockDividerReg_10_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>uuart0/rxClockDividerReg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_1_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/n51_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">ukbd/ps2kbd/n51_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>309</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdA/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdB/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdfifo/outData_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdfifo/outData_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdfifo/outData_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/rxClockDividerReg_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/uheartbeat/syncReg_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/uheartbeat/syncReg_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/uheartbeat/syncReg_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/uheartbeat/heartbeatCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/rxClockDividerReg_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>309</td>
<td>clk</td>
<td>23.122</td>
<td>0.289</td>
</tr>
<tr>
<td>150</td>
<td>userResetn</td>
<td>32.676</td>
<td>2.890</td>
</tr>
<tr>
<td>35</td>
<td>uvga/inputCmdMemWrData[1]</td>
<td>26.695</td>
<td>3.422</td>
</tr>
<tr>
<td>33</td>
<td>uvga/rowDMAState[1]</td>
<td>24.519</td>
<td>3.068</td>
</tr>
<tr>
<td>30</td>
<td>uvga/rowDMAState[2]</td>
<td>23.122</td>
<td>4.696</td>
</tr>
<tr>
<td>29</td>
<td>uvga/inputCmdMemWrData[0]</td>
<td>27.893</td>
<td>3.451</td>
</tr>
<tr>
<td>29</td>
<td>uvga/inputCmdMemWrData[2]</td>
<td>27.680</td>
<td>5.359</td>
</tr>
<tr>
<td>26</td>
<td>uvga/rowDMAState[3]</td>
<td>24.434</td>
<td>3.600</td>
</tr>
<tr>
<td>24</td>
<td>uvga/inputCmdMemWrData[3]</td>
<td>27.527</td>
<td>3.590</td>
</tr>
<tr>
<td>24</td>
<td>uvga/rowDMAState[0]</td>
<td>24.102</td>
<td>3.412</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
