# Benchmark "tehb" written by ABC on Sat Oct 19 00:41:46 2024
.model tehb
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs_valid

.latch        n42 dataReg[0]  0
.latch        n47 dataReg[1]  0
.latch        n52 dataReg[2]  0
.latch        n57 dataReg[3]  0
.latch        n62 dataReg[4]  0
.latch        n67 dataReg[5]  0
.latch        n72 dataReg[6]  0
.latch        n77 control.fullReg  0

.names dataReg[0] control.fullReg new_n45
11 1
.names ins[0] control.fullReg new_n46
10 1
.names new_n45 new_n46 outs[0]
00 0
.names dataReg[1] control.fullReg new_n48
11 1
.names ins[1] control.fullReg new_n49
10 1
.names new_n48 new_n49 outs[1]
00 0
.names dataReg[2] control.fullReg new_n51
11 1
.names ins[2] control.fullReg new_n52_1
10 1
.names new_n51 new_n52_1 outs[2]
00 0
.names dataReg[3] control.fullReg new_n54
11 1
.names ins[3] control.fullReg new_n55
10 1
.names new_n54 new_n55 outs[3]
00 0
.names dataReg[4] control.fullReg new_n57_1
11 1
.names ins[4] control.fullReg new_n58
10 1
.names new_n57_1 new_n58 outs[4]
00 0
.names dataReg[5] control.fullReg new_n60
11 1
.names ins[5] control.fullReg new_n61
10 1
.names new_n60 new_n61 outs[5]
00 0
.names dataReg[6] control.fullReg new_n63
11 1
.names ins[6] control.fullReg new_n64
10 1
.names new_n63 new_n64 outs[6]
00 0
.names ins_valid control.fullReg outs_valid
00 0
.names ins_valid outs_ready new_n67_1
10 1
.names control.fullReg new_n67_1 new_n68
01 1
.names dataReg[0] new_n68 new_n69
10 1
.names ins[0] new_n68 new_n70
11 1
.names new_n69 new_n70 new_n71
00 1
.names rst new_n71 n42
00 1
.names dataReg[1] new_n68 new_n73
10 1
.names ins[1] new_n68 new_n74
11 1
.names new_n73 new_n74 new_n75
00 1
.names rst new_n75 n47
00 1
.names dataReg[2] new_n68 new_n77_1
10 1
.names ins[2] new_n68 new_n78
11 1
.names new_n77_1 new_n78 new_n79
00 1
.names rst new_n79 n52
00 1
.names dataReg[3] new_n68 new_n81
10 1
.names ins[3] new_n68 new_n82
11 1
.names new_n81 new_n82 new_n83
00 1
.names rst new_n83 n57
00 1
.names dataReg[4] new_n68 new_n85
10 1
.names ins[4] new_n68 new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names rst new_n87 n62
00 1
.names dataReg[5] new_n68 new_n89
10 1
.names ins[5] new_n68 new_n90
11 1
.names new_n89 new_n90 new_n91
00 1
.names rst new_n91 n67
00 1
.names dataReg[6] new_n68 new_n93
10 1
.names ins[6] new_n68 new_n94
11 1
.names new_n93 new_n94 new_n95
00 1
.names rst new_n95 n72
00 1
.names rst outs_ready new_n97
00 1
.names outs_valid new_n97 n77
11 1
.names control.fullReg ins_ready
0 1
.end
