{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3083, "design__instance__area": 26598, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0035675561521202326, "power__switching__total": 0.0035980024840682745, "power__leakage__total": 2.7772744104481717e-08, "power__total": 0.0071655865758657455, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4419763846674199, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4335404102873712, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32338543869187303, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.709272105568001, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.323385, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 14.922304, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5835547765737162, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.571655849948469, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9033113401846679, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.185789944243488, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.903311, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.417993, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3815546597782507, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3753459038708926, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11395773536256942, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.4034298564959, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113958, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.791327, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 24, "design__max_fanout_violation__count": 33, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.37807685829967785, "clock__skew__worst_setup": 0.3729890946119876, "timing__hold__ws": 0.11083517750634798, "timing__setup__ws": 7.04219902324796, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.110835, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.235627, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4154, "design__instance__area__stdcell": 27938, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.376543, "design__instance__utilization__stdcell": 0.376543, "design__rows": 100, "design__rows:unithd": 100, "design__sites": 59300, "design__sites:unithd": 59300, "design__instance__count__class:buffer": 639, "design__instance__area__class:buffer": 3846.19, "design__instance__count__class:inverter": 27, "design__instance__area__class:inverter": 103.85, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 5605.38, "design__instance__count__class:multi_input_combinational_cell": 1353, "design__instance__area__class:multi_input_combinational_cell": 12022.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 11228846, "design__instance__count__class:timing_repair_buffer": 720, "design__instance__area__class:timing_repair_buffer": 4155.24, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 98043, "design__violations": 0, "design__instance__count__class:clock_buffer": 42, "design__instance__area__class:clock_buffer": 621.846, "design__instance__count__class:clock_inverter": 22, "design__instance__area__class:clock_inverter": 242.733, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 106, "antenna__violating__nets": 8, "antenna__violating__pins": 9, "route__antenna_violation__count": 8, "antenna_diodes_count": 0, "route__net": 3116, "route__net__special": 2, "route__drc_errors__iter:0": 1731, "route__wirelength__iter:0": 107541, "route__drc_errors__iter:1": 1235, "route__wirelength__iter:1": 106464, "route__drc_errors__iter:2": 1252, "route__wirelength__iter:2": 106228, "route__drc_errors__iter:3": 73, "route__wirelength__iter:3": 105982, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 105994, "route__drc_errors": 0, "route__wirelength": 105994, "route__vias": 22458, "route__vias__singlecut": 22458, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 329.9, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.43710716838830804, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.42997331911951764, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31907932754677676, "timing__setup__ws__corner:min_tt_025C_1v80": 11.784141995752508, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319079, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.021636, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.576329555947415, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5656669737173565, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8964091944676696, "timing__setup__ws__corner:min_ss_100C_1v60": 7.336974790942223, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.896409, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.602269, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.37807685829967785, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3729890946119876, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11083517750634798, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.452057626349768, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110835, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.856022, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4478269271057517, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.43905083589249, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32678982667086626, "timing__setup__ws__corner:max_tt_025C_1v80": 11.641107074463438, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32679, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.80714, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 24, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5923108837719695, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.5795784016762592, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9092309384970844, "timing__setup__ws__corner:max_ss_100C_1v60": 7.04219902324796, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.909231, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.235627, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3859984108267176, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3797671173913222, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11633749848315775, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.361749418437407, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116338, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.726254, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 28, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79934, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7998, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000662012, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000650605, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000196768, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000650605, "design_powergrid__voltage__worst": 0.000650605, "design_powergrid__voltage__worst__net:VPWR": 1.79934, "design_powergrid__drop__worst": 0.000662012, "design_powergrid__drop__worst__net:VPWR": 0.000662012, "design_powergrid__voltage__worst__net:VGND": 0.000650605, "design_powergrid__drop__worst__net:VGND": 0.000650605, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000204, "ir__drop__worst": 0.000662, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}