$date
	Sun Dec 10 00:45:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Start $end
$var integer 32 # counter [31:0] $end
$var integer 32 $ flush [31:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & outfile [31:0] $end
$var integer 32 ' stall [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 1 " start_i $end
$var wire 1 ( wire_zero $end
$var wire 5 ) wire_wr_reg [4:0] $end
$var wire 32 * wire_sll_j [31:0] $end
$var wire 32 + wire_sll_br [31:0] $end
$var wire 32 , wire_sign_ext [31:0] $end
$var wire 1 - wire_reg_wr $end
$var wire 1 . wire_reg_dst $end
$var wire 1 / wire_pc_stall $end
$var wire 32 0 wire_pc_ret [31:0] $end
$var wire 32 1 wire_pc [31:0] $end
$var wire 1 2 wire_mux8_stall $end
$var wire 8 3 wire_mux8_data_o [7:0] $end
$var wire 32 4 wire_mux32_wbsrc [31:0] $end
$var wire 32 5 wire_mux32_j [31:0] $end
$var wire 32 6 wire_mux32_br [31:0] $end
$var wire 32 7 wire_mux32_alusrc [31:0] $end
$var wire 5 8 wire_memwb_wr_reg [4:0] $end
$var wire 32 9 wire_memwb_mem_out [31:0] $end
$var wire 1 : wire_memwb_ctrl_rw $end
$var wire 1 ; wire_memwb_ctrl_mtr $end
$var wire 32 < wire_memwb_alu_out [31:0] $end
$var wire 32 = wire_mem_out [31:0] $end
$var wire 1 > wire_isbr $end
$var wire 32 ? wire_inst [31:0] $end
$var wire 1 @ wire_ifid_stall $end
$var wire 32 A wire_ifid_pc_ret [31:0] $end
$var wire 32 B wire_ifid_inst [31:0] $end
$var wire 2 C wire_idex_wb [1:0] $end
$var wire 32 D wire_idex_signext [31:0] $end
$var wire 5 E wire_idex_rtaddr [4:0] $end
$var wire 5 F wire_idex_rsaddr [4:0] $end
$var wire 5 G wire_idex_rdaddr [4:0] $end
$var wire 2 H wire_idex_m [1:0] $end
$var wire 32 I wire_idex_data2 [31:0] $end
$var wire 32 J wire_idex_data1 [31:0] $end
$var wire 1 K wire_idex_ctrl_rd $end
$var wire 1 L wire_idex_ctrl_alusrc $end
$var wire 2 M wire_idex_ctrl_aluop [1:0] $end
$var wire 2 N wire_fw_sel2 [1:0] $end
$var wire 2 O wire_fw_sel1 [1:0] $end
$var wire 32 P wire_fw_out2 [31:0] $end
$var wire 32 Q wire_fw_out1 [31:0] $end
$var wire 1 R wire_flush $end
$var wire 5 S wire_exmem_wr_reg [4:0] $end
$var wire 2 T wire_exmem_wb [1:0] $end
$var wire 32 U wire_exmem_data2 [31:0] $end
$var wire 1 V wire_exmem_ctrl_mw $end
$var wire 1 W wire_exmem_ctrl_mr $end
$var wire 32 X wire_exmem_alu_out [31:0] $end
$var wire 32 Y wire_data2 [31:0] $end
$var wire 32 Z wire_data1 [31:0] $end
$var wire 1 [ wire_ctrl_mw $end
$var wire 1 \ wire_ctrl_mtr $end
$var wire 1 ] wire_ctrl_mr $end
$var wire 1 ^ wire_ctrl_j $end
$var wire 1 _ wire_ctrl_br $end
$var wire 1 ` wire_alu_src $end
$var wire 32 a wire_alu_out [31:0] $end
$var wire 2 b wire_alu_op [1:0] $end
$var wire 3 c wire_alu_ctrl [2:0] $end
$var wire 32 d wire_add_br [31:0] $end
$scope module ALU $end
$var wire 1 e Zero_o $end
$var wire 32 f data_o [31:0] $end
$var wire 32 g data2_i [31:0] $end
$var wire 32 h data1_i [31:0] $end
$var wire 3 i ALUCtrl_i [2:0] $end
$var reg 32 j tmpdata_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 3 k ALUCtrl_o [2:0] $end
$var wire 6 l funct_i [5:0] $end
$var wire 2 m ALUOp_i [1:0] $end
$var reg 3 n tmp [2:0] $end
$upscope $end
$scope module AND_Branch $end
$var wire 1 > and_o $end
$var wire 1 ( data2_i $end
$var wire 1 _ data1_i $end
$upscope $end
$scope module Add_Branch $end
$var wire 32 o data_o [31:0] $end
$var wire 32 p data2_i [31:0] $end
$var wire 32 q data1_i [31:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 r data2_i [31:0] $end
$var wire 32 s data_o [31:0] $end
$var wire 32 t data1_i [31:0] $end
$upscope $end
$scope module Control $end
$var wire 6 u Op_i [5:0] $end
$var wire 1 - RegWrite_o $end
$var wire 1 . RegDst_o $end
$var wire 1 \ MemtoReg_o $end
$var wire 1 [ MemWrite_o $end
$var wire 1 ] MemRead_o $end
$var wire 1 ^ Jump_o $end
$var wire 1 _ Branch_o $end
$var wire 1 ` ALUSrc_o $end
$var wire 2 v ALUOp_o [1:0] $end
$var reg 2 w tmpALUOp_o [1:0] $end
$var reg 1 ` tmpALUSrc_o $end
$var reg 1 _ tmpBranch_o $end
$var reg 1 ^ tmpJump_o $end
$var reg 1 ] tmpMemRead_o $end
$var reg 1 [ tmpMemWrite_o $end
$var reg 1 \ tmpMemtoReg_o $end
$var reg 1 . tmpRegDst_o $end
$var reg 1 - tmpRegWrite_o $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 x data_o [31:0] $end
$var wire 32 y data_i [31:0] $end
$var wire 32 z addr_i [31:0] $end
$var wire 1 V MemWrite_i $end
$var wire 1 W MemRead_i $end
$var reg 32 { tmpdata_o [31:0] $end
$upscope $end
$scope module EQUAL $end
$var wire 1 ( eq_o $end
$var wire 32 | data2_i [31:0] $end
$var wire 32 } data1_i [31:0] $end
$var reg 1 ( tmpeq_o $end
$upscope $end
$scope module EXMEM $end
$var wire 32 ~ MemData_o [31:0] $end
$var wire 1 W MemRead_o $end
$var wire 1 V MemWrite_o $end
$var wire 5 !" RegAddr_o [4:0] $end
$var wire 32 "" RegData_i [31:0] $end
$var wire 32 #" RegData_o [31:0] $end
$var wire 1 ! clk_i $end
$var wire 2 $" WB_o [1:0] $end
$var wire 2 %" WB_i [1:0] $end
$var wire 5 &" RegAddr_i [4:0] $end
$var wire 32 '" MemData_i [31:0] $end
$var wire 2 (" M_i [1:0] $end
$var reg 32 )" tmpMemData_o [31:0] $end
$var reg 1 *" tmpMemRead_o $end
$var reg 1 +" tmpMemWrite_o $end
$var reg 5 ," tmpRegAddr_o [4:0] $end
$var reg 32 -" tmpRegData_o [31:0] $end
$var reg 2 ." tmpWB_o [1:0] $end
$upscope $end
$scope module FWD $end
$var wire 5 /" EXMEM_RegRd_i [4:0] $end
$var wire 1 0" EXMEM_RegWr_i $end
$var wire 2 1" Fw1_o [1:0] $end
$var wire 2 2" Fw2_o [1:0] $end
$var wire 1 : MEMWB_RegWr_i $end
$var wire 5 3" MEMWB_RegRd_i [4:0] $end
$var wire 5 4" IDEX_RegRt_i [4:0] $end
$var wire 5 5" IDEX_RegRs_i [4:0] $end
$var reg 2 6" tmpFw1_o [1:0] $end
$var reg 2 7" tmpFw2_o [1:0] $end
$upscope $end
$scope module HD $end
$var wire 1 @ IF_ID_o $end
$var wire 1 8" MemRead_i $end
$var wire 1 / PC_o $end
$var wire 1 2 mux8_o $end
$var wire 32 9" instr_i [31:0] $end
$var wire 5 :" ID_EX_RegRt_i [4:0] $end
$var reg 1 ;" tmpIF_ID_o $end
$var reg 1 <" tmpPC_o $end
$var reg 1 =" tmpmux8_o $end
$upscope $end
$scope module IDEX $end
$var wire 2 >" ALUOp_o [1:0] $end
$var wire 1 L ALUSrc_o $end
$var wire 4 ?" EX_i [3:0] $end
$var wire 2 @" M_i [1:0] $end
$var wire 32 A" PC_i [31:0] $end
$var wire 32 B" PC_o [31:0] $end
$var wire 5 C" RegAddrRd_i [4:0] $end
$var wire 5 D" RegAddrRd_o [4:0] $end
$var wire 5 E" RegAddrRs_i [4:0] $end
$var wire 5 F" RegAddrRs_o [4:0] $end
$var wire 5 G" RegAddrRt_i [4:0] $end
$var wire 5 H" RegAddrRt_o [4:0] $end
$var wire 32 I" RegData1_o [31:0] $end
$var wire 32 J" RegData2_o [31:0] $end
$var wire 1 K RegDst_o $end
$var wire 2 K" WB_i [1:0] $end
$var wire 2 L" WB_o [1:0] $end
$var wire 1 ! clk_i $end
$var wire 32 M" SignExt_o [31:0] $end
$var wire 32 N" SignExt_i [31:0] $end
$var wire 32 O" RegData2_i [31:0] $end
$var wire 32 P" RegData1_i [31:0] $end
$var wire 2 Q" M_o [1:0] $end
$var reg 2 R" tmpALUOp_o [1:0] $end
$var reg 1 S" tmpALUSrc_o $end
$var reg 2 T" tmpM_o [1:0] $end
$var reg 32 U" tmpPC_o [31:0] $end
$var reg 5 V" tmpRegAddrRd_o [4:0] $end
$var reg 5 W" tmpRegAddrRs_o [4:0] $end
$var reg 5 X" tmpRegAddrRt_o [4:0] $end
$var reg 32 Y" tmpRegData1_o [31:0] $end
$var reg 32 Z" tmpRegData2_o [31:0] $end
$var reg 1 [" tmpRegDst_o $end
$var reg 32 \" tmpSignExt_o [31:0] $end
$var reg 2 ]" tmpWB_o [1:0] $end
$upscope $end
$scope module IFID $end
$var wire 32 ^" PC_i [31:0] $end
$var wire 1 @ Stall_i $end
$var wire 1 ! clk_i $end
$var wire 32 _" instruction_o [31:0] $end
$var wire 32 `" instruction_i [31:0] $end
$var wire 32 a" PC_o [31:0] $end
$var wire 1 R Flush_i $end
$var reg 32 b" tmpPC_o [31:0] $end
$var reg 32 c" tmpinstruction_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 d" instr_o [31:0] $end
$var wire 32 e" addr_i [31:0] $end
$upscope $end
$scope module MEMWB $end
$var wire 32 f" MemData_i [31:0] $end
$var wire 32 g" MemData_o [31:0] $end
$var wire 1 ; MemtoReg_o $end
$var wire 5 h" RegAddr_i [4:0] $end
$var wire 32 i" RegData_i [31:0] $end
$var wire 32 j" RegData_o [31:0] $end
$var wire 2 k" WB_i [1:0] $end
$var wire 1 ! clk_i $end
$var wire 1 : RegWrite_o $end
$var wire 5 l" RegAddr_o [4:0] $end
$var reg 32 m" tmpMemData_o [31:0] $end
$var reg 1 n" tmpMemtoReg_o $end
$var reg 5 o" tmpRegAddr_o [4:0] $end
$var reg 32 p" tmpRegData_o [31:0] $end
$var reg 1 : tmpRegWrite_o $end
$upscope $end
$scope module MUX8 $end
$var wire 8 q" data1_i [7:0] $end
$var wire 8 r" data2_i [7:0] $end
$var wire 1 2 select_i $end
$var wire 8 s" data_o [7:0] $end
$var reg 8 t" tmpdata_o [7:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 u" data2_i [31:0] $end
$var wire 32 v" data_o [31:0] $end
$var wire 1 L select_i $end
$var wire 32 w" data1_i [31:0] $end
$var reg 32 x" tmpdata_o [31:0] $end
$upscope $end
$scope module MUX_Branch $end
$var wire 32 y" data1_i [31:0] $end
$var wire 32 z" data2_i [31:0] $end
$var wire 1 > select_i $end
$var wire 32 {" data_o [31:0] $end
$var reg 32 |" tmpdata_o [31:0] $end
$upscope $end
$scope module MUX_FW1 $end
$var wire 32 }" data1_i [31:0] $end
$var wire 32 ~" data3_i [31:0] $end
$var wire 32 !# data_o [31:0] $end
$var wire 2 "# select_i [1:0] $end
$var wire 32 ## data2_i [31:0] $end
$var reg 32 $# tmpdata_o [31:0] $end
$upscope $end
$scope module MUX_FW2 $end
$var wire 32 %# data1_i [31:0] $end
$var wire 32 &# data3_i [31:0] $end
$var wire 32 '# data_o [31:0] $end
$var wire 2 (# select_i [1:0] $end
$var wire 32 )# data2_i [31:0] $end
$var reg 32 *# tmpdata_o [31:0] $end
$upscope $end
$scope module MUX_Jump $end
$var wire 32 +# data1_i [31:0] $end
$var wire 32 ,# data2_i [31:0] $end
$var wire 32 -# data_o [31:0] $end
$var wire 1 ^ select_i $end
$var reg 32 .# tmpdata_o [31:0] $end
$upscope $end
$scope module MUX_RegDst $end
$var wire 5 /# data1_i [4:0] $end
$var wire 5 0# data2_i [4:0] $end
$var wire 5 1# data_o [4:0] $end
$var wire 1 K select_i $end
$var reg 5 2# tmpdata_o [4:0] $end
$upscope $end
$scope module MUX_WBSrc $end
$var wire 32 3# data1_i [31:0] $end
$var wire 32 4# data2_i [31:0] $end
$var wire 1 ; select_i $end
$var wire 32 5# data_o [31:0] $end
$var reg 32 6# tmpdata_o [31:0] $end
$upscope $end
$scope module OR_Flush $end
$var wire 1 ^ data1_i $end
$var wire 1 > data2_i $end
$var wire 1 R or_o $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk_i $end
$var wire 32 7# pc_i [31:0] $end
$var wire 1 / stall_i $end
$var wire 1 " start_i $end
$var reg 32 8# pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 9# RDaddr_i [4:0] $end
$var wire 32 :# RDdata_i [31:0] $end
$var wire 5 ;# RSaddr_i [4:0] $end
$var wire 5 <# RTaddr_i [4:0] $end
$var wire 1 : RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 =# RTdata_o [31:0] $end
$var wire 32 ># RSdata_o [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 16 ?# data_i [15:0] $end
$var wire 32 @# data_o [31:0] $end
$var reg 32 A# tmpdata_o [31:0] $end
$upscope $end
$scope module Sll_Branch $end
$var wire 32 B# data_i [31:0] $end
$var wire 32 C# data_o [31:0] $end
$upscope $end
$scope module Sll_Jump $end
$var wire 32 D# data_i [31:0] $end
$var wire 32 E# data_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
b0 8#
b100 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
b100 .#
b100 -#
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxx ,#
b100 +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
b100 |"
b100 {"
bx z"
b100 y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
b0 r"
bx q"
bx p"
bx o"
xn"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
b0 e"
b100000000100000 d"
bx c"
bx b"
bx a"
b100000000100000 `"
bx _"
b100 ^"
bx ]"
bx \"
x["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bz U"
bx T"
xS"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bz B"
bz A"
bx @"
bx ?"
bx >"
x="
x<"
x;"
bx :"
bx 9"
x8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
x0"
bx /"
bx ."
bx -"
bx ,"
x+"
x*"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
b0 t
b100 s
b100 r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
0e
bx d
bx c
bx b
bx a
x`
x_
x^
x]
x\
x[
bx Z
bx Y
bx X
xW
xV
bx U
bx T
bx S
xR
bx Q
bx P
bx O
bx N
bx M
xL
xK
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
x@
b100000000100000 ?
x>
bx =
bx <
x;
x:
bx 9
bx 8
bx 7
b100 6
b100 5
bx 4
bx 3
x2
b0 1
b100 0
x/
x.
x-
bx ,
bx +
bx *
bx )
x(
b0 '
b11 &
b100000 %
b0 $
b0 #
0"
1!
$end
#5
b1100 ?"
b0 @"
b1 K"
0R
0>
b11001000 3
b11001000 s"
b11001000 t"
b0 d
b0 o
b0 z"
b0 +
b0 q
b0 C#
b0 ,
b0 N"
b0 @#
b0 A#
b0 B#
0^
0_
0\
0]
0[
1-
0`
b10 b
b10 v
b10 w
b11001000 q"
1.
b0 ,#
b0 C"
b0 G"
b0 E"
b0 ?#
b0 <#
b0 ;#
b0 u
02
0="
0@
0;"
0/
0<"
b0 *
b0 E#
b0 B
b0 9"
b0 _"
b0 c"
b0 D#
b0 A
b0 p
b0 a"
b0 b"
#10
b0 a
b0 f
b0 ""
b0 j
b0 7
b0 g
b0 v"
b0 x"
b0 P
b0 '"
b0 w"
b0 '#
b0 *#
b0 Q
b0 h
b0 !#
b0 $#
b0 N
b0 2"
b0 (#
b0 7"
b0 O
b0 1"
b0 "#
b0 6"
b0 l
b0 )
b0 &"
b0 1#
b0 2#
b0 c
b0 i
b0 k
b0 n
08"
b0 G
b0 D"
b0 0#
b0 V"
b0 E
b0 4"
b0 :"
b0 H"
b0 /#
b0 X"
b0 F
b0 5"
b0 F"
b0 W"
b0 D
b0 M"
b0 \"
b0 u"
b0 I
b0 J"
b0 %#
b0 Z"
b0 J
b0 I"
b0 }"
b0 Y"
b0 B"
b0 U"
0K
0["
b0 M
b0 m
b0 >"
b0 R"
0L
0S"
b0 H
b0 ("
b0 Q"
b0 T"
b0 C
b0 %"
b0 L"
b0 ]"
#12
1"
#15
00"
b0 U
b0 y
b0 ~
b0 )"
b0 X
b0 z
b0 #"
b0 i"
b0 ~"
b0 &#
b0 -"
b0 S
b0 !"
b0 /"
b0 h"
b0 ,"
b0 T
b0 $"
b0 ."
b0 k"
0V
0+"
0W
0*"
#20
1(
b0 Z
b0 }
b0 P"
b0 >#
b0 Y
b0 |
b0 O"
b0 =#
b0 4
b0 ##
b0 )#
b0 5#
b0 6#
b0 :#
b0 8
b0 3"
b0 l"
b0 o"
b0 9#
b0 <
b0 j"
b0 3#
b0 p"
b0 9
b0 g"
b0 4#
b0 m"
0;
0n"
0:
#25
0!
#50
b10000000010000000 +
b10000000010000000 q
b10000000010000000 C#
b100000000100000 ,
b100000000100000 N"
b100000000100000 @#
b100000000100000 A#
b100000000100000 B#
b1000 5
b1000 -#
b1000 7#
b1000 .#
b10000000010000000 ,#
b1000 C"
b100000000100000 ?#
b100000000010010000000000001010 ?
b100000000010010000000000001010 `"
b100000000010010000000000001010 d"
b1000 6
b1000 {"
b1000 |"
b1000 +#
bx 9
bx g"
bx 4#
bx m"
bz B"
bz U"
1K
1["
b10 M
b10 m
b10 >"
b10 R"
b1 C
b1 %"
b1 L"
b1 ]"
b10000000010000000 *
b10000000010000000 E#
b100000000100000 B
b100000000100000 9"
b100000000100000 _"
b100000000100000 c"
b100000000100000 D#
b10000000010000100 d
b10000000010000100 o
b10000000010000100 z"
b100 A
b100 p
b100 a"
b100 b"
b1000 0
b1000 s
b1000 ^"
b1000 y"
b100 1
b100 t
b100 e"
b100 8#
b1 #
1!
#75
0!
#100
b1 ?"
b11000 3
b11000 s"
b11000 t"
b101000 +
b101000 q
b101000 C#
b1010 ,
b1010 N"
b1010 @#
b1010 A#
b1010 B#
1`
b0 b
b0 v
b0 w
b11000 q"
0.
b1100 5
b1100 -#
b1100 7#
b1100 .#
b10101101000000000000000000000000 ?
b10101101000000000000000000000000 `"
b10101101000000000000000000000000 d"
b1001000000000000101000 ,#
b0 C"
b1001 G"
b1010 ?#
b1001 <#
b1000 u
b1100 6
b1100 {"
b1100 |"
b1100 +#
b1000 )
b1000 &"
b1000 1#
b1000 2#
b100000 l
10"
b1100 0
b1100 s
b1100 ^"
b1100 y"
b1000 1
b1000 t
b1000 e"
b1000 8#
b10000000001001000000000000101000 *
b10000000001001000000000000101000 E#
b100000000010010000000000001010 B
b100000000010010000000000001010 9"
b100000000010010000000000001010 _"
b100000000010010000000000001010 c"
b100000000010010000000000001010 D#
b110000 d
b110000 o
b110000 z"
b1000 A
b1000 p
b1000 a"
b1000 b"
b1000 G
b1000 D"
b1000 0#
b1000 V"
b100000000100000 D
b100000000100000 M"
b100000000100000 \"
b100000000100000 u"
b1 T
b1 $"
b1 ."
b1 k"
b10 #
1!
#125
0!
#150
b10 @"
b10 K"
b10101 3
b10101 s"
b10101 t"
b1010 a
b1010 f
b1010 ""
b1010 j
b0 +
b0 q
b0 C#
b0 ,
b0 N"
b0 @#
b0 A#
b0 B#
1\
1[
b10101 q"
0-
b10000 5
b10000 -#
b10000 7#
b10000 .#
b1010 l
b1001 )
b1001 &"
b1001 1#
b1001 2#
b1010 7
b1010 g
b1010 v"
b1010 x"
b100000000000000000000000000 ,#
b0 G"
b1000 E"
b0 ?#
b0 <#
b1000 ;#
b101011 u
b10101101000010010000000000000100 ?
b10101101000010010000000000000100 `"
b10101101000010010000000000000100 d"
b10000 6
b10000 {"
b10000 |"
b10000 +#
1:
b1000 S
b1000 !"
b1000 /"
b1000 h"
b1000 ,"
b0 G
b0 D"
b0 0#
b0 V"
b1001 E
b1001 4"
b1001 :"
b1001 H"
b1001 /#
b1001 X"
b1010 D
b1010 M"
b1010 \"
b1010 u"
0K
0["
b0 M
b0 m
b0 >"
b0 R"
1L
1S"
b10110100000000000000000000000000 *
b10110100000000000000000000000000 E#
b10101101000000000000000000000000 B
b10101101000000000000000000000000 9"
b10101101000000000000000000000000 _"
b10101101000000000000000000000000 c"
b10101101000000000000000000000000 D#
b1100 d
b1100 o
b1100 z"
b1100 A
b1100 p
b1100 a"
b1100 b"
b10000 0
b10000 s
b10000 ^"
b10000 y"
b1100 1
b1100 t
b1100 e"
b1100 8#
b11 #
1!
#175
0!
#200
b10000 +
b10000 q
b10000 C#
b100 ,
b100 N"
b100 @#
b100 A#
b100 B#
b10100 5
b10100 -#
b10100 7#
b10100 .#
b0 a
b0 f
b0 ""
b0 j
b10001101000011010000000000000100 ?
b10001101000011010000000000000100 `"
b10001101000011010000000000000100 d"
b100001001000000000000010000 ,#
b1001 G"
b100 ?#
b1001 <#
b10100 6
b10100 {"
b10100 |"
b10100 +#
b0 )
b0 &"
b0 1#
b0 2#
b0 l
b0 7
b0 g
b0 v"
b0 x"
b1 O
b1 1"
b1 "#
b1 6"
b10100 0
b10100 s
b10100 ^"
b10100 y"
b10000 1
b10000 t
b10000 e"
b10000 8#
b10110100001001000000000000010000 *
b10110100001001000000000000010000 E#
b10101101000010010000000000000100 B
b10101101000010010000000000000100 9"
b10101101000010010000000000000100 _"
b10101101000010010000000000000100 c"
b10101101000010010000000000000100 D#
b100000 d
b100000 o
b100000 z"
b10000 A
b10000 p
b10000 a"
b10000 b"
b0 E
b0 4"
b0 :"
b0 H"
b0 /#
b0 X"
b1000 F
b1000 5"
b1000 F"
b1000 W"
b0 D
b0 M"
b0 \"
b0 u"
b10 H
b10 ("
b10 Q"
b10 T"
b10 C
b10 %"
b10 L"
b10 ]"
b1010 X
b1010 z
b1010 #"
b1010 i"
b1010 ~"
b1010 &#
b1010 -"
b1001 S
b1001 !"
b1001 /"
b1001 h"
b1001 ,"
b1000 8
b1000 3"
b1000 l"
b1000 o"
b1000 9#
b100 #
1!
#225
0!
#250
b1 @"
b11 K"
b11011 3
b11011 s"
b11011 t"
b1010 P
b1010 '"
b1010 w"
b1010 '#
b1010 *#
b100 a
b100 f
b100 ""
b100 j
1]
0[
b11011 q"
1-
b11000 5
b11000 -#
b11000 7#
b11000 .#
b1010 4
b1010 ##
b1010 )#
b1010 5#
b1010 6#
b1010 :#
00"
b1 N
b1 2"
b1 (#
b1 7"
b0 O
b0 1"
b0 "#
b0 6"
b1001 )
b1001 &"
b1001 1#
b1001 2#
b100 l
b100 7
b100 g
b100 v"
b100 x"
b100001101000000000000010000 ,#
b1101 G"
b1101 <#
b100011 u
b1101010010111100000100000 ?
b1101010010111100000100000 `"
b1101010010111100000100000 d"
b11000 6
b11000 {"
b11000 |"
b11000 +#
b1001 8
b1001 3"
b1001 l"
b1001 o"
b1001 9#
b1010 <
b1010 j"
b1010 3#
b1010 p"
b0 X
b0 z
b0 #"
b0 i"
b0 ~"
b0 &#
b0 -"
b0 S
b0 !"
b0 /"
b0 h"
b0 ,"
b10 T
b10 $"
b10 ."
b10 k"
1V
1+"
b1001 E
b1001 4"
b1001 :"
b1001 H"
b1001 /#
b1001 X"
b100 D
b100 M"
b100 \"
b100 u"
b110100001101000000000000010000 *
b110100001101000000000000010000 E#
b10001101000011010000000000000100 B
b10001101000011010000000000000100 9"
b10001101000011010000000000000100 _"
b10001101000011010000000000000100 c"
b10001101000011010000000000000100 D#
b100100 d
b100100 o
b100100 z"
b10100 A
b10100 p
b10100 a"
b10100 b"
b11000 0
b11000 s
b11000 ^"
b11000 y"
b10100 1
b10100 t
b10100 e"
b10100 8#
b101 #
1!
#275
0!
#300
0(
b0 ?"
b0 @"
b0 K"
b11110000010000000 +
b11110000010000000 q
b11110000010000000 C#
b111100000100000 ,
b111100000100000 N"
b111100000100000 @#
b111100000100000 A#
b111100000100000 B#
b1010 Y
b1010 |
b1010 O"
b1010 =#
0\
0]
0`
b10 b
b10 v
b10 w
b11001000 q"
1.
b11100 5
b11100 -#
b11100 7#
b11100 .#
b0 3
b0 s"
b0 t"
b100000000010100000000000001101 ?
b100000000010100000000000001101 `"
b100000000010100000000000001101 d"
b110101001011110000010000000 ,#
b1111 C"
b1001 G"
b1101 E"
b111100000100000 ?#
b1001 <#
b1101 ;#
b0 u
b11100 6
b11100 {"
b11100 |"
b11100 +#
12
1="
1@
1;"
1/
1<"
b1101 )
b1101 &"
b1101 1#
b1101 2#
18"
b0 P
b0 '"
b0 w"
b0 '#
b0 *#
bx 4
bx ##
bx )#
bx 5#
bx 6#
bx :#
b0 N
b0 2"
b0 (#
b0 7"
b11100 0
b11100 s
b11100 ^"
b11100 y"
b11000 1
b11000 t
b11000 e"
b11000 8#
b110101001011110000010000000 *
b110101001011110000010000000 E#
b1101010010111100000100000 B
b1101010010111100000100000 9"
b1101010010111100000100000 _"
b1101010010111100000100000 c"
b1101010010111100000100000 D#
b11110000010011000 d
b11110000010011000 o
b11110000010011000 z"
b11000 A
b11000 p
b11000 a"
b11000 b"
b1101 E
b1101 4"
b1101 :"
b1101 H"
b1101 /#
b1101 X"
b1 H
b1 ("
b1 Q"
b1 T"
b11 C
b11 %"
b11 L"
b11 ]"
b1010 U
b1010 y
b1010 ~
b1010 )"
b100 X
b100 z
b100 #"
b100 i"
b100 ~"
b100 &#
b100 -"
b1001 S
b1001 !"
b1001 /"
b1001 h"
b1001 ,"
b0 8
b0 3"
b0 l"
b0 o"
b0 9#
b0 <
b0 j"
b0 3#
b0 p"
1;
1n"
0:
b110 #
1!
#325
0!
#350
b100 Q
b100 h
b100 !#
b100 $#
b1100 ?"
b1 K"
b10 O
b10 1"
b10 "#
b10 6"
b11001000 3
b11001000 s"
b11001000 t"
b1110 a
b1110 f
b1110 ""
b1110 j
10"
02
0="
0@
0;"
0/
0<"
b1001 )
b1001 &"
b1001 1#
b1001 2#
b100000 l
b1010 P
b1010 '"
b1010 w"
b1010 '#
b1010 *#
b1010 7
b1010 g
b1010 v"
b1010 x"
08"
b1001 8
b1001 3"
b1001 l"
b1001 o"
b1001 9#
b100 <
b100 j"
b100 3#
b100 p"
b0 U
b0 y
b0 ~
b0 )"
b1101 S
b1101 !"
b1101 /"
b1101 h"
b1101 ,"
b11 T
b11 $"
b11 ."
b11 k"
0V
0+"
1W
1*"
b1111 G
b1111 D"
b1111 0#
b1111 V"
b1001 E
b1001 4"
b1001 :"
b1001 H"
b1001 /#
b1001 X"
b1101 F
b1101 5"
b1101 F"
b1101 W"
b111100000100000 D
b111100000100000 M"
b111100000100000 \"
b111100000100000 u"
b1010 I
b1010 J"
b1010 %#
b1010 Z"
0L
0S"
b0 H
b0 ("
b0 Q"
b0 T"
b0 C
b0 %"
b0 L"
b0 ]"
b111 #
b1 '
1!
#375
b1010 =
b1010 x
b1010 f"
b1010 {
0!
#400
1(
b1 ?"
b11000 3
b11000 s"
b11000 t"
b110100 +
b110100 q
b110100 C#
b1101 ,
b1101 N"
b1101 @#
b1101 A#
b1101 B#
b0 Y
b0 |
b0 O"
b0 =#
1`
b0 b
b0 v
b0 w
b11000 q"
0.
b100000 5
b100000 -#
b100000 7#
b100000 .#
b10100 a
b10100 f
b10100 ""
b10100 j
b1010 7
b1010 g
b1010 v"
b1010 x"
b0 Z
b0 }
b0 P"
b0 >#
b1001010010101100000011000 ?
b1001010010101100000011000 `"
b1001010010101100000011000 d"
b1010000000000000110100 ,#
b0 C"
b1010 G"
b0 E"
b1101 ?#
b1010 <#
b0 ;#
b1000 u
b100000 6
b100000 {"
b100000 |"
b100000 +#
b1111 )
b1111 &"
b1111 1#
b1111 2#
b1010 Q
b1010 h
b1010 !#
b1010 $#
b1010 P
b1010 '"
b1010 w"
b1010 '#
b1010 *#
00"
b1010 4
b1010 ##
b1010 )#
b1010 5#
b1010 6#
b1010 :#
b0 N
b0 2"
b0 (#
b0 7"
b1 O
b1 1"
b1 "#
b1 6"
b100000 0
b100000 s
b100000 ^"
b100000 y"
b11100 1
b11100 t
b11100 e"
b11100 8#
b10000000001010000000000000110100 *
b10000000001010000000000000110100 E#
b100000000010100000000000001101 B
b100000000010100000000000001101 9"
b100000000010100000000000001101 _"
b100000000010100000000000001101 c"
b100000000010100000000000001101 D#
b1010000 d
b1010000 o
b1010000 z"
b11100 A
b11100 p
b11100 a"
b11100 b"
1K
1["
b10 M
b10 m
b10 >"
b10 R"
b1 C
b1 %"
b1 L"
b1 ]"
b1010 U
b1010 y
b1010 ~
b1010 )"
b1110 X
b1110 z
b1110 #"
b1110 i"
b1110 ~"
b1110 &#
b1110 -"
b1001 S
b1001 !"
b1001 /"
b1001 h"
b1001 ,"
b0 T
b0 $"
b0 ."
b0 k"
0W
0*"
b1101 8
b1101 3"
b1101 l"
b1101 o"
b1101 9#
b1010 9
b1010 g"
b1010 4#
b1010 m"
1:
b1000 #
1!
#425
0!
#450
b1100 ?"
b11001000 3
b11001000 s"
b11001000 t"
b1101 a
b1101 f
b1101 ""
b1101 j
b10110000001100000 +
b10110000001100000 q
b10110000001100000 C#
b101100000011000 ,
b101100000011000 N"
b101100000011000 @#
b101100000011000 A#
b101100000011000 B#
b1010 Y
b1010 |
b1010 O"
b1010 =#
b1010 Z
b1010 }
b1010 P"
b1010 >#
0`
b10 b
b10 v
b10 w
b11001000 q"
1.
b100100 5
b100100 -#
b100100 7#
b100100 .#
b1110 4
b1110 ##
b1110 )#
b1110 5#
b1110 6#
b1110 :#
b0 Q
b0 h
b0 !#
b0 $#
10"
b0 O
b0 1"
b0 "#
b0 6"
b1101 l
b0 P
b0 '"
b0 w"
b0 '#
b0 *#
b1010 )
b1010 &"
b1010 1#
b1010 2#
b1101 7
b1101 g
b1101 v"
b1101 x"
b100101001010110000001100000 ,#
b1011 C"
b1001 G"
b1001 E"
b101100000011000 ?#
b1001 <#
b1001 ;#
b0 u
b1000000000000000000000001011 ?
b1000000000000000000000001011 `"
b1000000000000000000000001011 d"
b100100 6
b100100 {"
b100100 |"
b100100 +#
b1001 8
b1001 3"
b1001 l"
b1001 o"
b1001 9#
b1110 <
b1110 j"
b1110 3#
b1110 p"
0;
0n"
0:
b10100 X
b10100 z
b10100 #"
b10100 i"
b10100 ~"
b10100 &#
b10100 -"
b1111 S
b1111 !"
b1111 /"
b1111 h"
b1111 ,"
b1 T
b1 $"
b1 ."
b1 k"
b0 G
b0 D"
b0 0#
b0 V"
b1010 E
b1010 4"
b1010 :"
b1010 H"
b1010 /#
b1010 X"
b0 F
b0 5"
b0 F"
b0 W"
b1101 D
b1101 M"
b1101 \"
b1101 u"
b0 I
b0 J"
b0 %#
b0 Z"
0K
0["
b0 M
b0 m
b0 >"
b0 R"
1L
1S"
b100101001010110000001100000 *
b100101001010110000001100000 E#
b1001010010101100000011000 B
b1001010010101100000011000 9"
b1001010010101100000011000 _"
b1001010010101100000011000 c"
b1001010010101100000011000 D#
b10110000010000000 d
b10110000010000000 o
b10110000010000000 z"
b100000 A
b100000 p
b100000 a"
b100000 b"
b100100 0
b100100 s
b100100 ^"
b100100 y"
b100000 1
b100000 t
b100000 e"
b100000 8#
b1001 #
1!
#475
0!
#500
b0 ?"
b0 K"
1R
b0 3
b0 s"
b0 t"
b101100 +
b101100 q
b101100 C#
b1011 ,
b1011 N"
b1011 @#
b1011 A#
b1011 B#
b0 Y
b0 |
b0 O"
b0 =#
b0 Z
b0 }
b0 P"
b0 >#
1^
0-
b0 b
b0 v
b0 w
b0 q"
0.
b101100 5
b101100 -#
b101100 7#
b101100 .#
b100 c
b100 i
b100 k
b100 n
b1100100 a
b1100100 f
b1100100 ""
b1100100 j
b100001001010010000000000000001 ?
b100001001010010000000000000001 `"
b100001001010010000000000000001 d"
b101100 ,#
b0 C"
b0 G"
b0 E"
b1011 ?#
b0 <#
b0 ;#
b10 u
b101000 6
b101000 {"
b101000 |"
b101000 +#
b11000 l
b1011 )
b1011 &"
b1011 1#
b1011 2#
b1010 7
b1010 g
b1010 v"
b1010 x"
b1010 Q
b1010 h
b1010 !#
b1010 $#
b1010 P
b1010 '"
b1010 w"
b1010 '#
b1010 *#
b10100 4
b10100 ##
b10100 )#
b10100 5#
b10100 6#
b10100 :#
b101000 0
b101000 s
b101000 ^"
b101000 y"
b100100 1
b100100 t
b100100 e"
b100100 8#
b100000000000000000000000101100 *
b100000000000000000000000101100 E#
b1000000000000000000000001011 B
b1000000000000000000000001011 9"
b1000000000000000000000001011 _"
b1000000000000000000000001011 c"
b1000000000000000000000001011 D#
b1010000 d
b1010000 o
b1010000 z"
b100100 A
b100100 p
b100100 a"
b100100 b"
b1011 G
b1011 D"
b1011 0#
b1011 V"
b1001 E
b1001 4"
b1001 :"
b1001 H"
b1001 /#
b1001 X"
b1001 F
b1001 5"
b1001 F"
b1001 W"
b101100000011000 D
b101100000011000 M"
b101100000011000 \"
b101100000011000 u"
b1010 I
b1010 J"
b1010 %#
b1010 Z"
b1010 J
b1010 I"
b1010 }"
b1010 Y"
1K
1["
b10 M
b10 m
b10 >"
b10 R"
0L
0S"
b0 U
b0 y
b0 ~
b0 )"
b1101 X
b1101 z
b1101 #"
b1101 i"
b1101 ~"
b1101 &#
b1101 -"
b1010 S
b1010 !"
b1010 /"
b1010 h"
b1010 ,"
b1111 8
b1111 3"
b1111 l"
b1111 o"
b1111 9#
b10100 <
b10100 j"
b10100 3#
b10100 p"
1:
b1010 #
1!
#525
0!
#550
b1100 ?"
b1 K"
0R
b11001000 3
b11001000 s"
b11001000 t"
b0 a
b0 f
b0 ""
b0 j
b0 +
b0 q
b0 C#
b0 ,
b0 N"
b0 @#
b0 A#
b0 B#
0^
1-
b10 b
b10 v
b10 w
b11001000 q"
1.
b110000 5
b110000 -#
b110000 7#
b110000 .#
b1101 4
b1101 ##
b1101 )#
b1101 5#
b1101 6#
b1101 :#
b1011 l
b0 7
b0 g
b0 v"
b0 x"
b0 P
b0 '"
b0 w"
b0 '#
b0 *#
b0 Q
b0 h
b0 !#
b0 $#
b0 )
b0 &"
b0 1#
b0 2#
b0 c
b0 i
b0 k
b0 n
b0 ,#
b0 ?#
b0 u
b1010010010101000000100010 ?
b1010010010101000000100010 `"
b1010010010101000000100010 d"
b110000 6
b110000 {"
b110000 |"
b110000 +#
b1010 8
b1010 3"
b1010 l"
b1010 o"
b1010 9#
b1101 <
b1101 j"
b1101 3#
b1101 p"
b1010 U
b1010 y
b1010 ~
b1010 )"
b1100100 X
b1100100 z
b1100100 #"
b1100100 i"
b1100100 ~"
b1100100 &#
b1100100 -"
b1011 S
b1011 !"
b1011 /"
b1011 h"
b1011 ,"
b0 G
b0 D"
b0 0#
b0 V"
b0 E
b0 4"
b0 :"
b0 H"
b0 /#
b0 X"
b0 F
b0 5"
b0 F"
b0 W"
b1011 D
b1011 M"
b1011 \"
b1011 u"
b0 I
b0 J"
b0 %#
b0 Z"
b0 J
b0 I"
b0 }"
b0 Y"
0K
0["
b0 M
b0 m
b0 >"
b0 R"
b0 C
b0 %"
b0 L"
b0 ]"
b0 *
b0 E#
b0 B
b0 9"
b0 _"
b0 c"
b0 D#
b0 d
b0 o
b0 z"
b0 A
b0 p
b0 a"
b0 b"
b110000 0
b110000 s
b110000 ^"
b110000 y"
b101100 1
b101100 t
b101100 e"
b101100 8#
b1011 #
b1 $
1!
#575
0!
#600
0(
b10100000010001000 +
b10100000010001000 q
b10100000010001000 C#
b101000000100010 ,
b101000000100010 N"
b101000000100010 @#
b101000000100010 A#
b101000000100010 B#
b1010 Y
b1010 |
b1010 O"
b1010 =#
b1101 Z
b1101 }
b1101 P"
b1101 >#
b110100 5
b110100 -#
b110100 7#
b110100 .#
b1001010100101100000100100 ?
b1001010100101100000100100 `"
b1001010100101100000100100 d"
b101001001010100000010001000 ,#
b1010 C"
b1001 G"
b1010 E"
b101000000100010 ?#
b1001 <#
b1010 ;#
b110100 6
b110100 {"
b110100 |"
b110100 +#
b0 l
00"
b1100100 4
b1100100 ##
b1100100 )#
b1100100 5#
b1100100 6#
b1100100 :#
b110100 0
b110100 s
b110100 ^"
b110100 y"
b110000 1
b110000 t
b110000 e"
b110000 8#
b101001001010100000010001000 *
b101001001010100000010001000 E#
b1010010010101000000100010 B
b1010010010101000000100010 9"
b1010010010101000000100010 _"
b1010010010101000000100010 c"
b1010010010101000000100010 D#
b10100000010111000 d
b10100000010111000 o
b10100000010111000 z"
b110000 A
b110000 p
b110000 a"
b110000 b"
b0 D
b0 M"
b0 \"
b0 u"
1K
1["
b10 M
b10 m
b10 >"
b10 R"
b1 C
b1 %"
b1 L"
b1 ]"
b0 U
b0 y
b0 ~
b0 )"
b0 X
b0 z
b0 #"
b0 i"
b0 ~"
b0 &#
b0 -"
b0 S
b0 !"
b0 /"
b0 h"
b0 ,"
b0 T
b0 $"
b0 ."
b0 k"
b1011 8
b1011 3"
b1011 l"
b1011 o"
b1011 9#
b1100100 <
b1100100 j"
b1100100 3#
b1100100 p"
b1100 #
1!
#625
0!
#650
b1 c
b1 i
b1 k
b1 n
b11 a
b11 f
b11 ""
b11 j
b10110000010010000 +
b10110000010010000 q
b10110000010010000 C#
b101100000100100 ,
b101100000100100 N"
b101100000100100 @#
b101100000100100 A#
b101100000100100 B#
b1101 Y
b1101 |
b1101 O"
b1101 =#
b1010 Z
b1010 }
b1010 P"
b1010 >#
b111000 5
b111000 -#
b111000 7#
b111000 .#
b0 4
b0 ##
b0 )#
b0 5#
b0 6#
b0 :#
10"
b1010 )
b1010 &"
b1010 1#
b1010 2#
b100010 l
b1010 7
b1010 g
b1010 v"
b1010 x"
b1010 P
b1010 '"
b1010 w"
b1010 '#
b1010 *#
b1101 Q
b1101 h
b1101 !#
b1101 $#
b100101010010110000010010000 ,#
b1011 C"
b1010 G"
b1001 E"
b101100000100100 ?#
b1010 <#
b1001 ;#
b1010010110110000000100101 ?
b1010010110110000000100101 `"
b1010010110110000000100101 d"
b111000 6
b111000 {"
b111000 |"
b111000 +#
b0 8
b0 3"
b0 l"
b0 o"
b0 9#
b0 <
b0 j"
b0 3#
b0 p"
0:
b1 T
b1 $"
b1 ."
b1 k"
b1010 G
b1010 D"
b1010 0#
b1010 V"
b1001 E
b1001 4"
b1001 :"
b1001 H"
b1001 /#
b1001 X"
b1010 F
b1010 5"
b1010 F"
b1010 W"
b101000000100010 D
b101000000100010 M"
b101000000100010 \"
b101000000100010 u"
b1010 I
b1010 J"
b1010 %#
b1010 Z"
b1101 J
b1101 I"
b1101 }"
b1101 Y"
b100101010010110000010010000 *
b100101010010110000010010000 E#
b1001010100101100000100100 B
b1001010100101100000100100 9"
b1001010100101100000100100 _"
b1001010100101100000100100 c"
b1001010100101100000100100 D#
b10110000011000100 d
b10110000011000100 o
b10110000011000100 z"
b110100 A
b110100 p
b110100 a"
b110100 b"
b111000 0
b111000 s
b111000 ^"
b111000 y"
b110100 1
b110100 t
b110100 e"
b110100 8#
b1101 #
1!
#675
0!
#700
b11000000010010100 +
b11000000010010100 q
b11000000010010100 C#
b110000000100101 ,
b110000000100101 N"
b110000000100101 @#
b110000000100101 A#
b110000000100101 B#
b1100100 Y
b1100100 |
b1100100 O"
b1100100 =#
b1101 Z
b1101 }
b1101 P"
b1101 >#
b111100 5
b111100 -#
b111100 7#
b111100 .#
b10 c
b10 i
b10 k
b10 n
b10 a
b10 f
b10 ""
b10 j
b0 ?
b0 `"
b0 d"
b101001011011000000010010100 ,#
b1100 C"
b1011 G"
b1010 E"
b110000000100101 ?#
b1011 <#
b1010 ;#
b111100 6
b111100 {"
b111100 |"
b111100 +#
b1011 )
b1011 &"
b1011 1#
b1011 2#
b100100 l
b11 7
b11 g
b11 v"
b11 x"
b1010 Q
b1010 h
b1010 !#
b1010 $#
b11 P
b11 '"
b11 w"
b11 '#
b11 *#
b10 N
b10 2"
b10 (#
b10 7"
b111100 0
b111100 s
b111100 ^"
b111100 y"
b111000 1
b111000 t
b111000 e"
b111000 8#
b101001011011000000010010100 *
b101001011011000000010010100 E#
b1010010110110000000100101 B
b1010010110110000000100101 9"
b1010010110110000000100101 _"
b1010010110110000000100101 c"
b1010010110110000000100101 D#
b11000000011001100 d
b11000000011001100 o
b11000000011001100 z"
b111000 A
b111000 p
b111000 a"
b111000 b"
b1011 G
b1011 D"
b1011 0#
b1011 V"
b1010 E
b1010 4"
b1010 :"
b1010 H"
b1010 /#
b1010 X"
b1001 F
b1001 5"
b1001 F"
b1001 W"
b101100000100100 D
b101100000100100 M"
b101100000100100 \"
b101100000100100 u"
b1101 I
b1101 J"
b1101 %#
b1101 Z"
b1010 J
b1010 I"
b1010 }"
b1010 Y"
b1010 U
b1010 y
b1010 ~
b1010 )"
b11 X
b11 z
b11 #"
b11 i"
b11 ~"
b11 &#
b11 -"
b1010 S
b1010 !"
b1010 /"
b1010 h"
b1010 ,"
1:
b1110 #
1!
#725
0!
#750
1(
b11 c
b11 i
b11 k
b11 n
b11 a
b11 f
b11 ""
b11 j
b0 +
b0 q
b0 C#
b0 ,
b0 N"
b0 @#
b0 A#
b0 B#
b0 Y
b0 |
b0 O"
b0 =#
b0 Z
b0 }
b0 P"
b0 >#
b1000000 5
b1000000 -#
b1000000 7#
b1000000 .#
b11 4
b11 ##
b11 )#
b11 5#
b11 6#
b11 :#
b1100 )
b1100 &"
b1100 1#
b1100 2#
b1 O
b1 1"
b1 "#
b1 6"
b100101 l
b10 7
b10 g
b10 v"
b10 x"
b10 P
b10 '"
b10 w"
b10 '#
b10 *#
b11 Q
b11 h
b11 !#
b11 $#
b0 ,#
b0 C"
b0 G"
b0 E"
b0 ?#
b0 <#
b0 ;#
b1000000 6
b1000000 {"
b1000000 |"
b1000000 +#
b1010 8
b1010 3"
b1010 l"
b1010 o"
b1010 9#
b11 <
b11 j"
b11 3#
b11 p"
b11 U
b11 y
b11 ~
b11 )"
b10 X
b10 z
b10 #"
b10 i"
b10 ~"
b10 &#
b10 -"
b1011 S
b1011 !"
b1011 /"
b1011 h"
b1011 ,"
b1100 G
b1100 D"
b1100 0#
b1100 V"
b1011 E
b1011 4"
b1011 :"
b1011 H"
b1011 /#
b1011 X"
b1010 F
b1010 5"
b1010 F"
b1010 W"
b110000000100101 D
b110000000100101 M"
b110000000100101 \"
b110000000100101 u"
b1100100 I
b1100100 J"
b1100100 %#
b1100100 Z"
b1101 J
b1101 I"
b1101 }"
b1101 Y"
b0 *
b0 E#
b0 B
b0 9"
b0 _"
b0 c"
b0 D#
b111100 d
b111100 o
b111100 z"
b111100 A
b111100 p
b111100 a"
b111100 b"
b1000000 0
b1000000 s
b1000000 ^"
b1000000 y"
b111100 1
b111100 t
b111100 e"
b111100 8#
b1111 #
1!
#775
0!
#800
b1000100 5
b1000100 -#
b1000100 7#
b1000100 .#
b0 a
b0 f
b0 ""
b0 j
b1000100 6
b1000100 {"
b1000100 |"
b1000100 +#
b0 )
b0 &"
b0 1#
b0 2#
b0 l
b0 7
b0 g
b0 v"
b0 x"
b0 Q
b0 h
b0 !#
b0 $#
b0 P
b0 '"
b0 w"
b0 '#
b0 *#
b0 N
b0 2"
b0 (#
b0 7"
b0 O
b0 1"
b0 "#
b0 6"
b10 4
b10 ##
b10 )#
b10 5#
b10 6#
b10 :#
b1000100 0
b1000100 s
b1000100 ^"
b1000100 y"
b1000000 1
b1000000 t
b1000000 e"
b1000000 8#
b1000000 d
b1000000 o
b1000000 z"
b1000000 A
b1000000 p
b1000000 a"
b1000000 b"
b0 G
b0 D"
b0 0#
b0 V"
b0 E
b0 4"
b0 :"
b0 H"
b0 /#
b0 X"
b0 F
b0 5"
b0 F"
b0 W"
b0 D
b0 M"
b0 \"
b0 u"
b0 I
b0 J"
b0 %#
b0 Z"
b0 J
b0 I"
b0 }"
b0 Y"
b10 U
b10 y
b10 ~
b10 )"
b11 X
b11 z
b11 #"
b11 i"
b11 ~"
b11 &#
b11 -"
b1100 S
b1100 !"
b1100 /"
b1100 h"
b1100 ,"
b1011 8
b1011 3"
b1011 l"
b1011 o"
b1011 9#
b10 <
b10 j"
b10 3#
b10 p"
b10000 #
1!
#825
0!
#850
b1001000 5
b1001000 -#
b1001000 7#
b1001000 .#
b11 4
b11 ##
b11 )#
b11 5#
b11 6#
b11 :#
b1001000 6
b1001000 {"
b1001000 |"
b1001000 +#
b1100 8
b1100 3"
b1100 l"
b1100 o"
b1100 9#
b11 <
b11 j"
b11 3#
b11 p"
b0 U
b0 y
b0 ~
b0 )"
b0 X
b0 z
b0 #"
b0 i"
b0 ~"
b0 &#
b0 -"
b0 S
b0 !"
b0 /"
b0 h"
b0 ,"
b1000100 d
b1000100 o
b1000100 z"
b1000100 A
b1000100 p
b1000100 a"
b1000100 b"
b1001000 0
b1001000 s
b1001000 ^"
b1001000 y"
b1000100 1
b1000100 t
b1000100 e"
b1000100 8#
b10001 #
1!
#875
0!
#900
b1001100 5
b1001100 -#
b1001100 7#
b1001100 .#
b1001100 6
b1001100 {"
b1001100 |"
b1001100 +#
b1 N
b1 2"
b1 (#
b1 7"
b0 4
b0 ##
b0 )#
b0 5#
b0 6#
b0 :#
b1001100 0
b1001100 s
b1001100 ^"
b1001100 y"
b1001000 1
b1001000 t
b1001000 e"
b1001000 8#
b1001000 d
b1001000 o
b1001000 z"
b1001000 A
b1001000 p
b1001000 a"
b1001000 b"
b0 8
b0 3"
b0 l"
b0 o"
b0 9#
b0 <
b0 j"
b0 3#
b0 p"
b10010 #
1!
#925
0!
#950
b1010000 5
b1010000 -#
b1010000 7#
b1010000 .#
b1010000 6
b1010000 {"
b1010000 |"
b1010000 +#
b1001100 d
b1001100 o
b1001100 z"
b1001100 A
b1001100 p
b1001100 a"
b1001100 b"
b1010000 0
b1010000 s
b1010000 ^"
b1010000 y"
b1001100 1
b1001100 t
b1001100 e"
b1001100 8#
b10011 #
1!
#975
0!
#1000
b1010100 5
b1010100 -#
b1010100 7#
b1010100 .#
b1010100 6
b1010100 {"
b1010100 |"
b1010100 +#
b1010100 0
b1010100 s
b1010100 ^"
b1010100 y"
b1010000 1
b1010000 t
b1010000 e"
b1010000 8#
b1010000 d
b1010000 o
b1010000 z"
b1010000 A
b1010000 p
b1010000 a"
b1010000 b"
b10100 #
1!
#1025
0!
#1050
b1011000 5
b1011000 -#
b1011000 7#
b1011000 .#
b1011000 6
b1011000 {"
b1011000 |"
b1011000 +#
b1010100 d
b1010100 o
b1010100 z"
b1010100 A
b1010100 p
b1010100 a"
b1010100 b"
b1011000 0
b1011000 s
b1011000 ^"
b1011000 y"
b1010100 1
b1010100 t
b1010100 e"
b1010100 8#
b10101 #
1!
#1075
0!
#1100
b1011100 5
b1011100 -#
b1011100 7#
b1011100 .#
b1011100 6
b1011100 {"
b1011100 |"
b1011100 +#
b1011100 0
b1011100 s
b1011100 ^"
b1011100 y"
b1011000 1
b1011000 t
b1011000 e"
b1011000 8#
b1011000 d
b1011000 o
b1011000 z"
b1011000 A
b1011000 p
b1011000 a"
b1011000 b"
b10110 #
1!
#1125
0!
#1150
b1100000 5
b1100000 -#
b1100000 7#
b1100000 .#
b1100000 6
b1100000 {"
b1100000 |"
b1100000 +#
b1011100 d
b1011100 o
b1011100 z"
b1011100 A
b1011100 p
b1011100 a"
b1011100 b"
b1100000 0
b1100000 s
b1100000 ^"
b1100000 y"
b1011100 1
b1011100 t
b1011100 e"
b1011100 8#
b10111 #
1!
#1175
0!
#1200
b1100100 5
b1100100 -#
b1100100 7#
b1100100 .#
b1100100 6
b1100100 {"
b1100100 |"
b1100100 +#
b1100100 0
b1100100 s
b1100100 ^"
b1100100 y"
b1100000 1
b1100000 t
b1100000 e"
b1100000 8#
b1100000 d
b1100000 o
b1100000 z"
b1100000 A
b1100000 p
b1100000 a"
b1100000 b"
b11000 #
1!
#1225
0!
#1250
b1101000 5
b1101000 -#
b1101000 7#
b1101000 .#
b1101000 6
b1101000 {"
b1101000 |"
b1101000 +#
b1100100 d
b1100100 o
b1100100 z"
b1100100 A
b1100100 p
b1100100 a"
b1100100 b"
b1101000 0
b1101000 s
b1101000 ^"
b1101000 y"
b1100100 1
b1100100 t
b1100100 e"
b1100100 8#
b11001 #
1!
#1275
0!
#1300
b1101100 5
b1101100 -#
b1101100 7#
b1101100 .#
b1101100 6
b1101100 {"
b1101100 |"
b1101100 +#
b1101100 0
b1101100 s
b1101100 ^"
b1101100 y"
b1101000 1
b1101000 t
b1101000 e"
b1101000 8#
b1101000 d
b1101000 o
b1101000 z"
b1101000 A
b1101000 p
b1101000 a"
b1101000 b"
b11010 #
1!
#1325
0!
#1350
b1110000 5
b1110000 -#
b1110000 7#
b1110000 .#
b1110000 6
b1110000 {"
b1110000 |"
b1110000 +#
b1101100 d
b1101100 o
b1101100 z"
b1101100 A
b1101100 p
b1101100 a"
b1101100 b"
b1110000 0
b1110000 s
b1110000 ^"
b1110000 y"
b1101100 1
b1101100 t
b1101100 e"
b1101100 8#
b11011 #
1!
#1375
0!
#1400
b1110100 5
b1110100 -#
b1110100 7#
b1110100 .#
b1110100 6
b1110100 {"
b1110100 |"
b1110100 +#
b1110100 0
b1110100 s
b1110100 ^"
b1110100 y"
b1110000 1
b1110000 t
b1110000 e"
b1110000 8#
b1110000 d
b1110000 o
b1110000 z"
b1110000 A
b1110000 p
b1110000 a"
b1110000 b"
b11100 #
1!
#1425
0!
#1450
b1111000 5
b1111000 -#
b1111000 7#
b1111000 .#
b1111000 6
b1111000 {"
b1111000 |"
b1111000 +#
b1110100 d
b1110100 o
b1110100 z"
b1110100 A
b1110100 p
b1110100 a"
b1110100 b"
b1111000 0
b1111000 s
b1111000 ^"
b1111000 y"
b1110100 1
b1110100 t
b1110100 e"
b1110100 8#
b11101 #
1!
#1475
0!
#1500
b1111100 5
b1111100 -#
b1111100 7#
b1111100 .#
b1111100 6
b1111100 {"
b1111100 |"
b1111100 +#
b1111100 0
b1111100 s
b1111100 ^"
b1111100 y"
b1111000 1
b1111000 t
b1111000 e"
b1111000 8#
b1111000 d
b1111000 o
b1111000 z"
b1111000 A
b1111000 p
b1111000 a"
b1111000 b"
b11110 #
1!
#1525
0!
#1550
