v 20110115 2
C 50900 43500 1 90 0 dc_motor-1.sym
{
T 49900 43900 5 10 0 0 90 0 1
device=DC_MOTOR
T 50300 44000 5 10 1 1 90 0 1
refdes=M1
}
N 49200 43100 49200 44200 4
N 49200 43700 49900 43700 4
N 51400 43100 51400 44200 4
N 50900 43700 51400 43700 4
C 50100 46300 1 0 0 vcc-1.sym
N 49200 45800 51400 45800 4
N 50300 46300 50300 45800 4
N 49200 45200 49200 45800 4
N 51400 45800 51400 45200 4
N 48200 44700 48600 44700 4
N 50800 44700 50400 44700 4
N 50400 44700 50400 45400 4
N 45500 45400 50400 45400 4
C 50200 41500 1 0 0 gnd-1.sym
N 49200 42100 49200 41800 4
N 49200 41800 51400 41800 4
N 51400 41800 51400 42100 4
C 44100 43700 1 180 1 4093-1.sym
{
T 44400 41400 5 10 0 0 180 6 1
device=4093
T 44400 42800 5 10 1 1 180 6 1
refdes=U1
T 44400 41200 5 10 0 0 180 6 1
footprint=DIP14
T 44100 43700 5 10 1 1 180 6 1
slot=4
}
C 44200 45900 1 180 1 4093-1.sym
{
T 44500 43600 5 10 0 0 180 6 1
device=4093
T 44500 45000 5 10 1 1 180 6 1
refdes=U1
T 44500 43400 5 10 0 0 180 6 1
footprint=DIP14
T 44200 45900 5 10 1 1 180 6 1
slot=2
}
C 39300 45500 1 180 1 input-1.sym
{
T 39300 45200 5 10 0 0 180 6 1
device=INPUT
T 38800 45500 5 10 1 1 180 6 1
netname=PWM
}
C 48600 42100 1 0 0 npn-3.sym
{
T 49500 42600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49500 42600 5 10 1 1 0 0 1
refdes=Q2
}
C 50800 42100 1 0 0 npn-3.sym
{
T 51700 42600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51700 42600 5 10 1 1 0 0 1
refdes=Q4
}
C 48600 45200 1 180 1 pnp-3.sym
{
T 49500 44700 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 49500 44700 5 10 1 1 180 6 1
refdes=Q1
}
C 50800 45200 1 180 1 pnp-3.sym
{
T 51700 44700 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 51700 44700 5 10 1 1 180 6 1
refdes=Q3
}
N 47600 45400 47600 42600 4
N 47600 42600 48600 42600 4
N 50800 42600 50400 42600 4
N 50400 42600 50400 43200 4
N 45400 43200 50400 43200 4
N 48200 43200 48200 44700 4
C 40600 43700 1 180 1 4093-1.sym
{
T 40900 41400 5 10 0 0 180 6 1
device=4093
T 40900 42800 5 10 1 1 180 6 1
refdes=U1
T 40900 41200 5 10 0 0 180 6 1
footprint=DIP14
T 40600 43700 5 10 1 1 180 6 1
slot=1
}
C 42800 43700 1 180 1 4093-1.sym
{
T 43100 41400 5 10 0 0 180 6 1
device=4093
T 43100 42800 5 10 1 1 180 6 1
refdes=U1
T 43100 41200 5 10 0 0 180 6 1
footprint=DIP14
T 42800 43700 5 10 1 1 180 6 1
slot=3
}
N 44100 43000 44100 43400 4
C 44400 44300 1 90 0 capacitor-1.sym
{
T 43700 44500 5 10 0 0 90 0 1
device=CAPACITOR
T 43900 44500 5 10 1 1 90 0 1
refdes=C1
T 43500 44500 5 10 0 0 90 0 1
symversion=0.1
}
C 43300 45100 1 0 0 resistor-1.sym
{
T 43600 45500 5 10 0 0 0 0 1
device=RESISTOR
T 43500 45400 5 10 1 1 0 0 1
refdes=R1
}
C 44100 44000 1 0 0 gnd-1.sym
C 42700 41800 1 0 0 gnd-1.sym
C 43000 42100 1 90 0 capacitor-1.sym
{
T 42300 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 42500 42300 5 10 1 1 90 0 1
refdes=C2
T 42100 42300 5 10 0 0 90 0 1
symversion=0.1
}
C 41900 42900 1 0 0 resistor-1.sym
{
T 42200 43300 5 10 0 0 0 0 1
device=RESISTOR
T 42100 43200 5 10 1 1 0 0 1
refdes=R2
}
N 42800 43400 41900 43400 4
N 41900 43400 41900 43000 4
N 44200 45600 43300 45600 4
N 43300 45600 43300 45200 4
N 43300 45400 40100 45400 4
N 40100 43200 40100 45400 4
N 40600 43000 40600 43400 4
N 40600 43200 40100 43200 4
