

================================================================
== Vitis HLS Report for 'array_mult_Pipeline_ROWS_LOOP'
================================================================
* Date:           Fri Jan 30 10:34:20 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        array_mult
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   30|   30|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ROWS_LOOP  |       31|       31|        12|          5|          1|     5|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    750|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|     825|    250|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    497|    -|
|Register         |        -|    -|    1026|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|    1851|   1497|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  15|  825| 250|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_445_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln39_11_fu_592_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_12_fu_570_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_13_fu_575_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_15_fu_602_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_16_fu_581_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_17_fu_587_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_19_fu_624_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_1_fu_487_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln39_20_fu_612_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_21_fu_618_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln39_2_fu_497_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln39_3_fu_549_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln39_4_fu_527_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln39_5_fu_532_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln39_7_fu_560_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln39_8_fu_538_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln39_9_fu_543_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln39_fu_517_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln40_fu_507_p2         |         +|   0|  0|  13|           5|           3|
    |mul_i_i250_fu_467_p2       |         +|   0|  0|  14|           6|           6|
    |mult_acc_data_1_fu_565_p2  |         +|   0|  0|  32|          32|          32|
    |mult_acc_data_2_fu_597_p2  |         +|   0|  0|  32|          32|          32|
    |mult_acc_data_3_fu_607_p2  |         +|   0|  0|  32|          32|          32|
    |mult_acc_data_4_fu_629_p2  |         +|   0|  0|  32|          32|          32|
    |mult_acc_data_fu_554_p2    |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_439_p2        |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 750|         683|         670|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    3|          6|
    |grp_fu_383_p0                     |  31|          6|   32|        192|
    |grp_fu_383_p1                     |  31|          6|   32|        192|
    |grp_fu_387_p0                     |  25|          5|   32|        160|
    |grp_fu_387_p1                     |  31|          6|   32|        192|
    |grp_fu_391_p0                     |  20|          4|   32|        128|
    |grp_fu_391_p1                     |  31|          6|   32|        192|
    |grp_fu_395_p0                     |  25|          5|   32|        160|
    |grp_fu_395_p1                     |  31|          6|   32|        192|
    |grp_fu_399_p0                     |  31|          6|   32|        192|
    |grp_fu_399_p1                     |  31|          6|   32|        192|
    |i_1_fu_122                        |   9|          2|    3|          6|
    |in_a_store_data_address0_local    |  20|          4|    5|         20|
    |in_a_store_data_address1_local    |  14|          3|    5|         15|
    |result_TDATA                      |  31|          6|   32|        192|
    |result_TDATA_blk_n                |   9|          2|    1|          2|
    |result_TKEEP                      |  14|          3|    4|         12|
    |result_TLAST                      |  14|          3|    1|          3|
    |result_TSTRB                      |  14|          3|    4|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 497|        100|  384|       2076|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln39_13_reg_941                |  32|   0|   32|          0|
    |add_ln39_17_reg_946                |  32|   0|   32|          0|
    |add_ln39_21_reg_961                |  32|   0|   32|          0|
    |add_ln39_5_reg_906                 |  32|   0|   32|          0|
    |add_ln39_9_reg_911                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_1_fu_122                         |   3|   0|    3|          0|
    |icmp_ln30_reg_766                  |   1|   0|    1|          0|
    |icmp_ln30_reg_766_pp0_iter1_reg    |   1|   0|    1|          0|
    |in_a_store_data_load_1_reg_835     |  32|   0|   32|          0|
    |in_a_store_data_load_2_reg_814     |  32|   0|   32|          0|
    |in_a_store_data_load_3_reg_822     |  32|   0|   32|          0|
    |in_a_store_data_load_4_reg_843     |  32|   0|   32|          0|
    |in_a_store_data_load_reg_783       |  32|   0|   32|          0|
    |mul_ln39_11_reg_886                |  32|   0|   32|          0|
    |mul_ln39_12_reg_851                |  32|   0|   32|          0|
    |mul_ln39_17_reg_856                |  32|   0|   32|          0|
    |mul_ln39_18_reg_916                |  32|   0|   32|          0|
    |mul_ln39_1_reg_866                 |  32|   0|   32|          0|
    |mul_ln39_22_reg_861                |  32|   0|   32|          0|
    |mul_ln39_22_reg_861_pp0_iter1_reg  |  32|   0|   32|          0|
    |mul_ln39_4_reg_871                 |  32|   0|   32|          0|
    |mul_ln39_6_reg_876                 |  32|   0|   32|          0|
    |mul_ln39_9_reg_881                 |  32|   0|   32|          0|
    |mult_acc_data_1_reg_936            |  32|   0|   32|          0|
    |mult_acc_data_2_reg_951            |  32|   0|   32|          0|
    |mult_acc_data_3_reg_956            |  32|   0|   32|          0|
    |mult_acc_data_4_reg_966            |  32|   0|   32|          0|
    |mult_acc_keep_reg_926              |   4|   0|    4|          0|
    |mult_acc_last_reg_921              |   1|   0|    1|          0|
    |mult_acc_strb_reg_931              |   4|   0|    4|          0|
    |reg_403                            |  32|   0|   32|          0|
    |reg_407                            |  32|   0|   32|          0|
    |reg_411                            |  32|   0|   32|          0|
    |reg_415                            |  32|   0|   32|          0|
    |reg_419                            |  32|   0|   32|          0|
    |reg_423                            |  32|   0|   32|          0|
    |reg_427                            |  32|   0|   32|          0|
    |trunc_ln40_reg_770                 |   5|   0|    5|          0|
    |zext_ln40_1_reg_802                |   5|   0|   64|         59|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1026|   0| 1085|         59|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_ROWS_LOOP|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_ROWS_LOOP|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  array_mult_Pipeline_ROWS_LOOP|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_ROWS_LOOP|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_ROWS_LOOP|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  array_mult_Pipeline_ROWS_LOOP|  return value|
|result_TREADY             |   in|    1|        axis|                result_V_data_V|       pointer|
|result_TDATA              |  out|   32|        axis|                result_V_data_V|       pointer|
|in_a_store_last_address0  |  out|    5|   ap_memory|                in_a_store_last|         array|
|in_a_store_last_ce0       |  out|    1|   ap_memory|                in_a_store_last|         array|
|in_a_store_last_q0        |   in|    1|   ap_memory|                in_a_store_last|         array|
|in_a_store_keep_address0  |  out|    5|   ap_memory|                in_a_store_keep|         array|
|in_a_store_keep_ce0       |  out|    1|   ap_memory|                in_a_store_keep|         array|
|in_a_store_keep_q0        |   in|    4|   ap_memory|                in_a_store_keep|         array|
|in_a_store_strb_address0  |  out|    5|   ap_memory|                in_a_store_strb|         array|
|in_a_store_strb_ce0       |  out|    1|   ap_memory|                in_a_store_strb|         array|
|in_a_store_strb_q0        |   in|    4|   ap_memory|                in_a_store_strb|         array|
|in_a_store_data_address0  |  out|    5|   ap_memory|                in_a_store_data|         array|
|in_a_store_data_ce0       |  out|    1|   ap_memory|                in_a_store_data|         array|
|in_a_store_data_q0        |   in|   32|   ap_memory|                in_a_store_data|         array|
|in_a_store_data_address1  |  out|    5|   ap_memory|                in_a_store_data|         array|
|in_a_store_data_ce1       |  out|    1|   ap_memory|                in_a_store_data|         array|
|in_a_store_data_q1        |   in|   32|   ap_memory|                in_a_store_data|         array|
|in_b_load_3               |   in|   32|     ap_none|                    in_b_load_3|        scalar|
|in_b_load_4               |   in|   32|     ap_none|                    in_b_load_4|        scalar|
|in_b_load                 |   in|   32|     ap_none|                      in_b_load|        scalar|
|in_b_load_2               |   in|   32|     ap_none|                    in_b_load_2|        scalar|
|in_b_load_1               |   in|   32|     ap_none|                    in_b_load_1|        scalar|
|result_TVALID             |  out|    1|        axis|                result_V_last_V|       pointer|
|result_TLAST              |  out|    1|        axis|                result_V_last_V|       pointer|
|result_TKEEP              |  out|    4|        axis|                result_V_keep_V|       pointer|
|result_TSTRB              |  out|    4|        axis|                result_V_strb_V|       pointer|
|in_b_load_8               |   in|   32|     ap_none|                    in_b_load_8|        scalar|
|in_b_load_9               |   in|   32|     ap_none|                    in_b_load_9|        scalar|
|in_b_load_5               |   in|   32|     ap_none|                    in_b_load_5|        scalar|
|in_b_load_7               |   in|   32|     ap_none|                    in_b_load_7|        scalar|
|in_b_load_6               |   in|   32|     ap_none|                    in_b_load_6|        scalar|
|in_b_load_13              |   in|   32|     ap_none|                   in_b_load_13|        scalar|
|in_b_load_14              |   in|   32|     ap_none|                   in_b_load_14|        scalar|
|in_b_load_10              |   in|   32|     ap_none|                   in_b_load_10|        scalar|
|in_b_load_12              |   in|   32|     ap_none|                   in_b_load_12|        scalar|
|in_b_load_11              |   in|   32|     ap_none|                   in_b_load_11|        scalar|
|in_b_load_18              |   in|   32|     ap_none|                   in_b_load_18|        scalar|
|in_b_load_19              |   in|   32|     ap_none|                   in_b_load_19|        scalar|
|in_b_load_15              |   in|   32|     ap_none|                   in_b_load_15|        scalar|
|in_b_load_17              |   in|   32|     ap_none|                   in_b_load_17|        scalar|
|in_b_load_16              |   in|   32|     ap_none|                   in_b_load_16|        scalar|
|in_b_load_23              |   in|   32|     ap_none|                   in_b_load_23|        scalar|
|in_b_load_24              |   in|   32|     ap_none|                   in_b_load_24|        scalar|
|in_b_load_20              |   in|   32|     ap_none|                   in_b_load_20|        scalar|
|in_b_load_22              |   in|   32|     ap_none|                   in_b_load_22|        scalar|
|in_b_load_21              |   in|   32|     ap_none|                   in_b_load_21|        scalar|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

