{"vcs1":{"timestamp_begin":1678140982.535832480, "rt":0.60, "ut":0.12, "st":0.12}}
{"vcselab":{"timestamp_begin":1678140983.172874255, "rt":0.68, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1678140983.878772900, "rt":0.39, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678140982.243481116}
{"VCS_COMP_START_TIME": 1678140982.243481116}
{"VCS_COMP_END_TIME": 1678140984.792371610}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 337932}}
{"stitch_vcselab": {"peak_mem": 238992}}
