

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_34_2'
================================================================
* Date:           Mon Oct 16 16:29:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46|  0.690 us|  0.690 us|   46|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_2  |       44|       44|        22|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       62|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     29|      854|     2481|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      433|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     29|     1287|     2629|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U89  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  343|   708|    0|
    |ddiv_64ns_64ns_64_9_no_dsp_1_U90    |ddiv_64ns_64ns_64_9_no_dsp_1    |        0|   0|    0|     0|    0|
    |dexp_64ns_64ns_64_6_full_dsp_1_U91  |dexp_64ns_64ns_64_6_full_dsp_1  |        0|  26|  511|  1773|    0|
    |fpext_32ns_64_1_no_dsp_1_U88        |fpext_32ns_64_1_no_dsp_1        |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U87      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|    0|     0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                               |                                |        0|  29|  854|  2481|    0|
    +------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_136_p2                |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_130_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_fu_153_p2                |       xor|   0|  0|  33|          32|          33|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|          46|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter21  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c        |   9|          2|    5|         10|
    |gmem1_blk_n_R             |   9|          2|    1|          2|
    |gmem2_blk_n_W             |   9|          2|    1|          2|
    |y_pos_fu_64               |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   14|         28|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add33_i_reg_208                    |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv34_i_reg_223                   |  32|   0|   32|          0|
    |conv_i_reg_198                     |  64|   0|   64|          0|
    |div_i1_reg_213                     |  64|   0|   64|          0|
    |gmem1_addr_read_reg_193            |  32|   0|   32|          0|
    |icmp_ln34_reg_189                  |   1|   0|    1|          0|
    |tmp_reg_203                        |  64|   0|   64|          0|
    |y_pos_fu_64                        |   5|   0|    5|          0|
    |icmp_ln34_reg_189                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 433|  32|  370|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_34_2|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                   gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                   gmem2|       pointer|
|sext_ln34_1           |   in|   62|     ap_none|                             sext_ln34_1|        scalar|
|sext_ln34             |   in|   62|     ap_none|                               sext_ln34|        scalar|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_pos = alloca i32 1"   --->   Operation 25 'alloca' 'y_pos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 26 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln34_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34_1"   --->   Operation 27 'read' 'sext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 28 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln34_1_cast = sext i62 %sext_ln34_1_read"   --->   Operation 29 'sext' 'sext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_50, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_49, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %y_pos"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_35_3.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c = load i5 %y_pos" [kernel_stage0.cpp:34]   --->   Operation 34 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln34 = icmp_eq  i5 %c, i5 24" [kernel_stage0.cpp:34]   --->   Operation 35 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln34 = add i5 %c, i5 1" [kernel_stage0.cpp:34]   --->   Operation 36 'add' 'add_ln34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_35_3.i.split, void %_Z7SigmoidPfS_Pi.exit.exitStub" [kernel_stage0.cpp:34]   --->   Operation 37 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln34 = store i5 %add_ln34, i5 %y_pos" [kernel_stage0.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln34_cast" [kernel_stage0.cpp:34]   --->   Operation 39 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (10.9ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr" [kernel_stage0.cpp:38]   --->   Operation 40 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln34)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.62>
ST_3 : Operation 41 [1/1] (0.21ns)   --->   "%xor_ln39 = xor i32 %gmem1_addr_read, i32 2147483648" [kernel_stage0.cpp:39]   --->   Operation 41 'xor' 'xor_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %xor_ln39" [kernel_stage0.cpp:39]   --->   Operation 42 'bitcast' 'bitcast_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (6.41ns)   --->   "%conv_i = fpext i32 %bitcast_ln39_1" [kernel_stage0.cpp:39]   --->   Operation 43 'fpext' 'conv_i' <Predicate = (!icmp_ln34)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.35>
ST_4 : Operation 44 [6/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 44 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.35>
ST_5 : Operation 45 [5/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 45 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.35>
ST_6 : Operation 46 [4/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 46 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.35>
ST_7 : Operation 47 [3/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 47 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.35>
ST_8 : Operation 48 [2/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 48 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.35>
ST_9 : Operation 49 [1/6] (9.35ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [kernel_stage0.cpp:39]   --->   Operation 49 'dexp' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 9.35> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 5> <II = 1> <Delay = 9.35> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.50>
ST_10 : Operation 50 [2/2] (8.50ns)   --->   "%add33_i = dadd i64 %tmp, i64 1" [kernel_stage0.cpp:39]   --->   Operation 50 'dadd' 'add33_i' <Predicate = (!icmp_ln34)> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.50>
ST_11 : Operation 51 [1/2] (8.50ns)   --->   "%add33_i = dadd i64 %tmp, i64 1" [kernel_stage0.cpp:39]   --->   Operation 51 'dadd' 'add33_i' <Predicate = (!icmp_ln34)> <Delay = 8.50> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.82>
ST_12 : Operation 52 [9/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 52 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 9.82>
ST_13 : Operation 53 [8/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 53 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.82>
ST_14 : Operation 54 [7/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 54 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.82>
ST_15 : Operation 55 [6/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 55 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.82>
ST_16 : Operation 56 [5/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 56 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.82>
ST_17 : Operation 57 [4/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 57 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.82>
ST_18 : Operation 58 [3/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 58 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.82>
ST_19 : Operation 59 [2/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 59 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 9.82>
ST_20 : Operation 60 [1/9] (9.82ns)   --->   "%div_i1 = ddiv i64 1, i64 %add33_i" [kernel_stage0.cpp:39]   --->   Operation 60 'ddiv' 'div_i1' <Predicate = (!icmp_ln34)> <Delay = 9.82> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 8> <II = 1> <Delay = 9.82> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.60>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln34_1_cast" [kernel_stage0.cpp:34]   --->   Operation 63 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (7.60ns)   --->   "%conv34_i = fptrunc i64 %div_i1" [kernel_stage0.cpp:39]   --->   Operation 66 'fptrunc' 'conv34_i' <Predicate = (!icmp_ln34)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 10.9>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [kernel_stage0.cpp:34]   --->   Operation 67 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %conv34_i" [kernel_stage0.cpp:39]   --->   Operation 68 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (10.9ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %bitcast_ln39, i4 15" [kernel_stage0.cpp:39]   --->   Operation 69 'write' 'write_ln39' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_35_3.i" [kernel_stage0.cpp:34]   --->   Operation 70 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln34_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_pos             (alloca           ) [ 01000000000000000000000]
sext_ln34_read    (read             ) [ 00000000000000000000000]
sext_ln34_1_read  (read             ) [ 00000000000000000000000]
sext_ln34_cast    (sext             ) [ 01100000000000000000000]
sext_ln34_1_cast  (sext             ) [ 01111111111111111111110]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000]
c                 (load             ) [ 00000000000000000000000]
icmp_ln34         (icmp             ) [ 01111111111111111111110]
add_ln34          (add              ) [ 00000000000000000000000]
br_ln34           (br               ) [ 00000000000000000000000]
store_ln34        (store            ) [ 00000000000000000000000]
gmem1_addr        (getelementptr    ) [ 00000000000000000000000]
gmem1_addr_read   (read             ) [ 01010000000000000000000]
xor_ln39          (xor              ) [ 00000000000000000000000]
bitcast_ln39_1    (bitcast          ) [ 00000000000000000000000]
conv_i            (fpext            ) [ 01001111110000000000000]
tmp               (dexp             ) [ 01000000001100000000000]
add33_i           (dadd             ) [ 01000000000011111111100]
div_i1            (ddiv             ) [ 01000000000000000000010]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
gmem2_addr        (getelementptr    ) [ 01000000000000000000001]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000]
conv34_i          (fptrunc          ) [ 01000000000000000000001]
specloopname_ln34 (specloopname     ) [ 00000000000000000000000]
bitcast_ln39      (bitcast          ) [ 00000000000000000000000]
write_ln39        (write            ) [ 00000000000000000000000]
br_ln34           (br               ) [ 00000000000000000000000]
ret_ln0           (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln34_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln34">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="y_pos_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_pos/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln34_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln34_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln34_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="62" slack="0"/>
<pin id="76" dir="0" index="1" bw="62" slack="0"/>
<pin id="77" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln34_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="gmem1_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln39_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="0" index="3" bw="1" slack="0"/>
<pin id="90" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/22 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv34_i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv34_i/21 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add33_i/10 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="1"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i1/12 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln34_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln34_1_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln34_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln34_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln34_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem1_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln39_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bitcast_ln39_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="gmem2_addr_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="20"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/21 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bitcast_ln39_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/22 "/>
</bind>
</comp>

<comp id="172" class="1005" name="y_pos_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_pos "/>
</bind>
</comp>

<comp id="179" class="1005" name="sext_ln34_cast_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_cast "/>
</bind>
</comp>

<comp id="184" class="1005" name="sext_ln34_1_cast_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="20"/>
<pin id="186" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="sext_ln34_1_cast "/>
</bind>
</comp>

<comp id="189" class="1005" name="icmp_ln34_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="193" class="1005" name="gmem1_addr_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="conv_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="208" class="1005" name="add33_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add33_i "/>
</bind>
</comp>

<comp id="213" class="1005" name="div_i1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="gmem2_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="conv34_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv34_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="74" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="147" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="175"><net_src comp="64" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="182"><net_src comp="114" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="187"><net_src comp="118" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="192"><net_src comp="130" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="80" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="201"><net_src comp="96" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="206"><net_src comp="109" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="211"><net_src comp="99" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="216"><net_src comp="104" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="221"><net_src comp="163" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="226"><net_src comp="93" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {22 }
	Port: gmem1 | {}
 - Input state : 
	Port: kernel_stage0_Pipeline_VITIS_LOOP_34_2 : gmem2 | {}
	Port: kernel_stage0_Pipeline_VITIS_LOOP_34_2 : gmem1 | {2 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_34_2 : sext_ln34_1 | {1 }
	Port: kernel_stage0_Pipeline_VITIS_LOOP_34_2 : sext_ln34 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		c : 1
		icmp_ln34 : 2
		add_ln34 : 2
		br_ln34 : 3
		store_ln34 : 3
	State 2
		gmem1_addr_read : 1
	State 3
		conv_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		write_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dexp   |          grp_fu_109         |    26   |   511   |   1773  |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_99          |    3    |   343   |   708   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln39_fu_153       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln34_fu_136       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln34_fu_130      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |  sext_ln34_read_read_fu_68  |    0    |    0    |    0    |
|   read   | sext_ln34_1_read_read_fu_74 |    0    |    0    |    0    |
|          |  gmem1_addr_read_read_fu_80 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln39_write_fu_85   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |        conv34_i_fu_93       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |         conv_i_fu_96        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   ddiv   |          grp_fu_104         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |    sext_ln34_cast_fu_114    |    0    |    0    |    0    |
|          |   sext_ln34_1_cast_fu_118   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    29   |   854   |   2534  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     add33_i_reg_208    |   64   |
|    conv34_i_reg_223    |   32   |
|     conv_i_reg_198     |   64   |
|     div_i1_reg_213     |   64   |
| gmem1_addr_read_reg_193|   32   |
|   gmem2_addr_reg_218   |   32   |
|    icmp_ln34_reg_189   |    1   |
|sext_ln34_1_cast_reg_184|   64   |
| sext_ln34_cast_reg_179 |   64   |
|       tmp_reg_203      |   64   |
|      y_pos_reg_172     |    5   |
+------------------------+--------+
|          Total         |   486  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   29   |   854  |  2534  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   486  |    -   |
+-----------+--------+--------+--------+
|   Total   |   29   |  1340  |  2534  |
+-----------+--------+--------+--------+
