{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673505067578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673505067579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 12 09:31:07 2023 " "Processing started: Thu Jan 12 09:31:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673505067579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505067579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505067579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673505068086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(3) " "Verilog HDL Declaration information at singlepath_plode.v(3): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673505076659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(3) " "Verilog HDL Declaration information at singlepath_plode.v(3): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673505076660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_testbench " "Found entity 1: HightoLow_testbench" {  } { { "HightoLow_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_control " "Found entity 1: HightoLow_control" {  } { { "HightoLow_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow " "Found entity 1: HightoLow" {  } { { "HightoLow.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076669 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "singlepath_plode_wrapper.v(58) " "Verilog HDL syntax warning at singlepath_plode_wrapper.v(58): extra block comment delimiter characters /* within block comment" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 58 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1673505076671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250 " "Found entity 1: pll250" {  } { { "pll250.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250/pll250_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250_0002 " "Found entity 1: pll250_0002" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_5n " "Found entity 1: singlepath_1_5n" {  } { { "singlepath_1_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_10 " "Found entity 1: singlepath_1_10" {  } { { "singlepath_1_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_20 " "Found entity 1: singlepath_1_20" {  } { { "singlepath_1_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_50 " "Found entity 1: singlepath_1_50" {  } { { "singlepath_1_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_100 " "Found entity 1: singlepath_1_100" {  } { { "singlepath_1_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2 " "Found entity 1: singlepath_2" {  } { { "singlepath_2.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_5n " "Found entity 1: singlepath_2_5n" {  } { { "singlepath_2_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_10 " "Found entity 1: singlepath_2_10" {  } { { "singlepath_2_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_20 " "Found entity 1: singlepath_2_20" {  } { { "singlepath_2_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_50 " "Found entity 1: singlepath_2_50" {  } { { "singlepath_2_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_100 " "Found entity 1: singlepath_2_100" {  } { { "singlepath_2_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3 " "Found entity 1: singlepath_3" {  } { { "singlepath_3.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_5.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_5 " "Found entity 1: singlepath_3_5" {  } { { "singlepath_3_5.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_10 " "Found entity 1: singlepath_3_10" {  } { { "singlepath_3_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_20 " "Found entity 1: singlepath_3_20" {  } { { "singlepath_3_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_50 " "Found entity 1: singlepath_3_50" {  } { { "singlepath_3_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_100 " "Found entity 1: singlepath_3_100" {  } { { "singlepath_3_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1 " "Found entity 1: spypath_3_1" {  } { { "spypath_3_1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_5n " "Found entity 1: spypath_3_1_5n" {  } { { "spypath_3_1_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_10.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_10 " "Found entity 1: spypath_3_1_10" {  } { { "spypath_3_1_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_20.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_20 " "Found entity 1: spypath_3_1_20" {  } { { "spypath_3_1_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_50.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_50 " "Found entity 1: spypath_3_1_50" {  } { { "spypath_3_1_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_100.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_100 " "Found entity 1: spypath_3_1_100" {  } { { "spypath_3_1_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2 " "Found entity 1: spypath_3_2" {  } { { "spypath_3_2.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_5n " "Found entity 1: spypath_3_2_5n" {  } { { "spypath_3_2_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_10 " "Found entity 1: spypath_3_2_10" {  } { { "spypath_3_2_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_20.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_20 " "Found entity 1: spypath_3_2_20" {  } { { "spypath_3_2_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_50.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_50 " "Found entity 1: spypath_3_2_50" {  } { { "spypath_3_2_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_100.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_100 " "Found entity 1: spypath_3_2_100" {  } { { "spypath_3_2_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_34 " "Found entity 1: not3_34" {  } { { "not3_34.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_5.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_34_5n " "Found entity 1: not3_34_5n" {  } { { "not3_34_5.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_10.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_34_10 " "Found entity 1: not3_34_10" {  } { { "not3_34_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_20.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_34_20 " "Found entity 1: not3_34_20" {  } { { "not3_34_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_50.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_34_50 " "Found entity 1: not3_34_50" {  } { { "not3_34_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_100.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_34_100 " "Found entity 1: not3_34_100" {  } { { "not3_34_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipath.v 1 1 " "Found 1 design units, including 1 entities, in source file multipath.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipath " "Found entity 1: multipath" {  } { { "multipath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/multipath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673505076729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505076729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV.v(40) " "Verilog HDL Implicit Net warning at DE0_CV.v(40): created implicit net for \"rst\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673505076781 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(27) " "Output port \"SD_CLK\" at DE0_CV.v(27) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673505076875 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll250_0002 pll250_0002:pll250_inst " "Elaborating entity \"pll250_0002\" for hierarchy \"pll250_0002:pll250_inst\"" {  } { { "DE0_CV.v" "pll250_inst" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "altera_pll_i" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076910 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1673505076911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673505076912 ""}  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673505076912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_1_20 LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path " "Elaborating entity \"singlepath_1_20\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\"" {  } { { "delay_datapath.v" "path" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_plode LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0 " "Elaborating entity \"singlepath_plode\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\"" {  } { { "singlepath_1_20.v" "p0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505076987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505077022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505077061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505077738 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673505078966 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673505078989 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673505078989 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673505078989 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673505078989 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673505078989 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1673505078989 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1673505078989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673505079332 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673505079332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673505079417 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p19\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w18 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w18\"" {  } { { "singlepath_1_20.v" "w18" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p18\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w17 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w17\"" {  } { { "singlepath_1_20.v" "w17" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p17\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w16 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w16\"" {  } { { "singlepath_1_20.v" "w16" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p16\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w15 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w15\"" {  } { { "singlepath_1_20.v" "w15" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p15\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w14 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w14\"" {  } { { "singlepath_1_20.v" "w14" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p14\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w13 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w13\"" {  } { { "singlepath_1_20.v" "w13" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p13\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w12 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w12\"" {  } { { "singlepath_1_20.v" "w12" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p12\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w11 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w11\"" {  } { { "singlepath_1_20.v" "w11" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p11\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w10 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w10\"" {  } { { "singlepath_1_20.v" "w10" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p10\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w9 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w9\"" {  } { { "singlepath_1_20.v" "w9" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p9\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w8 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w8\"" {  } { { "singlepath_1_20.v" "w8" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p8\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w7 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w7\"" {  } { { "singlepath_1_20.v" "w7" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p7\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w6 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w6\"" {  } { { "singlepath_1_20.v" "w6" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p6\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w5 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w5\"" {  } { { "singlepath_1_20.v" "w5" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p5\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w4 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w4\"" {  } { { "singlepath_1_20.v" "w4" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p4\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w3 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w3\"" {  } { { "singlepath_1_20.v" "w3" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p3\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w2 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w2\"" {  } { { "singlepath_1_20.v" "w2" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p2\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w1 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w1\"" {  } { { "singlepath_1_20.v" "w1" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N411~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p1\|N411~buf0\"" {  } { { "singlepath_plode.v" "N411~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|w0\"" {  } { { "singlepath_1_20.v" "w0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|GND~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|GND~buf0\"" {  } { { "singlepath_plode.v" "GND~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|VCC~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|VCC~buf0\"" {  } { { "singlepath_plode.v" "VCC~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N8056 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N8056\"" {  } { { "singlepath_plode.v" "N8056" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N8040 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N8040\"" {  } { { "singlepath_plode.v" "N8040" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N8022 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N8022\"" {  } { { "singlepath_plode.v" "N8022" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7968\"" {  } { { "singlepath_plode.v" "N7968" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7898\"" {  } { { "singlepath_plode.v" "N7898" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7834\"" {  } { { "singlepath_plode.v" "N7834" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7770\"" {  } { { "singlepath_plode.v" "N7770" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N7587\"" {  } { { "singlepath_plode.v" "N7587" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N1872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_1_20:path\|singlepath_plode:p0\|N1872\"" {  } { { "singlepath_plode.v" "N1872" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505079699 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1673505079699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll250 6 " "Ignored 6 assignments for entity \"pll250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1673505079726 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1673505079726 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1673505079726 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1673505079726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505079764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673505080197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673505080197 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1673505080253 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1673505080253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673505080332 "|DE0_CV|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673505080332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1423 " "Implemented 1423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673505080338 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673505080338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1673505080338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1355 " "Implemented 1355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673505080338 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1673505080338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673505080338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673505080387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 09:31:20 2023 " "Processing ended: Thu Jan 12 09:31:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673505080387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673505080387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673505080387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673505080387 ""}
