Running: H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o H:/labs/OExp07-PCPU/top_isim_beh.exe -prj H:/labs/OExp07-PCPU/top_beh.prj work.top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/RF.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/PC.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/PASSBY.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/NPC.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/mux.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/MEM_WB.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/load_use_hazard.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/LOAD.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/IF_ID.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/ID_EX.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/EX_MEM.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/EXT.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/ctrl.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/BE.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/ALU32.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/ipcore_dir/ROM_D.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/SSeg7_Dev_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/SPIO_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/SEnter_2_32_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/SAnti_jitter_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/Multi_8CH32_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/MIO_BUS_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/Counter_3_IO.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/IO/clk_div.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/CPU/mips.v" into library work
Analyzing Verilog file "H:/labs/OExp07-PCPU/top.v" into library work
Analyzing Verilog file "H:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "H:/labs/OExp07-PCPU/CPU/mips.v" Line 129: Port Flush is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module IF_ID
Compiling module mux(number=4,sigwid=2,width=5,wi...
Compiling module RF
Compiling module EXT
Compiling module mux(width=1,width_y=1)
Compiling module ID_EX
Compiling module load_use_hazard
Compiling module mux(number=4,sigwid=2)
Compiling module alu
Compiling module EX_MEM
Compiling module NPC
Compiling module PASSBY
Compiling module BE
Compiling module LOAD_EXT
Compiling module MEM_WB
Compiling module ctrl
Compiling module mips
Compiling module MIO_BUS
Compiling module SEnter_2_32
Compiling module Multi_8CH32
Compiling module SSeg7_Dev
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="kint...
Compiling module ROM_D
Compiling module SAnti_jitter
Compiling module SPIO
Compiling module clk_div
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module RAM_B
Compiling module Counter_x
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
Compiled 35 Verilog Units
Built simulation executable H:/labs/OExp07-PCPU/top_isim_beh.exe
Fuse Memory Usage: 34720 KB
Fuse CPU Usage: 1078 ms
