# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Processor_TB_time_impl.v" \
"../../../../../test4.srcs/sim_1/new/Processor_TB.v" \

# Do not sort compile order
nosort
