                         Chronologic VCS (TM)
      Version T-2022.06-SP2-1_Full64 -- Tue Jun 17 22:21:33 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Warning : License for product VCS-BASE-COMPILE(946) will expire within 2 days, on: 18-jun-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Parsing design file '../FPAddSub.sv'
Parsing design file '../FPAddSub_AlignModule.sv'
Parsing design file '../FPAddSub_AlignShift1.sv'
Parsing design file '../FPAddSub_AlignShift2.sv'
Parsing design file '../FPAddSub_ExceptionModule.sv'
Parsing design file '../FPAddSub_ExecutionModule.sv'
Parsing design file '../FPAddSub_NormalizeModule.sv'

Warning-[DCTTSW] Decimal constant truncated
  Constant '8' is truncated to 3 bits: 0.
  "../FPAddSub_NormalizeModule.sv", 28
  Source info:         else begin Shift = 3'd8;  Mmin = Sum << 3'd8; end


Warning-[DCTTSW] Decimal constant truncated
  Constant '8' is truncated to 3 bits: 0.
  "../FPAddSub_NormalizeModule.sv", 28
  Source info:         else begin Shift = 3'd8;  Mmin = Sum << 3'd8; end

Parsing design file '../FPAddSub_NormalizeShift1.sv'
Parsing design file '../FPAddSub_NormalizeShift2.sv'
Parsing design file '../FPAddSub_PrealignModule.sv'
Parsing design file '../FPAddSub_RoundModule.sv'
Parsing design file '../FPAddSub_tb.sv'
Top Level Modules:
       FPMult_tb_fp8_no_exceptions
TimeScale is 1 ns / 1 ps

Warning-[IWNF] Implicit wire has no fanin
../FPAddSub.sv, 126
  Implicit wire 'sum' does not have any driver, please make sure this is 
  intended.


Warning-[IWNF] Implicit wire has no fanin
../FPAddSub.sv, 126
  Implicit wire 'Cexp' does not have any driver, please make sure this is 
  intended.


Warning-[IWNF] Implicit wire has no fanin
../FPAddSub.sv, 133
  Implicit wire 'G' does not have any driver, please make sure this is 
  intended.


Warning-[PCWM-W] Port connection width mismatch
../FPAddSub.sv, 124
"FPAddSub_NormalizeShift2 NormalizeShift2(sum, Cexp, Shift_2, NormM, NormE, ZeroSum, NegE, R, S, FG);"
  The following 1-bit expression is connected to 9-bit port "PSSum" of module 
  "FPAddSub_NormalizeShift2", instance "NormalizeShift2".
  Expression: sum
  Instantiated module defined at: "../FPAddSub_NormalizeShift2.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../FPAddSub.sv, 124
"FPAddSub_NormalizeShift2 NormalizeShift2(sum, Cexp, Shift_2, NormM, NormE, ZeroSum, NegE, R, S, FG);"
  The following 1-bit expression is connected to 3-bit port "CExp" of module 
  "FPAddSub_NormalizeShift2", instance "NormalizeShift2".
  Expression: Cexp
  Instantiated module defined at: "../FPAddSub_NormalizeShift2.sv", 3
  Use +lint=PCWM for more details.

Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module FPMult_tb_fp8_no_exceptions
Warning : License for product VCS-BASE-COMPILE(946) will expire within 2 days, on: 18-jun-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
/usr/local2/synopsys/vcs_2022.06/bin/vcs: line 34601: 199876 Segmentation fault      (core dumped) ${TOOL_HOME}/bin/cfs_ident_exec -f ${XML_INPUT_EXE} -o "${fsearchDir}/idents_tapi.xml" -o_SrcFile "${dirSrcFiles}/src_files_c" ${all_dyn_libs} > tapi_xml_writer.log
make[1]: Entering directory '/home/a24541_asu/ADDV/lab3/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/local2/synopsys/vcs_2022.06/linux64/lib -L/usr/local2/synopsys/vcs_2022.06/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _199720_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/local2/synopsys/vcs_2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/local2/synopsys/vcs_2022.06/linux64/lib/vcs_save_restore_new.o /usr/local2/synopsys/verdi_2022.06/verdi/T-2022.06-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/a24541_asu/ADDV/lab3/sim/csrc'
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP2-1_Full64; Runtime version T-2022.06-SP2-1_Full64;  Jun 17 22:21 2025
Warning : License for product VCS-BASE-RUNTIME(947) will expire within 2 days, on: 18-jun-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
=== SystemVerilog FP8 Multiply Testbench (No Exceptions) ===
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06-SP2-1, Linux x86_64/64bit, 01/12/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Test 1: 1.0 + 1.0 = 2.0: a = 00110000, b = 00110000 -> result = 0xxx000x (expected = 01000000) ❌ FAIL
Test 2: 1.0 - 1.0 = 0.0: a = 00111000, b = 00111000 -> result = 0xxx000x (expected = 00000000) ❌ FAIL
Test 3: 1.5 + 2.0 = 3.5: a = 00111000, b = 01000000 -> result = 0xxx000x (expected = 01001100) ❌ FAIL
=== DONE ===
$finish called from file "../FPAddSub_tb.sv", line 90.
$finish at simulation time                 3000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3000 ps
CPU Time:      0.190 seconds;       Data structure size:   0.0Mb
Tue Jun 17 22:21:36 2025
CPU time: .222 seconds to compile + .147 seconds to elab + .261 seconds to link + .216 seconds in simulation
