# Digital-Clock-in-Spartan-6-FPGA
Digital Clock coded in Verilog. Simulated in iverilog. Implemented on Xilinx Spartan 6 FPGA and seven segment display.
