; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused__to_copy_abs_add_div_exp_lift_fresh_log1p_mul_sign_sub_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 256, !dbg !14
  %10 = sext i32 %8 to i64, !dbg !15
  %11 = getelementptr float, ptr addrspace(1) %0, i64 %10, !dbg !15
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %11, i1 %9) #2, !dbg !16
  %13 = bitcast i32 %12 to float, !dbg !16
  %14 = tail call float @llvm.fabs.f32(float %13), !dbg !17
  %15 = fmul float %14, 6.300000e+01, !dbg !18
  %16 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not.i = icmp eq i32 %16, 0, !dbg !19
  %17 = tail call float @llvm.nvvm.add.rz.ftz.f(float %15, float 1.000000e+00) #2, !dbg !19
  %18 = tail call float @llvm.nvvm.add.rz.f(float %15, float 1.000000e+00) #2, !dbg !19
  %.01.i = select i1 %.not.i, float %18, float %17, !dbg !19
  %19 = bitcast float %.01.i to i32, !dbg !19
  %20 = add i32 %19, -1061158912, !dbg !19
  %21 = and i32 %20, -8388608, !dbg !19
  %22 = bitcast float %15 to i32, !dbg !19
  %23 = sub i32 %22, %21, !dbg !19
  %24 = bitcast i32 %23 to float, !dbg !19
  %25 = sub i32 1082130432, %21, !dbg !19
  %26 = bitcast i32 %25 to float, !dbg !19
  %27 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not14.i = icmp eq i32 %27, 0, !dbg !19
  %28 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 2.500000e-01, float %26, float -1.000000e+00) #2, !dbg !19
  %29 = tail call float @llvm.nvvm.fma.rn.f(float 2.500000e-01, float %26, float -1.000000e+00) #2, !dbg !19
  %.09.i = select i1 %.not14.i, float %29, float %28, !dbg !19
  %30 = fadd float %.09.i, %24, !dbg !19
  %31 = sitofp i32 %21 to float, !dbg !19
  %32 = fmul float %31, 0x3E80000000000000, !dbg !19
  %33 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not15.i = icmp eq i32 %33, 0, !dbg !19
  %34 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFA737EF00000000, float %30, float 0x3FBB000240000000) #2, !dbg !19
  %35 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFA737EF00000000, float %30, float 0x3FBB000240000000) #2, !dbg !19
  %.012.i = select i1 %.not15.i, float %35, float %34, !dbg !19
  %36 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not16.i = icmp eq i32 %36, 0, !dbg !19
  %37 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %30, float 0xBFC0EF1C00000000) #2, !dbg !19
  %38 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %30, float 0xBFC0EF1C00000000) #2, !dbg !19
  %.010.i = select i1 %.not16.i, float %38, float %37, !dbg !19
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not17.i = icmp eq i32 %39, 0, !dbg !19
  %40 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %30, float 0x3FC28C8EA0000000) #2, !dbg !19
  %41 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %30, float 0x3FC28C8EA0000000) #2, !dbg !19
  %.06.i = select i1 %.not17.i, float %41, float %40, !dbg !19
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not18.i = icmp eq i32 %42, 0, !dbg !19
  %43 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %30, float 0xBFC54D1BA0000000) #2, !dbg !19
  %44 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %30, float 0xBFC54D1BA0000000) #2, !dbg !19
  %.02.i = select i1 %.not18.i, float %44, float %43, !dbg !19
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not19.i = icmp eq i32 %45, 0, !dbg !19
  %46 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %30, float 0x3FC995F3C0000000) #2, !dbg !19
  %47 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %30, float 0x3FC995F3C0000000) #2, !dbg !19
  %.0.i = select i1 %.not19.i, float %47, float %46, !dbg !19
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not20.i = icmp eq i32 %48, 0, !dbg !19
  %49 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %30, float 0xBFD0000840000000) #2, !dbg !19
  %50 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %30, float 0xBFD0000840000000) #2, !dbg !19
  %.011.i = select i1 %.not20.i, float %50, float %49, !dbg !19
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not21.i = icmp eq i32 %51, 0, !dbg !19
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %30, float 0x3FD5555CC0000000) #2, !dbg !19
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %30, float 0x3FD5555CC0000000) #2, !dbg !19
  %.08.i = select i1 %.not21.i, float %53, float %52, !dbg !19
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not22.i = icmp eq i32 %54, 0, !dbg !19
  %55 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %30, float -5.000000e-01) #2, !dbg !19
  %56 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %30, float -5.000000e-01) #2, !dbg !19
  %.07.i = select i1 %.not22.i, float %56, float %55, !dbg !19
  %57 = fmul float %30, %.07.i, !dbg !19
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not23.i = icmp eq i32 %58, 0, !dbg !19
  %59 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %57, float %30, float %30) #2, !dbg !19
  %60 = tail call float @llvm.nvvm.fma.rn.f(float %57, float %30, float %30) #2, !dbg !19
  %.05.i = select i1 %.not23.i, float %60, float %59, !dbg !19
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not24.i = icmp eq i32 %61, 0, !dbg !19
  %62 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %32, float 0x3FE62E4300000000, float %.05.i) #2, !dbg !19
  %63 = tail call float @llvm.nvvm.fma.rn.f(float %32, float 0x3FE62E4300000000, float %.05.i) #2, !dbg !19
  %.04.i = select i1 %.not24.i, float %63, float %62, !dbg !19
  %64 = icmp ugt i32 %22, 2139095039, !dbg !19
  br i1 %64, label %65, label %__nv_log1pf.exit, !dbg !19

65:                                               ; preds = %3
  %66 = icmp sgt i32 %22, -1082130432, !dbg !19
  br i1 %66, label %__nv_fmaf_rn.exit.i, label %70, !dbg !19

__nv_fmaf_rn.exit.i:                              ; preds = %65
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #2, !dbg !19
  %.not25.i = icmp eq i32 %67, 0, !dbg !19
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %15, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !19
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %15, float 0x7FF0000000000000, float 0x7FF0000000000000) #2, !dbg !19
  %.03.i = select i1 %.not25.i, float %69, float %68, !dbg !19
  br label %70, !dbg !19

70:                                               ; preds = %__nv_fmaf_rn.exit.i, %65
  %r.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i ], [ %.04.i, %65 ], !dbg !19
  %71 = fcmp oeq float %15, 0.000000e+00, !dbg !19
  %r.1.i = select i1 %71, float -0.000000e+00, float %r.0.i, !dbg !19
  br label %__nv_log1pf.exit, !dbg !19

__nv_log1pf.exit:                                 ; preds = %3, %70
  %r.2.i = phi float [ %r.1.i, %70 ], [ %.04.i, %3 ], !dbg !19
  %72 = fcmp olt float %13, 0.000000e+00, !dbg !20
  %.neg = sext i1 %72 to i8, !dbg !21
  %73 = fcmp ogt float %13, 0.000000e+00, !dbg !22
  %74 = zext i1 %73 to i8, !dbg !23
  %75 = add nsw i8 %.neg, %74, !dbg !24
  %76 = sitofp i8 %75 to float, !dbg !25
  %77 = fmul float %r.2.i, %76, !dbg !26
  %78 = fmul float %77, 0x3FCEC709E0000000, !dbg !27
  %79 = fadd float %78, 1.000000e+00, !dbg !28
  %80 = fmul float %79, 5.000000e-01, !dbg !29
  %81 = fmul float %80, 6.300000e+01, !dbg !30
  %82 = fadd float %81, 5.000000e-01, !dbg !31
  %83 = fptosi float %82 to i64, !dbg !32
  %84 = sitofp i64 %83 to float, !dbg !33
  %85 = fmul float %84, 0x3F90410420000000, !dbg !34
  %86 = fmul float %85, 2.000000e+00, !dbg !35
  %87 = fadd float %86, -1.000000e+00, !dbg !36
  %88 = fcmp ogt float %87, 0.000000e+00, !dbg !37
  %89 = zext i1 %88 to i8, !dbg !38
  %90 = fcmp olt float %87, 0.000000e+00, !dbg !39
  %.neg1 = sext i1 %90 to i8, !dbg !40
  %91 = add nsw i8 %.neg1, %89, !dbg !41
  %92 = sitofp i8 %91 to float, !dbg !42
  %93 = tail call float @llvm.fabs.f32(float %87), !dbg !43
  %94 = fmul float %93, 0x4010A2B240000000, !dbg !44
  %95 = fmul float %94, 0x3FF7154760000000, !dbg !45
  %96 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %95) #2, !dbg !45
  %97 = fadd float %96, -1.000000e+00, !dbg !46
  %98 = fmul float %97, %92, !dbg !47
  %99 = fmul float %98, 0x3F90410420000000, !dbg !48
  %100 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !49
  %101 = bitcast float %99 to i32, !dbg !50
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %101, ptr addrspace(1) %100, i1 %9) #2, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c2nwdb477muwbulcz3nnl6oygnfzohaoufoifs3an3ga4hrbb6jw.py", directory: "inductor_cache/2n")
!4 = !{ptr @triton_poi_fused__to_copy_abs_add_div_exp_lift_fresh_log1p_mul_sign_sub_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__to_copy_abs_add_div_exp_lift_fresh_log1p_mul_sign_sub_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__to_copy_abs_add_div_exp_lift_fresh_log1p_mul_sign_sub_0", linkageName: "triton_poi_fused__to_copy_abs_add_div_exp_lift_fresh_log1p_mul_sign_sub_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 33, column: 23, scope: !7)
!18 = !DILocation(line: 35, column: 19, scope: !7)
!19 = !DILocation(line: 36, column: 28, scope: !7)
!20 = !DILocation(line: 29, column: 18, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 27, column: 18, scope: !7)
!23 = !DILocation(line: 28, column: 19, scope: !7)
!24 = !DILocation(line: 31, column: 18, scope: !7)
!25 = !DILocation(line: 32, column: 19, scope: !7)
!26 = !DILocation(line: 37, column: 19, scope: !7)
!27 = !DILocation(line: 39, column: 20, scope: !7)
!28 = !DILocation(line: 41, column: 20, scope: !7)
!29 = !DILocation(line: 43, column: 20, scope: !7)
!30 = !DILocation(line: 44, column: 20, scope: !7)
!31 = !DILocation(line: 45, column: 20, scope: !7)
!32 = !DILocation(line: 46, column: 21, scope: !7)
!33 = !DILocation(line: 47, column: 21, scope: !7)
!34 = !DILocation(line: 49, column: 20, scope: !7)
!35 = !DILocation(line: 51, column: 20, scope: !7)
!36 = !DILocation(line: 52, column: 20, scope: !7)
!37 = !DILocation(line: 53, column: 19, scope: !7)
!38 = !DILocation(line: 54, column: 21, scope: !7)
!39 = !DILocation(line: 55, column: 20, scope: !7)
!40 = !DILocation(line: 56, column: 21, scope: !7)
!41 = !DILocation(line: 57, column: 20, scope: !7)
!42 = !DILocation(line: 58, column: 21, scope: !7)
!43 = !DILocation(line: 59, column: 24, scope: !7)
!44 = !DILocation(line: 61, column: 20, scope: !7)
!45 = !DILocation(line: 62, column: 24, scope: !7)
!46 = !DILocation(line: 63, column: 20, scope: !7)
!47 = !DILocation(line: 64, column: 20, scope: !7)
!48 = !DILocation(line: 65, column: 20, scope: !7)
!49 = !DILocation(line: 66, column: 25, scope: !7)
!50 = !DILocation(line: 66, column: 37, scope: !7)
!51 = !DILocation(line: 66, column: 4, scope: !7)
