INFO: [v++ 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [v++ 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
WARNING: [v++ 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/temp_dir/reports/link
	Log files: /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/temp_dir/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/build/kernel.link.xclbin.link_summary, at Tue Oct 19 19:59:27 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Oct 19 19:59:27 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/temp_dir/reports/link/v++_link_kernel.link_guidance.html', at Tue Oct 19 19:59:29 2021
INFO: [v++ 60-895]   Target platform: /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-645] kernel flags are '-g -I /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/include -g'
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-586] Created ./build/kernel.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/temp_dir/reports/link/v++_link_kernel.link_guidance.html
	Steps Log File: /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/temp_dir/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ec2-user/FPGA_go_brrrr/practice/aligned_malloc/build/kernel.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s
INFO: [v++ 60-1653] Closing dispatch client.
