; ModuleID = '/local/ssd/home/mattfel/machsuite/gemm/ncubed/gemm_hls/solution/.autopilot/db/a.o.3.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@outer_middle_str = internal unnamed_addr constant [13 x i8] c"outer_middle\00" ; [#uses=1 type=[13 x i8]*]
@gemm_str = internal unnamed_addr constant [5 x i8] c"gemm\00" ; [#uses=1 type=[5 x i8]*]
@p_str6 = private unnamed_addr constant [4 x i8] c"Mul\00", align 1 ; [#uses=64 type=[4 x i8]*]
@p_str4 = private unnamed_addr constant [12 x i8] c"hls_label_0\00", align 1 ; [#uses=128 type=[12 x i8]*]
@p_str2 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1 ; [#uses=449 type=[1 x i8]*]
@p_str1 = private unnamed_addr constant [7 x i8] c"middle\00", align 1 ; [#uses=3 type=[7 x i8]*]

; [#uses=4]
declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

; [#uses=0]
define void @gemm([4096 x double]* %m1, [4096 x double]* %m2, [4096 x double]* %prod) nounwind uwtable {
  call void (...)* @_ssdm_op_SpecBitsMap([4096 x double]* %m1) nounwind, !map !7
  call void (...)* @_ssdm_op_SpecBitsMap([4096 x double]* %m2) nounwind, !map !13
  call void (...)* @_ssdm_op_SpecBitsMap([4096 x double]* %prod) nounwind, !map !17
  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @gemm_str) nounwind
  call void @llvm.dbg.value(metadata !{[4096 x double]* %m1}, i64 0, metadata !21), !dbg !33 ; [debug line = 3:19] [debug variable = m1]
  call void @llvm.dbg.value(metadata !{[4096 x double]* %m2}, i64 0, metadata !34), !dbg !35 ; [debug line = 3:37] [debug variable = m2]
  call void @llvm.dbg.value(metadata !{[4096 x double]* %prod}, i64 0, metadata !36), !dbg !37 ; [debug line = 3:55] [debug variable = prod]
  br label %1, !dbg !38                           ; [debug line = 8:15]

; <label>:1                                       ; preds = %.reset, %0
  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.reset ] ; [#uses=2 type=i13]
  %i = phi i7 [ 0, %0 ], [ %i_col_mid2_v_v, %.reset ] ; [#uses=2 type=i7]
  %j = phi i7 [ 0, %0 ], [ %j_1, %.reset ]        ; [#uses=2 type=i7]
  %exitcond_flatten = icmp eq i13 %indvar_flatten, -4096 ; [#uses=1 type=i1]
  %indvar_flatten_next = add i13 %indvar_flatten, 1 ; [#uses=1 type=i13]
  br i1 %exitcond_flatten, label %2, label %.reset

.reset:                                           ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @outer_middle_str)
  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind ; [#uses=0 type=i32]
  %exitcond = icmp eq i7 %j, -64, !dbg !41        ; [#uses=2 type=i1] [debug line = 9:20]
  %j_mid2 = select i1 %exitcond, i7 0, i7 %j      ; [#uses=23 type=i7]
  %i_s = add i7 1, %i, !dbg !44                   ; [#uses=1 type=i7] [debug line = 8:24]
  %i_col_mid2_v_v = select i1 %exitcond, i7 %i_s, i7 %i, !dbg !45 ; [#uses=2 type=i7] [debug line = 10:13]
  %tmp_2 = trunc i7 %i_col_mid2_v_v to i6         ; [#uses=1 type=i6]
  %i_col_mid2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_2, i6 0), !dbg !45 ; [#uses=65 type=i12] [debug line = 10:13]
  %tmp_mid2 = zext i12 %i_col_mid2 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_1_mid2_v = or i12 %i_col_mid2, 1, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_1_mid2 = zext i12 %tmp_4_1_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_2_mid2_v = or i12 %i_col_mid2, 2, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_2_mid2 = zext i12 %tmp_4_2_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_3_mid2_v = or i12 %i_col_mid2, 3, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_3_mid2 = zext i12 %tmp_4_3_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_4_mid2_v = or i12 %i_col_mid2, 4, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_4_mid2 = zext i12 %tmp_4_4_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_5_mid2_v = or i12 %i_col_mid2, 5, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_5_mid2 = zext i12 %tmp_4_5_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_6_mid2_v = or i12 %i_col_mid2, 6, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_6_mid2 = zext i12 %tmp_4_6_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_7_mid2_v = or i12 %i_col_mid2, 7, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_7_mid2 = zext i12 %tmp_4_7_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_8_mid2_v = or i12 %i_col_mid2, 8, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_8_mid2 = zext i12 %tmp_4_8_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_9_mid2_v = or i12 %i_col_mid2, 9, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_9_mid2 = zext i12 %tmp_4_9_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_mid2_v = or i12 %i_col_mid2, 10, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_mid2 = zext i12 %tmp_4_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_10_mid2_v = or i12 %i_col_mid2, 11, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_10_mid2 = zext i12 %tmp_4_10_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_11_mid2_v = or i12 %i_col_mid2, 12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_11_mid2 = zext i12 %tmp_4_11_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_12_mid2_v = or i12 %i_col_mid2, 13, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_12_mid2 = zext i12 %tmp_4_12_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_13_mid2_v = or i12 %i_col_mid2, 14, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_13_mid2 = zext i12 %tmp_4_13_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_14_mid2_v = or i12 %i_col_mid2, 15, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_14_mid2 = zext i12 %tmp_4_14_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_15_mid2_v = or i12 %i_col_mid2, 16, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_15_mid2 = zext i12 %tmp_4_15_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_16_mid2_v = or i12 %i_col_mid2, 17, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_16_mid2 = zext i12 %tmp_4_16_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_17_mid2_v = or i12 %i_col_mid2, 18, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_17_mid2 = zext i12 %tmp_4_17_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_18_mid2_v = or i12 %i_col_mid2, 19, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_18_mid2 = zext i12 %tmp_4_18_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_19_mid2_v = or i12 %i_col_mid2, 20, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_19_mid2 = zext i12 %tmp_4_19_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_20_mid2_v = or i12 %i_col_mid2, 21, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_20_mid2 = zext i12 %tmp_4_20_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_21_mid2_v = or i12 %i_col_mid2, 22, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_21_mid2 = zext i12 %tmp_4_21_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_22_mid2_v = or i12 %i_col_mid2, 23, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_22_mid2 = zext i12 %tmp_4_22_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_23_mid2_v = or i12 %i_col_mid2, 24, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_23_mid2 = zext i12 %tmp_4_23_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_24_mid2_v = or i12 %i_col_mid2, 25, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_24_mid2 = zext i12 %tmp_4_24_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_25_mid2_v = or i12 %i_col_mid2, 26, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_25_mid2 = zext i12 %tmp_4_25_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_26_mid2_v = or i12 %i_col_mid2, 27, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_26_mid2 = zext i12 %tmp_4_26_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_27_mid2_v = or i12 %i_col_mid2, 28, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_27_mid2 = zext i12 %tmp_4_27_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_28_mid2_v = or i12 %i_col_mid2, 29, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_28_mid2 = zext i12 %tmp_4_28_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_29_mid2_v = or i12 %i_col_mid2, 30, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_29_mid2 = zext i12 %tmp_4_29_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_30_mid2_v = or i12 %i_col_mid2, 31, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_30_mid2 = zext i12 %tmp_4_30_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_31_mid2_v = or i12 %i_col_mid2, 32, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_31_mid2 = zext i12 %tmp_4_31_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_32_mid2_v = or i12 %i_col_mid2, 33, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_32_mid2 = zext i12 %tmp_4_32_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_33_mid2_v = or i12 %i_col_mid2, 34, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_33_mid2 = zext i12 %tmp_4_33_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_34_mid2_v = or i12 %i_col_mid2, 35, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_34_mid2 = zext i12 %tmp_4_34_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_35_mid2_v = or i12 %i_col_mid2, 36, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_35_mid2 = zext i12 %tmp_4_35_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_36_mid2_v = or i12 %i_col_mid2, 37, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_36_mid2 = zext i12 %tmp_4_36_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_37_mid2_v = or i12 %i_col_mid2, 38, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_37_mid2 = zext i12 %tmp_4_37_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_38_mid2_v = or i12 %i_col_mid2, 39, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_38_mid2 = zext i12 %tmp_4_38_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_39_mid2_v = or i12 %i_col_mid2, 40, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_39_mid2 = zext i12 %tmp_4_39_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_40_mid2_v = or i12 %i_col_mid2, 41, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_40_mid2 = zext i12 %tmp_4_40_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_41_mid2_v = or i12 %i_col_mid2, 42, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_41_mid2 = zext i12 %tmp_4_41_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_42_mid2_v = or i12 %i_col_mid2, 43, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_42_mid2 = zext i12 %tmp_4_42_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_43_mid2_v = or i12 %i_col_mid2, 44, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_43_mid2 = zext i12 %tmp_4_43_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_44_mid2_v = or i12 %i_col_mid2, 45, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_44_mid2 = zext i12 %tmp_4_44_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_45_mid2_v = or i12 %i_col_mid2, 46, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_45_mid2 = zext i12 %tmp_4_45_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_46_mid2_v = or i12 %i_col_mid2, 47, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_46_mid2 = zext i12 %tmp_4_46_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_47_mid2_v = or i12 %i_col_mid2, 48, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_47_mid2 = zext i12 %tmp_4_47_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_48_mid2_v = or i12 %i_col_mid2, 49, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_48_mid2 = zext i12 %tmp_4_48_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_49_mid2_v = or i12 %i_col_mid2, 50, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_49_mid2 = zext i12 %tmp_4_49_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_50_mid2_v = or i12 %i_col_mid2, 51, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_50_mid2 = zext i12 %tmp_4_50_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_51_mid2_v = or i12 %i_col_mid2, 52, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_51_mid2 = zext i12 %tmp_4_51_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_52_mid2_v = or i12 %i_col_mid2, 53, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_52_mid2 = zext i12 %tmp_4_52_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_53_mid2_v = or i12 %i_col_mid2, 54, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_53_mid2 = zext i12 %tmp_4_53_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_54_mid2_v = or i12 %i_col_mid2, 55, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_54_mid2 = zext i12 %tmp_4_54_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_55_mid2_v = or i12 %i_col_mid2, 56, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_55_mid2 = zext i12 %tmp_4_55_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_56_mid2_v = or i12 %i_col_mid2, 57, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_56_mid2 = zext i12 %tmp_4_56_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_57_mid2_v = or i12 %i_col_mid2, 58, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_57_mid2 = zext i12 %tmp_4_57_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_58_mid2_v = or i12 %i_col_mid2, 59, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_58_mid2 = zext i12 %tmp_4_58_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_59_mid2_v = or i12 %i_col_mid2, 60, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_59_mid2 = zext i12 %tmp_4_59_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_60_mid2_v = or i12 %i_col_mid2, 61, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_60_mid2 = zext i12 %tmp_4_60_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_61_mid2_v = or i12 %i_col_mid2, 62, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_61_mid2 = zext i12 %tmp_4_61_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %tmp_4_62_mid2_v = or i12 %i_col_mid2, 63, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_4_62_mid2 = zext i12 %tmp_4_62_mid2_v to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %j_cast5 = zext i7 %j_mid2 to i12, !dbg !41     ; [#uses=9 type=i12] [debug line = 9:20]
  %j_cast5_cast2 = zext i7 %j_mid2 to i9, !dbg !41 ; [#uses=1 type=i9] [debug line = 9:20]
  %j_cast5_cast3 = zext i7 %j_mid2 to i10, !dbg !41 ; [#uses=2 type=i10] [debug line = 9:20]
  %j_cast5_cast = zext i7 %j_mid2 to i11, !dbg !41 ; [#uses=4 type=i11] [debug line = 9:20]
  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind, !dbg !51 ; [debug line = 9:35]
  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind, !dbg !51 ; [#uses=1 type=i32] [debug line = 9:35]
  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind, !dbg !52 ; [debug line = 10:1]
  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load = load double* %m1_addr, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_6 = zext i7 %j_mid2 to i64, !dbg !47       ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load = load double* %m2_addr, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult = fmul double %m1_load, %m2_load, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1 = fadd double %mult, 0.000000e+00, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_1 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_1_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_1 = load double* %m1_addr_1, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_1 = xor i7 %j_mid2, -64, !dbg !47        ; [#uses=6 type=i7] [debug line = 15:1]
  %tmp_6_1 = zext i7 %tmp_5_1 to i64, !dbg !47    ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_1 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_1, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_1 = load double* %m2_addr_1, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_1 = fmul double %m1_load_1, %m2_load_1, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_1, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_1 = fadd double %sum_1, %mult_1, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_2 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_2_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_2 = load double* %m1_addr_2, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_s = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %j_mid2), !dbg !47 ; [#uses=5 type=i8] [debug line = 15:1]
  %tmp_6_2 = zext i8 %tmp_5_s to i64, !dbg !47    ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_2 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_2 = load double* %m2_addr_2, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_2 = fmul double %m1_load_2, %m2_load_2, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_2, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_7) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_2 = fadd double %sum_1_1, %mult_2, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_3 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_3_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_3 = load double* %m1_addr_3, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_3_cast = sext i7 %tmp_5_1 to i8, !dbg !47 ; [#uses=1 type=i8] [debug line = 15:1]
  %tmp_6_3 = zext i8 %tmp_5_3_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_3 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_3, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_3 = load double* %m2_addr_3, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_3 = fmul double %m1_load_3, %m2_load_3, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_3, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_3 = fadd double %sum_1_2, %mult_3, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_4 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_4_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_4 = load double* %m1_addr_4, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %j_mid2), !dbg !47 ; [#uses=4 type=i9] [debug line = 15:1]
  %tmp_6_4 = zext i9 %tmp_5_2 to i64, !dbg !47    ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_4 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_4, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_4 = load double* %m2_addr_4, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_4 = fmul double %m1_load_4, %m2_load_4, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_4, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_9) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_4 = fadd double %sum_1_3, %mult_4, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_5 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_5_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_5 = load double* %m1_addr_5, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_5 = add i9 -192, %j_cast5_cast2, !dbg !47 ; [#uses=4 type=i9] [debug line = 15:1]
  %tmp_6_5 = zext i9 %tmp_5_5 to i64, !dbg !47    ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_5 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_5, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_5 = load double* %m2_addr_5, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_5 = fmul double %m1_load_5, %m2_load_5, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_5, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_5 = fadd double %sum_1_4, %mult_5, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_6 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_6_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_6 = load double* %m1_addr_6, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_6_cast = sext i8 %tmp_5_s to i9, !dbg !47 ; [#uses=1 type=i9] [debug line = 15:1]
  %tmp_6_6 = zext i9 %tmp_5_6_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_6 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_6, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_6 = load double* %m2_addr_6, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_6 = fmul double %m1_load_6, %m2_load_6, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_6, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_10) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_6 = fadd double %sum_1_5, %mult_6, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_7 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_7_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_7 = load double* %m1_addr_7, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_7_cast = sext i7 %tmp_5_1 to i9, !dbg !47 ; [#uses=1 type=i9] [debug line = 15:1]
  %tmp_6_7 = zext i9 %tmp_5_7_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_7 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_7, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_7 = load double* %m2_addr_7, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_7 = fmul double %m1_load_7, %m2_load_7, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_7, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_11) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_7 = fadd double %sum_1_6, %mult_7, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_8 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_8_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_8 = load double* %m1_addr_8, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_6 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %j_mid2), !dbg !47 ; [#uses=3 type=i10] [debug line = 15:1]
  %tmp_6_8 = zext i10 %tmp_5_6 to i64, !dbg !47   ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_8 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_8, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_8 = load double* %m2_addr_8, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_8 = fmul double %m1_load_8, %m2_load_8, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_8, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_8 = fadd double %sum_1_7, %mult_8, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_9 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_9_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_9 = load double* %m1_addr_9, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_9 = add i10 -448, %j_cast5_cast3, !dbg !47 ; [#uses=3 type=i10] [debug line = 15:1]
  %tmp_6_9 = zext i10 %tmp_5_9 to i64, !dbg !47   ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_9 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_9, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_9 = load double* %m2_addr_9, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_9 = fmul double %m1_load_9, %m2_load_9, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_9, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_13) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_9 = fadd double %sum_1_8, %mult_9, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_10 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_10 = load double* %m1_addr_10, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_8 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -3, i7 %j_mid2), !dbg !47 ; [#uses=3 type=i10] [debug line = 15:1]
  %tmp_6_s = zext i10 %tmp_5_8 to i64, !dbg !47   ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_10 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_s, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_10 = load double* %m2_addr_10, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_s = fmul double %m1_load_10, %m2_load_10, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_s, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_14) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_s = fadd double %sum_1_9, %mult_s, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_11 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_10_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_11 = load double* %m1_addr_11, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_3 = add i10 -320, %j_cast5_cast3, !dbg !47 ; [#uses=3 type=i10] [debug line = 15:1]
  %tmp_6_10 = zext i10 %tmp_5_3 to i64, !dbg !47  ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_11 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_10, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_11 = load double* %m2_addr_11, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_10 = fmul double %m1_load_11, %m2_load_11, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_10, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_15) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_10 = fadd double %sum_1_s, %mult_10, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_12 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_11_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_12 = load double* %m1_addr_12, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_11_cast = sext i9 %tmp_5_2 to i10, !dbg !47 ; [#uses=1 type=i10] [debug line = 15:1]
  %tmp_6_11 = zext i10 %tmp_5_11_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_12 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_11, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_12 = load double* %m2_addr_12, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_11 = fmul double %m1_load_12, %m2_load_12, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_11, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_16) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_11 = fadd double %sum_1_10, %mult_11, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_13 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_12_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_13 = load double* %m1_addr_13, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_12_cast = sext i9 %tmp_5_5 to i10, !dbg !47 ; [#uses=1 type=i10] [debug line = 15:1]
  %tmp_6_12 = zext i10 %tmp_5_12_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_13 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_12, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_13 = load double* %m2_addr_13, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_12 = fmul double %m1_load_13, %m2_load_13, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_12, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_17) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_12 = fadd double %sum_1_11, %mult_12, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_14 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_13_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_14 = load double* %m1_addr_14, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_13_cast = sext i8 %tmp_5_s to i10, !dbg !47 ; [#uses=1 type=i10] [debug line = 15:1]
  %tmp_6_13 = zext i10 %tmp_5_13_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_14 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_13, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_14 = load double* %m2_addr_14, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_13 = fmul double %m1_load_14, %m2_load_14, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_13, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_18) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_13 = fadd double %sum_1_12, %mult_13, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_15 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_14_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_15 = load double* %m1_addr_15, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_14_cast = sext i7 %tmp_5_1 to i10, !dbg !47 ; [#uses=1 type=i10] [debug line = 15:1]
  %tmp_6_14 = zext i10 %tmp_5_14_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_15 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_14, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_15 = load double* %m2_addr_15, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_14 = fmul double %m1_load_15, %m2_load_15, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_14, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_19) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_14 = fadd double %sum_1_13, %mult_14, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_16 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_15_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_16 = load double* %m1_addr_16, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_4 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %j_mid2), !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_15 = zext i11 %tmp_5_4 to i64, !dbg !47  ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_16 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_15, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_16 = load double* %m2_addr_16, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_15 = fmul double %m1_load_16, %m2_load_16, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_15, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_20) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_15 = fadd double %sum_1_14, %mult_15, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_17 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_16_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_17 = load double* %m1_addr_17, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_7 = add i11 -960, %j_cast5_cast, !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_16 = zext i11 %tmp_5_7 to i64, !dbg !47  ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_17 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_16, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_17 = load double* %m2_addr_17, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_16 = fmul double %m1_load_17, %m2_load_17, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_16, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_21) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_16 = fadd double %sum_1_15, %mult_16, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_18 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_17_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_18 = load double* %m1_addr_18, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_10 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -7, i7 %j_mid2), !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_17 = zext i11 %tmp_5_10 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_18 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_17, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_18 = load double* %m2_addr_18, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_17 = fmul double %m1_load_18, %m2_load_18, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_17, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_22) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_17 = fadd double %sum_1_16, %mult_17, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_19 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_18_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_19 = load double* %m1_addr_19, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_11 = add i11 -832, %j_cast5_cast, !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_18 = zext i11 %tmp_5_11 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_19 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_18, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_19 = load double* %m2_addr_19, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_18 = fmul double %m1_load_19, %m2_load_19, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_18, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_23) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_18 = fadd double %sum_1_17, %mult_18, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_20 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_19_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_20 = load double* %m1_addr_20, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_12 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -6, i7 %j_mid2), !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_19 = zext i11 %tmp_5_12 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_20 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_19, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_20 = load double* %m2_addr_20, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_19 = fmul double %m1_load_20, %m2_load_20, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_19, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_24) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_19 = fadd double %sum_1_18, %mult_19, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_21 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_20_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_21 = load double* %m1_addr_21, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_13 = add i11 -704, %j_cast5_cast, !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_20 = zext i11 %tmp_5_13 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_21 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_20, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_21 = load double* %m2_addr_21, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_20 = fmul double %m1_load_21, %m2_load_21, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_20, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_25) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_20 = fadd double %sum_1_19, %mult_20, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_22 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_21_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_22 = load double* %m1_addr_22, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_14 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -5, i7 %j_mid2), !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_21 = zext i11 %tmp_5_14 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_22 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_21, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_22 = load double* %m2_addr_22, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_21 = fmul double %m1_load_22, %m2_load_22, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_21, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_26) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_21 = fadd double %sum_1_20, %mult_21, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_23 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_22_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_23 = load double* %m1_addr_23, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_15 = add i11 -576, %j_cast5_cast, !dbg !47 ; [#uses=2 type=i11] [debug line = 15:1]
  %tmp_6_22 = zext i11 %tmp_5_15 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_23 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_22, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_23 = load double* %m2_addr_23, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_22 = fmul double %m1_load_23, %m2_load_23, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_22, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_27) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_22 = fadd double %sum_1_21, %mult_22, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_24 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_23_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_24 = load double* %m1_addr_24, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_23_cast = sext i10 %tmp_5_6 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_23 = zext i11 %tmp_5_23_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_24 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_23, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_24 = load double* %m2_addr_24, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_23 = fmul double %m1_load_24, %m2_load_24, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_23, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_28) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_23 = fadd double %sum_1_22, %mult_23, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_25 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_24_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_25 = load double* %m1_addr_25, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_24_cast = sext i10 %tmp_5_9 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_24 = zext i11 %tmp_5_24_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_25 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_24, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_25 = load double* %m2_addr_25, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_24 = fmul double %m1_load_25, %m2_load_25, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_24, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_29) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_24 = fadd double %sum_1_23, %mult_24, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_26 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_25_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_26 = load double* %m1_addr_26, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_25_cast = sext i10 %tmp_5_8 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_25 = zext i11 %tmp_5_25_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_26 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_25, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_26 = load double* %m2_addr_26, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_25 = fmul double %m1_load_26, %m2_load_26, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_25, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_30) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_25 = fadd double %sum_1_24, %mult_25, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_27 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_26_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_27 = load double* %m1_addr_27, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_26_cast = sext i10 %tmp_5_3 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_26 = zext i11 %tmp_5_26_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_27 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_26, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_27 = load double* %m2_addr_27, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_26 = fmul double %m1_load_27, %m2_load_27, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_26, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_31) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_26 = fadd double %sum_1_25, %mult_26, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_28 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_27_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_28 = load double* %m1_addr_28, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_27_cast = sext i9 %tmp_5_2 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_27 = zext i11 %tmp_5_27_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_28 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_27, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_28 = load double* %m2_addr_28, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_27 = fmul double %m1_load_28, %m2_load_28, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_27, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_27 = fadd double %sum_1_26, %mult_27, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_29 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_28_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_29 = load double* %m1_addr_29, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_28_cast = sext i9 %tmp_5_5 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_28 = zext i11 %tmp_5_28_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_29 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_28, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_29 = load double* %m2_addr_29, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_28 = fmul double %m1_load_29, %m2_load_29, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_28, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_33) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_28 = fadd double %sum_1_27, %mult_28, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_30 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_29_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_30 = load double* %m1_addr_30, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_29_cast = sext i8 %tmp_5_s to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_29 = zext i11 %tmp_5_29_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_30 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_29, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_30 = load double* %m2_addr_30, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_29 = fmul double %m1_load_30, %m2_load_30, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_29, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_34) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_29 = fadd double %sum_1_28, %mult_29, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_31 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_30_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_31 = load double* %m1_addr_31, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_30_cast = sext i7 %tmp_5_1 to i11, !dbg !47 ; [#uses=1 type=i11] [debug line = 15:1]
  %tmp_6_30 = zext i11 %tmp_5_30_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_31 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_30, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_31 = load double* %m2_addr_31, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_30 = fmul double %m1_load_31, %m2_load_31, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_30, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_35) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_30 = fadd double %sum_1_29, %mult_30, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_32 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_31_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_32 = load double* %m1_addr_32, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_16 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -16, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_31 = zext i12 %tmp_5_16 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_32 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_31, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_32 = load double* %m2_addr_32, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_31 = fmul double %m1_load_32, %m2_load_32, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_31, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_36) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_31 = fadd double %sum_1_30, %mult_31, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_33 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_32_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_33 = load double* %m1_addr_33, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_17 = add i12 -1984, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_32 = zext i12 %tmp_5_17 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_33 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_32, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_33 = load double* %m2_addr_33, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_32 = fmul double %m1_load_33, %m2_load_33, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_32, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_37) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_32 = fadd double %sum_1_31, %mult_32, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_34 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_33_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_34 = load double* %m1_addr_34, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_18 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -15, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_33 = zext i12 %tmp_5_18 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_34 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_33, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_34 = load double* %m2_addr_34, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_33 = fmul double %m1_load_34, %m2_load_34, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_33, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_38) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_33 = fadd double %sum_1_32, %mult_33, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_35 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_34_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_35 = load double* %m1_addr_35, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_19 = add i12 -1856, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_34 = zext i12 %tmp_5_19 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_35 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_34, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_35 = load double* %m2_addr_35, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_34 = fmul double %m1_load_35, %m2_load_35, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_34, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_39) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_34 = fadd double %sum_1_33, %mult_34, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_36 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_35_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_36 = load double* %m1_addr_36, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_20 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -14, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_35 = zext i12 %tmp_5_20 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_36 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_35, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_36 = load double* %m2_addr_36, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_35 = fmul double %m1_load_36, %m2_load_36, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_35, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_40) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_35 = fadd double %sum_1_34, %mult_35, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_37 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_36_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_37 = load double* %m1_addr_37, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_21 = add i12 -1728, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_36 = zext i12 %tmp_5_21 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_37 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_36, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_37 = load double* %m2_addr_37, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_36 = fmul double %m1_load_37, %m2_load_37, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_36, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_41) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_36 = fadd double %sum_1_35, %mult_36, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_38 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_37_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_38 = load double* %m1_addr_38, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_22 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -13, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_37 = zext i12 %tmp_5_22 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_38 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_37, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_38 = load double* %m2_addr_38, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_37 = fmul double %m1_load_38, %m2_load_38, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_37, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_42) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_37 = fadd double %sum_1_36, %mult_37, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_39 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_38_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_39 = load double* %m1_addr_39, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_23 = add i12 -1600, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_38 = zext i12 %tmp_5_23 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_39 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_38, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_39 = load double* %m2_addr_39, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_38 = fmul double %m1_load_39, %m2_load_39, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_38, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_43) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_38 = fadd double %sum_1_37, %mult_38, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_40 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_39_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_40 = load double* %m1_addr_40, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_24 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -12, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_39 = zext i12 %tmp_5_24 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_40 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_39, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_40 = load double* %m2_addr_40, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_39 = fmul double %m1_load_40, %m2_load_40, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_39, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_44) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_39 = fadd double %sum_1_38, %mult_39, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_41 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_40_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_41 = load double* %m1_addr_41, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_25 = add i12 -1472, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_40 = zext i12 %tmp_5_25 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_41 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_40, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_41 = load double* %m2_addr_41, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_40 = fmul double %m1_load_41, %m2_load_41, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_40, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_45) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_40 = fadd double %sum_1_39, %mult_40, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_42 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_41_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_42 = load double* %m1_addr_42, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_26 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -11, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_41 = zext i12 %tmp_5_26 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_42 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_41, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_42 = load double* %m2_addr_42, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_41 = fmul double %m1_load_42, %m2_load_42, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_41, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_46) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_41 = fadd double %sum_1_40, %mult_41, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_43 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_42_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_43 = load double* %m1_addr_43, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_27 = add i12 -1344, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_42 = zext i12 %tmp_5_27 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_43 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_42, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_43 = load double* %m2_addr_43, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_42 = fmul double %m1_load_43, %m2_load_43, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_42, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_47) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_42 = fadd double %sum_1_41, %mult_42, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_44 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_43_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_44 = load double* %m1_addr_44, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_28 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -10, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_43 = zext i12 %tmp_5_28 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_44 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_43, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_44 = load double* %m2_addr_44, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_43 = fmul double %m1_load_44, %m2_load_44, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_43, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_48) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_43 = fadd double %sum_1_42, %mult_43, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_45 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_44_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_45 = load double* %m1_addr_45, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_29 = add i12 -1216, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_44 = zext i12 %tmp_5_29 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_45 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_44, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_45 = load double* %m2_addr_45, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_44 = fmul double %m1_load_45, %m2_load_45, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_44, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_49) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_44 = fadd double %sum_1_43, %mult_44, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_46 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_45_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_46 = load double* %m1_addr_46, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_30 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -9, i7 %j_mid2), !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_45 = zext i12 %tmp_5_30 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_46 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_45, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_46 = load double* %m2_addr_46, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_45 = fmul double %m1_load_46, %m2_load_46, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_45, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_50) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_45 = fadd double %sum_1_44, %mult_45, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_47 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_46_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_47 = load double* %m1_addr_47, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_31 = add i12 -1088, %j_cast5, !dbg !47   ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_46 = zext i12 %tmp_5_31 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_47 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_46, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_47 = load double* %m2_addr_47, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_46 = fmul double %m1_load_47, %m2_load_47, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_46, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_51) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_46 = fadd double %sum_1_45, %mult_46, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_48 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_47_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_48 = load double* %m1_addr_48, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_47_cast = sext i11 %tmp_5_4 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_47 = zext i12 %tmp_5_47_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_48 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_47, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_48 = load double* %m2_addr_48, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_47 = fmul double %m1_load_48, %m2_load_48, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_47, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_52) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_47 = fadd double %sum_1_46, %mult_47, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_49 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_48_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_49 = load double* %m1_addr_49, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_48_cast = sext i11 %tmp_5_7 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_48 = zext i12 %tmp_5_48_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_49 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_48, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_49 = load double* %m2_addr_49, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_48 = fmul double %m1_load_49, %m2_load_49, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_48, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_53) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_48 = fadd double %sum_1_47, %mult_48, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_50 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_49_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_50 = load double* %m1_addr_50, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_49_cast = sext i11 %tmp_5_10 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_49 = zext i12 %tmp_5_49_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_50 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_49, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_50 = load double* %m2_addr_50, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_49 = fmul double %m1_load_50, %m2_load_50, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_49, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_54) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_49 = fadd double %sum_1_48, %mult_49, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_51 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_50_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_51 = load double* %m1_addr_51, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_50_cast = sext i11 %tmp_5_11 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_50 = zext i12 %tmp_5_50_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_51 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_50, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_51 = load double* %m2_addr_51, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_50 = fmul double %m1_load_51, %m2_load_51, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_50, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_55) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_50 = fadd double %sum_1_49, %mult_50, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_52 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_51_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_52 = load double* %m1_addr_52, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_51_cast = sext i11 %tmp_5_12 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_51 = zext i12 %tmp_5_51_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_52 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_51, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_52 = load double* %m2_addr_52, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_51 = fmul double %m1_load_52, %m2_load_52, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_51, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_56) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_51 = fadd double %sum_1_50, %mult_51, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_53 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_52_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_53 = load double* %m1_addr_53, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_52_cast = sext i11 %tmp_5_13 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_52 = zext i12 %tmp_5_52_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_53 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_52, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_53 = load double* %m2_addr_53, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_52 = fmul double %m1_load_53, %m2_load_53, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_52, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_57) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_52 = fadd double %sum_1_51, %mult_52, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_54 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_53_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_54 = load double* %m1_addr_54, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_53_cast = sext i11 %tmp_5_14 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_53 = zext i12 %tmp_5_53_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_54 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_53, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_54 = load double* %m2_addr_54, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_53 = fmul double %m1_load_54, %m2_load_54, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_53, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_58) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_53 = fadd double %sum_1_52, %mult_53, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_55 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_54_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_55 = load double* %m1_addr_55, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_54_cast = sext i11 %tmp_5_15 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_54 = zext i12 %tmp_5_54_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_55 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_54, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_55 = load double* %m2_addr_55, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_54 = fmul double %m1_load_55, %m2_load_55, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_54, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_59) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_54 = fadd double %sum_1_53, %mult_54, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_56 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_55_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_56 = load double* %m1_addr_56, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_55_cast = sext i10 %tmp_5_6 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_55 = zext i12 %tmp_5_55_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_56 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_55, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_56 = load double* %m2_addr_56, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_55 = fmul double %m1_load_56, %m2_load_56, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_55, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_60) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_55 = fadd double %sum_1_54, %mult_55, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_57 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_56_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_57 = load double* %m1_addr_57, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_56_cast = sext i10 %tmp_5_9 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_56 = zext i12 %tmp_5_56_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_57 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_56, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_57 = load double* %m2_addr_57, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_56 = fmul double %m1_load_57, %m2_load_57, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_56, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_61) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_56 = fadd double %sum_1_55, %mult_56, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_58 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_57_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_58 = load double* %m1_addr_58, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_57_cast = sext i10 %tmp_5_8 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_57 = zext i12 %tmp_5_57_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_58 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_57, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_58 = load double* %m2_addr_58, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_57 = fmul double %m1_load_58, %m2_load_58, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_57, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_62) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_57 = fadd double %sum_1_56, %mult_57, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_59 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_58_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_59 = load double* %m1_addr_59, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_58_cast = sext i10 %tmp_5_3 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_58 = zext i12 %tmp_5_58_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_59 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_58, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_59 = load double* %m2_addr_59, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_58 = fmul double %m1_load_59, %m2_load_59, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_58, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_63) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_58 = fadd double %sum_1_57, %mult_58, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_60 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_59_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_60 = load double* %m1_addr_60, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_59_cast = sext i9 %tmp_5_2 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_59 = zext i12 %tmp_5_59_cast to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_60 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_59, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_60 = load double* %m2_addr_60, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_59 = fmul double %m1_load_60, %m2_load_60, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_59, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_64) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_59 = fadd double %sum_1_58, %mult_59, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_61 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_60_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_61 = load double* %m1_addr_61, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_60_cast9 = sext i9 %tmp_5_5 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_60 = zext i12 %tmp_5_60_cast9 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_61 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_60, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_61 = load double* %m2_addr_61, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_60 = fmul double %m1_load_61, %m2_load_61, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_60, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_65) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_60 = fadd double %sum_1_59, %mult_60, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_62 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_61_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_62 = load double* %m1_addr_62, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_61_cast8 = sext i8 %tmp_5_s to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_61 = zext i12 %tmp_5_61_cast8 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_62 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_61, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_62 = load double* %m2_addr_62, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_61 = fmul double %m1_load_62, %m2_load_62, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_61, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_66) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_61 = fadd double %sum_1_60, %mult_61, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind, !dbg !53 ; [#uses=1 type=i32] [debug line = 14:18]
  %m1_addr_63 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_62_mid2, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m1_load_63 = load double* %m1_addr_63, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %tmp_5_62_cast7 = sext i7 %tmp_5_1 to i12, !dbg !47 ; [#uses=1 type=i12] [debug line = 15:1]
  %tmp_6_62 = zext i12 %tmp_5_62_cast7 to i64, !dbg !47 ; [#uses=1 type=i64] [debug line = 15:1]
  %m2_addr_63 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_62, !dbg !47 ; [#uses=1 type=double*] [debug line = 15:1]
  %m2_load_63 = load double* %m2_addr_63, align 8, !dbg !47 ; [#uses=1 type=double] [debug line = 15:1]
  %mult_62 = fmul double %m1_load_63, %m2_load_63, !dbg !47 ; [#uses=2 type=double] [debug line = 15:1]
  call void (...)* @_ssdm_op_SpecFUCore(double %mult_62, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_67) nounwind, !dbg !54 ; [#uses=0 type=i32] [debug line = 17:44]
  %sum_1_62 = fadd double %sum_1_61, %mult_62, !dbg !55 ; [#uses=1 type=double] [debug line = 15:17]
  %tmp = add i12 %j_cast5, %i_col_mid2, !dbg !56  ; [#uses=1 type=i12] [debug line = 17:13]
  %tmp_1 = zext i12 %tmp to i64, !dbg !56         ; [#uses=1 type=i64] [debug line = 17:13]
  %prod_addr = getelementptr [4096 x double]* %prod, i64 0, i64 %tmp_1, !dbg !56 ; [#uses=1 type=double*] [debug line = 17:13]
  store double %sum_1_62, double* %prod_addr, align 8, !dbg !56 ; [debug line = 17:13]
  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_3) nounwind, !dbg !57 ; [#uses=0 type=i32] [debug line = 18:9]
  %j_1 = add i7 1, %j_mid2, !dbg !58              ; [#uses=1 type=i7] [debug line = 9:29]
  call void @llvm.dbg.value(metadata !{i7 %j_1}, i64 0, metadata !59), !dbg !58 ; [debug line = 9:29] [debug variable = j]
  br label %1

; <label>:2                                       ; preds = %1
  ret void, !dbg !61                              ; [debug line = 20:1]
}

; [#uses=1]
define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

; [#uses=65]
define weak i32 @_ssdm_op_SpecRegionEnd(...) {
entry:
  ret i32 0
}

; [#uses=65]
define weak i32 @_ssdm_op_SpecRegionBegin(...) {
entry:
  ret i32 0
}

; [#uses=1]
define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

; [#uses=1]
define weak i32 @_ssdm_op_SpecLoopTripCount(...) {
entry:
  ret i32 0
}

; [#uses=2]
define weak void @_ssdm_op_SpecLoopName(...) nounwind {
entry:
  ret void
}

; [#uses=64]
define weak void @_ssdm_op_SpecFUCore(...) {
entry:
  ret void
}

; [#uses=3]
define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

; [#uses=0]
declare i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7, i32, i32) nounwind readnone

; [#uses=1]
define weak i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2, i7) nounwind readnone {
entry:
  %empty = zext i2 %0 to i9                       ; [#uses=1 type=i9]
  %empty_67 = zext i7 %1 to i9                    ; [#uses=1 type=i9]
  %empty_68 = shl i9 %empty, 7                    ; [#uses=1 type=i9]
  %empty_69 = or i9 %empty_68, %empty_67          ; [#uses=1 type=i9]
  ret i9 %empty_69
}

; [#uses=1]
define weak i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1, i7) nounwind readnone {
entry:
  %empty = zext i1 %0 to i8                       ; [#uses=1 type=i8]
  %empty_70 = zext i7 %1 to i8                    ; [#uses=1 type=i8]
  %empty_71 = shl i8 %empty, 7                    ; [#uses=1 type=i8]
  %empty_72 = or i8 %empty_71, %empty_70          ; [#uses=1 type=i8]
  ret i8 %empty_72
}

; [#uses=1]
define weak i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6, i6) nounwind readnone {
entry:
  %empty = zext i6 %0 to i12                      ; [#uses=1 type=i12]
  %empty_73 = zext i6 %1 to i12                   ; [#uses=1 type=i12]
  %empty_74 = shl i12 %empty, 6                   ; [#uses=1 type=i12]
  %empty_75 = or i12 %empty_74, %empty_73         ; [#uses=1 type=i12]
  ret i12 %empty_75
}

; [#uses=8]
define weak i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5, i7) nounwind readnone {
entry:
  %empty = zext i5 %0 to i12                      ; [#uses=1 type=i12]
  %empty_76 = zext i7 %1 to i12                   ; [#uses=1 type=i12]
  %empty_77 = shl i12 %empty, 7                   ; [#uses=1 type=i12]
  %empty_78 = or i12 %empty_77, %empty_76         ; [#uses=1 type=i12]
  ret i12 %empty_78
}

; [#uses=4]
define weak i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4, i7) nounwind readnone {
entry:
  %empty = zext i4 %0 to i11                      ; [#uses=1 type=i11]
  %empty_79 = zext i7 %1 to i11                   ; [#uses=1 type=i11]
  %empty_80 = shl i11 %empty, 7                   ; [#uses=1 type=i11]
  %empty_81 = or i11 %empty_80, %empty_79         ; [#uses=1 type=i11]
  ret i11 %empty_81
}

; [#uses=2]
define weak i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3, i7) nounwind readnone {
entry:
  %empty = zext i3 %0 to i10                      ; [#uses=1 type=i10]
  %empty_82 = zext i7 %1 to i10                   ; [#uses=1 type=i10]
  %empty_83 = shl i10 %empty, 7                   ; [#uses=1 type=i10]
  %empty_84 = or i10 %empty_83, %empty_82         ; [#uses=1 type=i10]
  ret i10 %empty_84
}

!opencl.kernels = !{!0}
!hls.encrypted.func = !{}
!llvm.map.gv = !{}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 1}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"double*", metadata !"double*", metadata !"double*"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"m1", metadata !"m2", metadata !"prod"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{metadata !8}
!8 = metadata !{i32 0, i32 63, metadata !9}
!9 = metadata !{metadata !10}
!10 = metadata !{metadata !"m1", metadata !11, metadata !"double", i32 0, i32 63}
!11 = metadata !{metadata !12}
!12 = metadata !{i32 0, i32 4095, i32 1}
!13 = metadata !{metadata !14}
!14 = metadata !{i32 0, i32 63, metadata !15}
!15 = metadata !{metadata !16}
!16 = metadata !{metadata !"m2", metadata !11, metadata !"double", i32 0, i32 63}
!17 = metadata !{metadata !18}
!18 = metadata !{i32 0, i32 63, metadata !19}
!19 = metadata !{metadata !20}
!20 = metadata !{metadata !"prod", metadata !11, metadata !"double", i32 0, i32 63}
!21 = metadata !{i32 786689, metadata !22, metadata !"m1", null, i32 3, metadata !30, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!22 = metadata !{i32 786478, i32 0, metadata !23, metadata !"gemm", metadata !"gemm", metadata !"", metadata !23, i32 3, metadata !24, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !28, i32 3} ; [ DW_TAG_subprogram ]
!23 = metadata !{i32 786473, metadata !"gemm.c", metadata !"/home/mattfel/machsuite/gemm/ncubed", null} ; [ DW_TAG_file_type ]
!24 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !25, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!25 = metadata !{null, metadata !26, metadata !26, metadata !26}
!26 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !27} ; [ DW_TAG_pointer_type ]
!27 = metadata !{i32 786468, null, metadata !"double", null, i32 0, i64 64, i64 64, i64 0, i32 0, i32 4} ; [ DW_TAG_base_type ]
!28 = metadata !{metadata !29}
!29 = metadata !{i32 786468}                      ; [ DW_TAG_base_type ]
!30 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 262144, i64 64, i32 0, i32 0, metadata !27, metadata !31, i32 0, i32 0} ; [ DW_TAG_array_type ]
!31 = metadata !{metadata !32}
!32 = metadata !{i32 786465, i64 0, i64 4095}     ; [ DW_TAG_subrange_type ]
!33 = metadata !{i32 3, i32 19, metadata !22, null}
!34 = metadata !{i32 786689, metadata !22, metadata !"m2", null, i32 3, metadata !30, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!35 = metadata !{i32 3, i32 37, metadata !22, null}
!36 = metadata !{i32 786689, metadata !22, metadata !"prod", null, i32 3, metadata !30, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!37 = metadata !{i32 3, i32 55, metadata !22, null}
!38 = metadata !{i32 8, i32 15, metadata !39, null}
!39 = metadata !{i32 786443, metadata !40, i32 8, i32 11, metadata !23, i32 1} ; [ DW_TAG_lexical_block ]
!40 = metadata !{i32 786443, metadata !22, i32 3, i32 68, metadata !23, i32 0} ; [ DW_TAG_lexical_block ]
!41 = metadata !{i32 9, i32 20, metadata !42, null}
!42 = metadata !{i32 786443, metadata !43, i32 9, i32 16, metadata !23, i32 3} ; [ DW_TAG_lexical_block ]
!43 = metadata !{i32 786443, metadata !39, i32 8, i32 29, metadata !23, i32 2} ; [ DW_TAG_lexical_block ]
!44 = metadata !{i32 8, i32 24, metadata !39, null}
!45 = metadata !{i32 10, i32 13, metadata !46, null}
!46 = metadata !{i32 786443, metadata !42, i32 9, i32 34, metadata !23, i32 4} ; [ DW_TAG_lexical_block ]
!47 = metadata !{i32 15, i32 1, metadata !48, null}
!48 = metadata !{i32 786443, metadata !49, i32 14, i32 17, metadata !23, i32 7} ; [ DW_TAG_lexical_block ]
!49 = metadata !{i32 786443, metadata !50, i32 12, i32 37, metadata !23, i32 6} ; [ DW_TAG_lexical_block ]
!50 = metadata !{i32 786443, metadata !46, i32 12, i32 19, metadata !23, i32 5} ; [ DW_TAG_lexical_block ]
!51 = metadata !{i32 9, i32 35, metadata !46, null}
!52 = metadata !{i32 10, i32 1, metadata !46, null}
!53 = metadata !{i32 14, i32 18, metadata !48, null}
!54 = metadata !{i32 17, i32 44, metadata !48, null}
!55 = metadata !{i32 15, i32 17, metadata !49, null}
!56 = metadata !{i32 17, i32 13, metadata !46, null}
!57 = metadata !{i32 18, i32 9, metadata !46, null}
!58 = metadata !{i32 9, i32 29, metadata !42, null}
!59 = metadata !{i32 786688, metadata !40, metadata !"j", metadata !23, i32 4, metadata !60, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!60 = metadata !{i32 786468, null, metadata !"int", null, i32 0, i64 32, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!61 = metadata !{i32 20, i32 1, metadata !40, null}
