

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3'
================================================================
* Date:           Thu May  9 15:23:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_8 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     505|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     261|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     262|     829|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U64  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U65  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U66  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_33ns_32ns_64_1_1_U67  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_4_2_32_1_1_U68        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_6_3_31_1_1_U72        |mux_6_3_31_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_31_1_1_U71        |mux_7_3_31_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_31_1_1_U70        |mux_8_3_31_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_31_1_1_U69        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  16|  0| 261|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_292_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln52_fu_438_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln53_fu_475_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln54_fu_531_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_fu_584_p2     |         +|   0|  0|  71|          64|          64|
    |tmp_1_fu_481_p8        |         -|   0|  0|  10|           3|           3|
    |tmp_2_fu_537_p7        |         -|   0|  0|  10|           3|           3|
    |tmp_9_fu_367_p10       |         -|   0|  0|  12|           5|           4|
    |and_ln55_fu_578_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln46_fu_286_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln52_1_fu_393_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln52_fu_387_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln55_fu_564_p2    |      icmp|   0|  0|  10|           3|           2|
    |or_ln52_fu_399_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln52_fu_425_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln54_fu_518_p3  |    select|   0|  0|  32|           1|          33|
    |select_ln55_fu_570_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |tmp_s_fu_444_p9        |       xor|   0|  0|   3|           3|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 505|         354|         412|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add1237_fu_104           |   9|          2|   64|        128|
    |add1368_fu_108           |   9|          2|   64|        128|
    |add1569_fu_112           |   9|          2|   64|        128|
    |add17310_fu_116          |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_120                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  261|        522|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add1237_fu_104           |  64|   0|   64|          0|
    |add1368_fu_108           |  64|   0|   64|          0|
    |add1569_fu_112           |  64|   0|   64|          0|
    |add17310_fu_116          |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_120                 |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 262|   0|  262|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3|  return value|
|arr_9_reload         |   in|   64|     ap_none|                                      arr_9_reload|        scalar|
|arr_10_reload        |   in|   64|     ap_none|                                     arr_10_reload|        scalar|
|arr_11_reload        |   in|   64|     ap_none|                                     arr_11_reload|        scalar|
|arr_27               |   in|   64|     ap_none|                                            arr_27|        scalar|
|arg1_r_reload        |   in|   32|     ap_none|                                     arg1_r_reload|        scalar|
|arg1_r_1_reload      |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|arg1_r_2_reload      |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload      |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_5_cast        |   in|   31|     ap_none|                                     arg1_r_5_cast|        scalar|
|arg1_r_6_cast        |   in|   31|     ap_none|                                     arg1_r_6_cast|        scalar|
|arg1_r_7_cast        |   in|   31|     ap_none|                                     arg1_r_7_cast|        scalar|
|arg1_r_8_cast        |   in|   31|     ap_none|                                     arg1_r_8_cast|        scalar|
|arg1_r_4_cast        |   in|   31|     ap_none|                                     arg1_r_4_cast|        scalar|
|arg1_r_3_cast        |   in|   31|     ap_none|                                     arg1_r_3_cast|        scalar|
|arg1_r_2_cast        |   in|   31|     ap_none|                                     arg1_r_2_cast|        scalar|
|add17310_out         |  out|   64|      ap_vld|                                      add17310_out|       pointer|
|add17310_out_ap_vld  |  out|    1|      ap_vld|                                      add17310_out|       pointer|
|add1569_out          |  out|   64|      ap_vld|                                       add1569_out|       pointer|
|add1569_out_ap_vld   |  out|    1|      ap_vld|                                       add1569_out|       pointer|
|add1368_out          |  out|   64|      ap_vld|                                       add1368_out|       pointer|
|add1368_out_ap_vld   |  out|    1|      ap_vld|                                       add1368_out|       pointer|
|add1237_out          |  out|   64|      ap_vld|                                       add1237_out|       pointer|
|add1237_out_ap_vld   |  out|    1|      ap_vld|                                       add1237_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

