AArch64 LB+dmb+addr
{
uint64_t x;
0:X3 = x;
1:X4 = x;
uint64_t y;
0:X2 = y;
1:X3 = y;
}
 P0           | P1              ;
 LDR X0, [X3] | LDR X0, [X3]    ;
 DMB SY       | EOR X1,X0,X0    ;
 MOV X1, #1   | MOV X2, #1      ;
 STR X1, [X2] | STR X2, [X1,X4] ;
exists
(0:X0=1 /\ 1:X0=1)
