==39362== Cachegrind, a cache and branch-prediction profiler
==39362== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39362== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39362== Command: ./sift .
==39362== 
--39362-- warning: L3 cache found, using its data for the LL simulation.
--39362-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39362-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39362== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39362== (see section Limitations in user manual)
==39362== NOTE: further instances of this message will not be shown
==39362== 
==39362== I   refs:      3,167,698,658
==39362== I1  misses:            1,836
==39362== LLi misses:            1,822
==39362== I1  miss rate:          0.00%
==39362== LLi miss rate:          0.00%
==39362== 
==39362== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39362== D1  misses:        6,078,536  (  3,795,121 rd   +   2,283,415 wr)
==39362== LLd misses:        4,484,822  (  2,451,823 rd   +   2,032,999 wr)
==39362== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39362== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39362== 
==39362== LL refs:           6,080,372  (  3,796,957 rd   +   2,283,415 wr)
==39362== LL misses:         4,486,644  (  2,453,645 rd   +   2,032,999 wr)
==39362== LL miss rate:            0.1% (        0.1%     +         0.7%  )
