library verilog;
use verilog.vl_types.all;
entity mux_RegDst is
    port(
        rt              : in     vl_logic_vector(4 downto 0);
        rd              : in     vl_logic_vector(4 downto 0);
        RegDst          : in     vl_logic_vector(1 downto 0);
        \out\           : out    vl_logic_vector(4 downto 0)
    );
end mux_RegDst;
