{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1593575631613 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "computer EP2C8F256C6 " "Automatically selected device EP2C8F256C6 for design computer" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1593575631699 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1593575631699 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593575631777 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1593575631784 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C6 " "Device EP2C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575632001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C6 " "Device EP2C15AF256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575632001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C6 " "Device EP2C20F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1593575632001 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593575632001 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575632008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5575 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575632008 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 5576 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1593575632008 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593575632008 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575632013 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[0\] " "Pin aixin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[0] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[1\] " "Pin aixin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[1] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[2\] " "Pin aixin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[2] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[3\] " "Pin aixin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[3] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[4\] " "Pin aixin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[4] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[5\] " "Pin aixin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[5] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[6\] " "Pin aixin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[6] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[7\] " "Pin aixin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[7] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[8\] " "Pin aixin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[8] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[9\] " "Pin aixin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[9] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[10\] " "Pin aixin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[10] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[11\] " "Pin aixin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[11] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[12\] " "Pin aixin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[12] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[13\] " "Pin aixin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[13] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[14\] " "Pin aixin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[14] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[15\] " "Pin aixin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[15] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[16\] " "Pin aixin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[16] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[17\] " "Pin aixin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[17] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[18\] " "Pin aixin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[18] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[19\] " "Pin aixin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[19] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[20\] " "Pin aixin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[20] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[21\] " "Pin aixin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[21] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[22\] " "Pin aixin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[22] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[23\] " "Pin aixin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[23] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[24\] " "Pin aixin\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[24] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[25\] " "Pin aixin\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[25] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[26\] " "Pin aixin\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[26] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[27\] " "Pin aixin\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[27] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[28\] " "Pin aixin\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[28] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[29\] " "Pin aixin\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[29] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[30\] " "Pin aixin\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[30] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aixin\[31\] " "Pin aixin\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { aixin[31] } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aixin[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1593575632080 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1593575632080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "computer.sdc " "Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593575632325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593575632325 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632341 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632341 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux1~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632342 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632342 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632342 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632343 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux4~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632343 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632343 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux5~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632344 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux6~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632344 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632344 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux7~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632345 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632345 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux8~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632346 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux9~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632346 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632346 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux10~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632347 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux11~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632347 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632347 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux12~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632348 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632348 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632348 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632349 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux15~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632349 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632349 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux16~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632350 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux17~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632350 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632350 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux18~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632351 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux19~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632351 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632351 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux20~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632352 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux21~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632352 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux22~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632352 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632352 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux23~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632353 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux24~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632353 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632353 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux25~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632354 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux26~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632354 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632354 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux27~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632355 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux28~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632355 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632355 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux29~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632356 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux30~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632356 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632356 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|datac " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Mux31~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""} { "Warning" "WSTA_SCC_NODE" "cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout " "Node \"cpu_instance\|ex_stage\|alu_instance\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593575632357 ""}  } { { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 25 -1 0 } } { "alu.v" "" { Text "E:/Project/Verilog/computer/alu.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1593575632357 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593575632384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575632563 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575632563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1593575632563 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { reset } } } { "computer.v" "" { Text "E:/Project/Verilog/computer/computer.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/Verilog/computer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593575632563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593575632824 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575632827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593575632827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575632832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593575632837 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1593575632840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1593575632840 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593575632844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593575632966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1593575632970 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593575632970 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1593575632974 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1593575632974 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593575632974 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575632974 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575632974 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575632974 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1593575632974 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1593575632974 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593575632974 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575633022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593575633636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575634956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593575634974 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593575641562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575641562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593575641915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y0 X22_Y9 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } { { "loc" "" { Generic "E:/Project/Verilog/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} 11 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1593575645030 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593575645030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575647523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1593575647525 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593575647525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.86 " "Total time spent on timing analysis during the Fitter is 2.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1593575647613 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575647619 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[0\] 0 " "Pin \"aixin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[1\] 0 " "Pin \"aixin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[2\] 0 " "Pin \"aixin\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[3\] 0 " "Pin \"aixin\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[4\] 0 " "Pin \"aixin\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[5\] 0 " "Pin \"aixin\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[6\] 0 " "Pin \"aixin\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[7\] 0 " "Pin \"aixin\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[8\] 0 " "Pin \"aixin\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[9\] 0 " "Pin \"aixin\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[10\] 0 " "Pin \"aixin\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[11\] 0 " "Pin \"aixin\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[12\] 0 " "Pin \"aixin\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[13\] 0 " "Pin \"aixin\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[14\] 0 " "Pin \"aixin\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[15\] 0 " "Pin \"aixin\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[16\] 0 " "Pin \"aixin\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[17\] 0 " "Pin \"aixin\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[18\] 0 " "Pin \"aixin\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[19\] 0 " "Pin \"aixin\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[20\] 0 " "Pin \"aixin\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[21\] 0 " "Pin \"aixin\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[22\] 0 " "Pin \"aixin\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[23\] 0 " "Pin \"aixin\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[24\] 0 " "Pin \"aixin\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[25\] 0 " "Pin \"aixin\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[26\] 0 " "Pin \"aixin\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[27\] 0 " "Pin \"aixin\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[28\] 0 " "Pin \"aixin\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[29\] 0 " "Pin \"aixin\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[30\] 0 " "Pin \"aixin\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aixin\[31\] 0 " "Pin \"aixin\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1593575647677 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1593575647677 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575648304 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593575648451 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593575649203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593575649380 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1593575649418 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1593575649476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/Verilog/computer/output_files/computer.fit.smsg " "Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593575649767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 398 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593575650337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 11:54:10 2020 " "Processing ended: Wed Jul 01 11:54:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593575650337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593575650337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593575650337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593575650337 ""}
