{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604273291387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 17:28:11 2020 " "Processing started: Sun Nov 01 17:28:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604273291395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273291395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273291396 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1604273291558 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273291617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604273291791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604273291794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/2_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/2_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_one_MUX-structure " "Found design unit 1: two_one_MUX-structure" {  } { { "../ModelSimWork/src/2_1_MUX.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/2_1_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298588 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_one_MUX " "Found entity 1: two_one_MUX" {  } { { "../ModelSimWork/src/2_1_MUX.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/2_1_MUX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273298588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/alu_w_barrel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/alu_w_barrel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_W_Barrel-structure " "Found design unit 1: ALU_W_Barrel-structure" {  } { { "../ModelSimWork/src/ALU_w_Barrel.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298645 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_W_Barrel " "Found entity 1: ALU_W_Barrel" {  } { { "../ModelSimWork/src/ALU_w_Barrel.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273298645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-structure " "Found design unit 1: Barrel_Shifter-structure" {  } { { "../ModelSimWork/src/Barrel_Shifter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../ModelSimWork/src/Barrel_Shifter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273298711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-structure " "Found design unit 1: Full_Adder-structure" {  } { { "../ModelSimWork/src/Full_Adder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Full_Adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "../ModelSimWork/src/Full_Adder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Full_Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273298771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298891 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273298891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mux_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mux_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_32_1-dataflow " "Found design unit 1: Mux_32_1-dataflow" {  } { { "../ModelSimWork/src/Mux_32_1.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Mux_32_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_32_1 " "Found entity 1: Mux_32_1" {  } { { "../ModelSimWork/src/Mux_32_1.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Mux_32_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273298948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273298948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NBit_ALU-mixed " "Found design unit 1: NBit_ALU-mixed" {  } { { "../ModelSimWork/src/NBit_ALU.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299008 ""} { "Info" "ISGN_ENTITY_NAME" "1 NBit_ALU " "Found entity 1: NBit_ALU" {  } { { "../ModelSimWork/src/NBit_ALU.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbitstruct_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbitstruct_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NBitstruct_FullAdder-structure " "Found design unit 1: NBitstruct_FullAdder-structure" {  } { { "../ModelSimWork/src/NBitstruct_FullAdder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299074 ""} { "Info" "ISGN_ENTITY_NAME" "1 NBitstruct_FullAdder " "Found entity 1: NBitstruct_FullAdder" {  } { { "../ModelSimWork/src/NBitstruct_FullAdder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/n_bit_2_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/n_bit_2_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_bit_2_1_MUX-structure " "Found design unit 1: N_bit_2_1_MUX-structure" {  } { { "../ModelSimWork/src/N_bit_2_1_MUX.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/N_bit_2_1_MUX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299134 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_bit_2_1_MUX " "Found entity 1: N_bit_2_1_MUX" {  } { { "../ModelSimWork/src/N_bit_2_1_MUX.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/N_bit_2_1_MUX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbit_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbit_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_dff-mixed " "Found design unit 1: Nbit_dff-mixed" {  } { { "../ModelSimWork/src/Nbit_dff.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Nbit_dff.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_dff " "Found entity 1: Nbit_dff" {  } { { "../ModelSimWork/src/Nbit_dff.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Nbit_dff.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onebitmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onebitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitMux-structure " "Found design unit 1: OnebitMux-structure" {  } { { "../ModelSimWork/src/OnebitMux.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnebitMux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299263 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitMux " "Found entity 1: OnebitMux" {  } { { "../ModelSimWork/src/OnebitMux.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnebitMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onesbit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onesbit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesBit_ALU-mixed " "Found design unit 1: OnesBit_ALU-mixed" {  } { { "../ModelSimWork/src/OnesBit_ALU.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299323 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesBit_ALU " "Found entity 1: OnesBit_ALU" {  } { { "../ModelSimWork/src/OnesBit_ALU.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onesbit_alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onesbit_alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesBit_ALU32-mixed " "Found design unit 1: OnesBit_ALU32-mixed" {  } { { "../ModelSimWork/src/OnesBit_ALU32.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299389 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesBit_ALU32 " "Found entity 1: OnesBit_ALU32" {  } { { "../ModelSimWork/src/OnesBit_ALU32.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-mixed " "Found design unit 1: ProgramCounter-mixed" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299449 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-structure " "Found design unit 1: Register_File-structure" {  } { { "../ModelSimWork/src/Register_File.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299511 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../ModelSimWork/src/Register_File.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ripple_Adder-structure " "Found design unit 1: Ripple_Adder-structure" {  } { { "../ModelSimWork/src/Ripple_Adder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Ripple_Adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ripple_Adder " "Found entity 1: Ripple_Adder" {  } { { "../ModelSimWork/src/Ripple_Adder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Ripple_Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/shiftl_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/shiftl_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftL_2-dataflow " "Found design unit 1: ShiftL_2-dataflow" {  } { { "../ModelSimWork/src/ShiftL_2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ShiftL_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftL_2 " "Found entity 1: ShiftL_2" {  } { { "../ModelSimWork/src/ShiftL_2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ShiftL_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/singlecycleprocessorcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/singlecycleprocessorcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleCycleProcessorControl-mixed " "Found design unit 1: SingleCycleProcessorControl-mixed" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299770 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessorControl " "Found entity 1: SingleCycleProcessorControl" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/aareg_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/aareg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_package " "Found design unit 1: reg_package" {  } { { "../ModelSimWork/src/aareg_package.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/aareg_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299835 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_package-body " "Found design unit 2: reg_package-body" {  } { { "../ModelSimWork/src/aareg_package.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/aareg_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299898 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/decoder_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/decoder_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5_32-dataflow " "Found design unit 1: decoder_5_32-dataflow" {  } { { "../ModelSimWork/src/decoder_5_32.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299964 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "../ModelSimWork/src/decoder_5_32.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273299964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273299964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/extender_16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/extender_16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_16_32-dataflow " "Found design unit 1: extender_16_32-dataflow" {  } { { "../ModelSimWork/src/extender_16_32.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/extender_16_32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300027 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_16_32 " "Found entity 1: extender_16_32" {  } { { "../ModelSimWork/src/extender_16_32.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/extender_16_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300084 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300141 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/n2to1df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/n2to1df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_mux_dataflow-dataflow " "Found design unit 1: nbit_mux_dataflow-dataflow" {  } { { "../ModelSimWork/src/n2to1df.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/n2to1df.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300204 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_mux_dataflow " "Found entity 1: nbit_mux_dataflow" {  } { { "../ModelSimWork/src/n2to1df.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/n2to1df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/norg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/norg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norG-dataflow " "Found design unit 1: norG-dataflow" {  } { { "../ModelSimWork/src/norG.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/norG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300267 ""} { "Info" "ISGN_ENTITY_NAME" "1 norG " "Found entity 1: norG" {  } { { "../ModelSimWork/src/norG.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/norG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/ones_compliment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/ones_compliment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_compliment-structure " "Found design unit 1: ones_compliment-structure" {  } { { "../ModelSimWork/src/ones_compliment.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ones_compliment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_compliment " "Found entity 1: ones_compliment" {  } { { "../ModelSimWork/src/ones_compliment.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ones_compliment.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300396 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/struct_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/struct_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 struct_FullAdder-structure " "Found design unit 1: struct_FullAdder-structure" {  } { { "../ModelSimWork/src/struct_FullAdder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300459 ""} { "Info" "ISGN_ENTITY_NAME" "1 struct_FullAdder " "Found entity 1: struct_FullAdder" {  } { { "../ModelSimWork/src/struct_FullAdder.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/tb2_singlecycleprocessorcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/tb2_singlecycleprocessorcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb2_SingleCycleProcessorControl-structure " "Found design unit 1: tb2_SingleCycleProcessorControl-structure" {  } { { "../ModelSimWork/src/tb2_SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/tb2_SingleCycleProcessorControl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300522 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb2_SingleCycleProcessorControl " "Found entity 1: tb2_SingleCycleProcessorControl" {  } { { "../ModelSimWork/src/tb2_SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/tb2_SingleCycleProcessorControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300582 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604273300582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273300582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604273300633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604273300639 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AdderCout MIPS_Processor.vhd(69) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object \"AdderCout\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604273300642 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_ALUOverflow MIPS_Processor.vhd(69) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object \"o_ALUOverflow\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604273300642 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_ALUCout MIPS_Processor.vhd(69) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object \"o_ALUCout\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604273300642 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AdderCout2 MIPS_Processor.vhd(70) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(70): object \"AdderCout2\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604273300645 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273300783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitstruct_FullAdder NBitstruct_FullAdder:adder " "Elaborating entity \"NBitstruct_FullAdder\" for hierarchy \"NBitstruct_FullAdder:adder\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "adder" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273300876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "struct_FullAdder NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1 " "Elaborating entity \"struct_FullAdder\" for hierarchy \"NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\"" {  } { { "../ModelSimWork/src/NBitstruct_FullAdder.vhd" "\\g_FA:0:FA1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273300953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\|xorg2:xor1\"" {  } { { "../ModelSimWork/src/struct_FullAdder.vhd" "xor1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\|andg2:and1 " "Elaborating entity \"andg2\" for hierarchy \"NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\|andg2:and1\"" {  } { { "../ModelSimWork/src/struct_FullAdder.vhd" "and1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\|org2:org1 " "Elaborating entity \"org2\" for hierarchy \"NBitstruct_FullAdder:adder\|struct_FullAdder:\\g_FA:0:FA1\|org2:org1\"" {  } { { "../ModelSimWork/src/struct_FullAdder.vhd" "org1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftL_2 ShiftL_2:shift2_ext_imm " "Elaborating entity \"ShiftL_2\" for hierarchy \"ShiftL_2:shift2_ext_imm\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "shift2_ext_imm" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg invg:invg_NotALUZero " "Elaborating entity \"invg\" for hierarchy \"invg:invg_NotALUZero\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "invg_NotALUZero" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_MUX two_one_MUX:MuxBranchEq_Ne " "Elaborating entity \"two_one_MUX\" for hierarchy \"two_one_MUX:MuxBranchEq_Ne\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "MuxBranchEq_Ne" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_2_1_MUX N_bit_2_1_MUX:MuxPCPlus4OrBranch " "Elaborating entity \"N_bit_2_1_MUX\" for hierarchy \"N_bit_2_1_MUX:MuxPCPlus4OrBranch\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "MuxPCPlus4OrBranch" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftL_2 ShiftL_2:jumpAddrShift2 " "Elaborating entity \"ShiftL_2\" for hierarchy \"ShiftL_2:jumpAddrShift2\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "jumpAddrShift2" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273301874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "pc" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycleProcessorControl SingleCycleProcessorControl:control " "Elaborating entity \"SingleCycleProcessorControl\" for hierarchy \"SingleCycleProcessorControl:control\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "control" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302213 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302216 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AluControl SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"AluControl\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302216 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302219 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302219 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Alu_Shifter SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"Alu_Shifter\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302219 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302222 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302222 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isJal SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"isJal\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302222 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "logicArith SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"logicArith\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302225 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Left_Right SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"Left_Right\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302225 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LoadUpperImm SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"LoadUpperImm\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302228 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VarShift SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"VarShift\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302228 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_sign SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"zero_sign\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302228 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BranchEq_Ne SingleCycleProcessorControl.vhd(16) " "VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable \"BranchEq_Ne\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604273302231 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchEq_Ne SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"BranchEq_Ne\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302231 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_sign SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"zero_sign\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302231 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VarShift SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"VarShift\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302231 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadUpperImm SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"LoadUpperImm\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302234 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Left_Right SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"Left_Right\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302234 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicArith SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"logicArith\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302234 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isJal SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"isJal\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302234 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"Jump\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302234 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"Branch\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302237 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Shifter SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"Alu_Shifter\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302237 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"RegDst\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302240 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"MemtoReg\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302240 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[0\] SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"AluControl\[0\]\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302240 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[1\] SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"AluControl\[1\]\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302240 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[2\] SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"AluControl\[2\]\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302243 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[3\] SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"AluControl\[3\]\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302243 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc SingleCycleProcessorControl.vhd(16) " "Inferred latch for \"ALUSrc\" at SingleCycleProcessorControl.vhd(16)" {  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273302243 "|MIPS_Processor|SingleCycleProcessorControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_2_1_MUX N_bit_2_1_MUX:MuxRegDst " "Elaborating entity \"N_bit_2_1_MUX\" for hierarchy \"N_bit_2_1_MUX:MuxRegDst\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "MuxRegDst" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RegisterFile " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RegisterFile\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "RegisterFile" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_32 Register_File:RegisterFile\|decoder_5_32:decoder_5_32_1 " "Elaborating entity \"decoder_5_32\" for hierarchy \"Register_File:RegisterFile\|decoder_5_32:decoder_5_32_1\"" {  } { { "../ModelSimWork/src/Register_File.vhd" "decoder_5_32_1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_dff Register_File:RegisterFile\|Nbit_dff:Nbit_dff_0 " "Elaborating entity \"Nbit_dff\" for hierarchy \"Register_File:RegisterFile\|Nbit_dff:Nbit_dff_0\"" {  } { { "../ModelSimWork/src/Register_File.vhd" "Nbit_dff_0" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_1 Register_File:RegisterFile\|Mux_32_1:Mux_32_1_1 " "Elaborating entity \"Mux_32_1\" for hierarchy \"Register_File:RegisterFile\|Mux_32_1:Mux_32_1_1\"" {  } { { "../ModelSimWork/src/Register_File.vhd" "Mux_32_1_1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273302976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_16_32 extender_16_32:extender " "Elaborating entity \"extender_16_32\" for hierarchy \"extender_16_32:extender\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "extender" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_W_Barrel ALU_W_Barrel:AluWithBarrel " "Elaborating entity \"ALU_W_Barrel\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "AluWithBarrel" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBit_ALU ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1 " "Elaborating entity \"NBit_ALU\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\"" {  } { { "../ModelSimWork/src/ALU_w_Barrel.vhd" "NBit_ALU1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesBit_ALU ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|OnesBit_ALU:ob_alu0 " "Elaborating entity \"OnesBit_ALU\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|OnesBit_ALU:ob_alu0\"" {  } { { "../ModelSimWork/src/NBit_ALU.vhd" "ob_alu0" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesBit_ALU32 ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|OnesBit_ALU32:ob_alu1 " "Elaborating entity \"OnesBit_ALU32\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|OnesBit_ALU32:ob_alu1\"" {  } { { "../ModelSimWork/src/NBit_ALU.vhd" "ob_alu1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnebitMux ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|OnesBit_ALU32:ob_alu1\|OnebitMux:g_mux " "Elaborating entity \"OnebitMux\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|OnesBit_ALU32:ob_alu1\|OnebitMux:g_mux\"" {  } { { "../ModelSimWork/src/OnesBit_ALU32.vhd" "g_mux" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norG ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|norG:\\G2:0:norg2 " "Elaborating entity \"norG\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|NBit_ALU:NBit_ALU1\|norG:\\G2:0:norg2\"" {  } { { "../ModelSimWork/src/NBit_ALU.vhd" "\\G2:0:norg2" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter ALU_W_Barrel:AluWithBarrel\|Barrel_Shifter:Barrel_Shifter1 " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|Barrel_Shifter:Barrel_Shifter1\"" {  } { { "../ModelSimWork/src/ALU_w_Barrel.vhd" "Barrel_Shifter1" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_2_1_MUX ALU_W_Barrel:AluWithBarrel\|Barrel_Shifter:Barrel_Shifter1\|N_bit_2_1_MUX:two_one_MUX_select_input " "Elaborating entity \"N_bit_2_1_MUX\" for hierarchy \"ALU_W_Barrel:AluWithBarrel\|Barrel_Shifter:Barrel_Shifter1\|N_bit_2_1_MUX:two_one_MUX_select_input\"" {  } { { "../ModelSimWork/src/Barrel_Shifter.vhd" "two_one_MUX_select_input" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273303953 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604273306646 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604273306646 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604273306646 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1604273307365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|AluControl\[0\] " "Latch SingleCycleProcessorControl:control\|AluControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367539 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|AluControl\[1\] " "Latch SingleCycleProcessorControl:control\|AluControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367542 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|AluControl\[2\] " "Latch SingleCycleProcessorControl:control\|AluControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367545 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|ALUSrc " "Latch SingleCycleProcessorControl:control\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367548 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|zero_sign " "Latch SingleCycleProcessorControl:control\|zero_sign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367548 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|AluControl\[3\] " "Latch SingleCycleProcessorControl:control\|AluControl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367551 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|Left_Right " "Latch SingleCycleProcessorControl:control\|Left_Right has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367554 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|logicArith " "Latch SingleCycleProcessorControl:control\|logicArith has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367557 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|LoadUpperImm " "Latch SingleCycleProcessorControl:control\|LoadUpperImm has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367557 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|VarShift " "Latch SingleCycleProcessorControl:control\|VarShift has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367560 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|Alu_Shifter " "Latch SingleCycleProcessorControl:control\|Alu_Shifter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367560 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|MemtoReg " "Latch SingleCycleProcessorControl:control\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367566 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|isJal " "Latch SingleCycleProcessorControl:control\|isJal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367566 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|RegDst " "Latch SingleCycleProcessorControl:control\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367569 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|Jump " "Latch SingleCycleProcessorControl:control\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[10\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367569 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|Branch " "Latch SingleCycleProcessorControl:control\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[10\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367572 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleCycleProcessorControl:control\|BranchEq_Ne " "Latch SingleCycleProcessorControl:control\|BranchEq_Ne has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:pc\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc\|s_Q\[11\]" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1604273367572 ""}  } { { "../ModelSimWork/src/SingleCycleProcessorControl.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1604273367572 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../ModelSimWork/src/ProgramCounter.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1604273368333 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1604273368336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604273423518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604273480251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604273480251 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604273485678 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604273485678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114657 " "Implemented 114657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604273485694 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604273485694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114558 " "Implemented 114558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604273485694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604273485694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5303 " "Peak virtual memory: 5303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604273485944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 17:31:25 2020 " "Processing ended: Sun Nov 01 17:31:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604273485944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604273485944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604273485944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604273485944 ""}
