
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001654  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08001760  08001760  00002760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001794  08001794  000030d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001794  08001794  000030d4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001794  08001794  000030d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001794  08001794  00002794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001798  08001798  00002798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d4  20000000  0800179c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  200000d4  08001870  000030d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  08001870  00003188  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000030d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002bfb  00000000  00000000  000030fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ec1  00000000  00000000  00005cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003e8  00000000  00000000  00006bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002cd  00000000  00000000  00006fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015964  00000000  00000000  00007275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004c29  00000000  00000000  0001cbd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007bd56  00000000  00000000  00021802  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009d558  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000da4  00000000  00000000  0009d59c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0009e340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d4 	.word	0x200000d4
 8000128:	00000000 	.word	0x00000000
 800012c:	08001748 	.word	0x08001748

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d8 	.word	0x200000d8
 8000148:	08001748 	.word	0x08001748

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	@ (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	@ (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f92b 	bl	80003b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	200f      	movs	r0, #15
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fa38 	bl	80015dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	@ (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	@ (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f935 	bl	8000406 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f90b 	bl	80003ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	@ (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	200000d0 	.word	0x200000d0
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	@ (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	@ (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	@ (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200000f0 	.word	0x200000f0

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	@ (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200000f0 	.word	0x200000f0

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b0a      	ldr	r3, [pc, #40]	@ (8000254 <HAL_Delay+0x44>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000004 	.word	0x20000004

08000258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000258:	b480      	push	{r7}
 800025a:	b085      	sub	sp, #20
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f003 0307 	and.w	r3, r3, #7
 8000266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000268:	4b0c      	ldr	r3, [pc, #48]	@ (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026e:	68ba      	ldr	r2, [r7, #8]
 8000270:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000274:	4013      	ands	r3, r2
 8000276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000280:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000284:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800028a:	4a04      	ldr	r2, [pc, #16]	@ (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	60d3      	str	r3, [r2, #12]
}
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a4:	4b04      	ldr	r3, [pc, #16]	@ (80002b8 <__NVIC_GetPriorityGrouping+0x18>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	0a1b      	lsrs	r3, r3, #8
 80002aa:	f003 0307 	and.w	r3, r3, #7
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	db0a      	blt.n	80002e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	490c      	ldr	r1, [pc, #48]	@ (8000308 <__NVIC_SetPriority+0x4c>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e4:	e00a      	b.n	80002fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4908      	ldr	r1, [pc, #32]	@ (800030c <__NVIC_SetPriority+0x50>)
 80002ec:	79fb      	ldrb	r3, [r7, #7]
 80002ee:	f003 030f 	and.w	r3, r3, #15
 80002f2:	3b04      	subs	r3, #4
 80002f4:	0112      	lsls	r2, r2, #4
 80002f6:	b2d2      	uxtb	r2, r2
 80002f8:	440b      	add	r3, r1
 80002fa:	761a      	strb	r2, [r3, #24]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000e100 	.word	0xe000e100
 800030c:	e000ed00 	.word	0xe000ed00

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	@ 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	f04f 32ff 	mov.w	r2, #4294967295
 8000348:	69bb      	ldr	r3, [r7, #24]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	43da      	mvns	r2, r3
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	401a      	ands	r2, r3
 8000354:	697b      	ldr	r3, [r7, #20]
 8000356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000358:	f04f 31ff 	mov.w	r1, #4294967295
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	fa01 f303 	lsl.w	r3, r1, r3
 8000362:	43d9      	mvns	r1, r3
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000368:	4313      	orrs	r3, r2
         );
}
 800036a:	4618      	mov	r0, r3
 800036c:	3724      	adds	r7, #36	@ 0x24
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3b01      	subs	r3, #1
 8000380:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000384:	d301      	bcc.n	800038a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000386:	2301      	movs	r3, #1
 8000388:	e00f      	b.n	80003aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800038a:	4a0a      	ldr	r2, [pc, #40]	@ (80003b4 <SysTick_Config+0x40>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3b01      	subs	r3, #1
 8000390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000392:	210f      	movs	r1, #15
 8000394:	f04f 30ff 	mov.w	r0, #4294967295
 8000398:	f7ff ff90 	bl	80002bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800039c:	4b05      	ldr	r3, [pc, #20]	@ (80003b4 <SysTick_Config+0x40>)
 800039e:	2200      	movs	r2, #0
 80003a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003a2:	4b04      	ldr	r3, [pc, #16]	@ (80003b4 <SysTick_Config+0x40>)
 80003a4:	2207      	movs	r2, #7
 80003a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a8:	2300      	movs	r3, #0
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	e000e010 	.word	0xe000e010

080003b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f7ff ff49 	bl	8000258 <__NVIC_SetPriorityGrouping>
}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b086      	sub	sp, #24
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	4603      	mov	r3, r0
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
 80003da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003e0:	f7ff ff5e 	bl	80002a0 <__NVIC_GetPriorityGrouping>
 80003e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	6978      	ldr	r0, [r7, #20]
 80003ec:	f7ff ff90 	bl	8000310 <NVIC_EncodePriority>
 80003f0:	4602      	mov	r2, r0
 80003f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f6:	4611      	mov	r1, r2
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff5f 	bl	80002bc <__NVIC_SetPriority>
}
 80003fe:	bf00      	nop
 8000400:	3718      	adds	r7, #24
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	b082      	sub	sp, #8
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040e:	6878      	ldr	r0, [r7, #4]
 8000410:	f7ff ffb0 	bl	8000374 <SysTick_Config>
 8000414:	4603      	mov	r3, r0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000420:	b480      	push	{r7}
 8000422:	b08b      	sub	sp, #44	@ 0x2c
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800042a:	2300      	movs	r3, #0
 800042c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800042e:	2300      	movs	r3, #0
 8000430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000432:	e169      	b.n	8000708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000434:	2201      	movs	r2, #1
 8000436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000438:	fa02 f303 	lsl.w	r3, r2, r3
 800043c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	69fa      	ldr	r2, [r7, #28]
 8000444:	4013      	ands	r3, r2
 8000446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000448:	69ba      	ldr	r2, [r7, #24]
 800044a:	69fb      	ldr	r3, [r7, #28]
 800044c:	429a      	cmp	r2, r3
 800044e:	f040 8158 	bne.w	8000702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	4a9a      	ldr	r2, [pc, #616]	@ (80006c0 <HAL_GPIO_Init+0x2a0>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d05e      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800045c:	4a98      	ldr	r2, [pc, #608]	@ (80006c0 <HAL_GPIO_Init+0x2a0>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d875      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000462:	4a98      	ldr	r2, [pc, #608]	@ (80006c4 <HAL_GPIO_Init+0x2a4>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d058      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000468:	4a96      	ldr	r2, [pc, #600]	@ (80006c4 <HAL_GPIO_Init+0x2a4>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d86f      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800046e:	4a96      	ldr	r2, [pc, #600]	@ (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d052      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000474:	4a94      	ldr	r2, [pc, #592]	@ (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d869      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800047a:	4a94      	ldr	r2, [pc, #592]	@ (80006cc <HAL_GPIO_Init+0x2ac>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d04c      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000480:	4a92      	ldr	r2, [pc, #584]	@ (80006cc <HAL_GPIO_Init+0x2ac>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d863      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000486:	4a92      	ldr	r2, [pc, #584]	@ (80006d0 <HAL_GPIO_Init+0x2b0>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d046      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800048c:	4a90      	ldr	r2, [pc, #576]	@ (80006d0 <HAL_GPIO_Init+0x2b0>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d85d      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000492:	2b12      	cmp	r3, #18
 8000494:	d82a      	bhi.n	80004ec <HAL_GPIO_Init+0xcc>
 8000496:	2b12      	cmp	r3, #18
 8000498:	d859      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800049a:	a201      	add	r2, pc, #4	@ (adr r2, 80004a0 <HAL_GPIO_Init+0x80>)
 800049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a0:	0800051b 	.word	0x0800051b
 80004a4:	080004f5 	.word	0x080004f5
 80004a8:	08000507 	.word	0x08000507
 80004ac:	08000549 	.word	0x08000549
 80004b0:	0800054f 	.word	0x0800054f
 80004b4:	0800054f 	.word	0x0800054f
 80004b8:	0800054f 	.word	0x0800054f
 80004bc:	0800054f 	.word	0x0800054f
 80004c0:	0800054f 	.word	0x0800054f
 80004c4:	0800054f 	.word	0x0800054f
 80004c8:	0800054f 	.word	0x0800054f
 80004cc:	0800054f 	.word	0x0800054f
 80004d0:	0800054f 	.word	0x0800054f
 80004d4:	0800054f 	.word	0x0800054f
 80004d8:	0800054f 	.word	0x0800054f
 80004dc:	0800054f 	.word	0x0800054f
 80004e0:	0800054f 	.word	0x0800054f
 80004e4:	080004fd 	.word	0x080004fd
 80004e8:	08000511 	.word	0x08000511
 80004ec:	4a79      	ldr	r2, [pc, #484]	@ (80006d4 <HAL_GPIO_Init+0x2b4>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d013      	beq.n	800051a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004f2:	e02c      	b.n	800054e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	623b      	str	r3, [r7, #32]
          break;
 80004fa:	e029      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	3304      	adds	r3, #4
 8000502:	623b      	str	r3, [r7, #32]
          break;
 8000504:	e024      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	3308      	adds	r3, #8
 800050c:	623b      	str	r3, [r7, #32]
          break;
 800050e:	e01f      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	330c      	adds	r3, #12
 8000516:	623b      	str	r3, [r7, #32]
          break;
 8000518:	e01a      	b.n	8000550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d102      	bne.n	8000528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000522:	2304      	movs	r3, #4
 8000524:	623b      	str	r3, [r7, #32]
          break;
 8000526:	e013      	b.n	8000550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d105      	bne.n	800053c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000530:	2308      	movs	r3, #8
 8000532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	69fa      	ldr	r2, [r7, #28]
 8000538:	611a      	str	r2, [r3, #16]
          break;
 800053a:	e009      	b.n	8000550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800053c:	2308      	movs	r3, #8
 800053e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	69fa      	ldr	r2, [r7, #28]
 8000544:	615a      	str	r2, [r3, #20]
          break;
 8000546:	e003      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000548:	2300      	movs	r3, #0
 800054a:	623b      	str	r3, [r7, #32]
          break;
 800054c:	e000      	b.n	8000550 <HAL_GPIO_Init+0x130>
          break;
 800054e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	2bff      	cmp	r3, #255	@ 0xff
 8000554:	d801      	bhi.n	800055a <HAL_GPIO_Init+0x13a>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	e001      	b.n	800055e <HAL_GPIO_Init+0x13e>
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3304      	adds	r3, #4
 800055e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000560:	69bb      	ldr	r3, [r7, #24]
 8000562:	2bff      	cmp	r3, #255	@ 0xff
 8000564:	d802      	bhi.n	800056c <HAL_GPIO_Init+0x14c>
 8000566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	e002      	b.n	8000572 <HAL_GPIO_Init+0x152>
 800056c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800056e:	3b08      	subs	r3, #8
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	210f      	movs	r1, #15
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	43db      	mvns	r3, r3
 8000582:	401a      	ands	r2, r3
 8000584:	6a39      	ldr	r1, [r7, #32]
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	fa01 f303 	lsl.w	r3, r1, r3
 800058c:	431a      	orrs	r2, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800059a:	2b00      	cmp	r3, #0
 800059c:	f000 80b1 	beq.w	8000702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a0:	4b4d      	ldr	r3, [pc, #308]	@ (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a4c      	ldr	r2, [pc, #304]	@ (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b4a      	ldr	r3, [pc, #296]	@ (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005b8:	4a48      	ldr	r2, [pc, #288]	@ (80006dc <HAL_GPIO_Init+0x2bc>)
 80005ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005bc:	089b      	lsrs	r3, r3, #2
 80005be:	3302      	adds	r3, #2
 80005c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005c8:	f003 0303 	and.w	r3, r3, #3
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	220f      	movs	r2, #15
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	68fa      	ldr	r2, [r7, #12]
 80005d8:	4013      	ands	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a40      	ldr	r2, [pc, #256]	@ (80006e0 <HAL_GPIO_Init+0x2c0>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d013      	beq.n	800060c <HAL_GPIO_Init+0x1ec>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a3f      	ldr	r2, [pc, #252]	@ (80006e4 <HAL_GPIO_Init+0x2c4>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d00d      	beq.n	8000608 <HAL_GPIO_Init+0x1e8>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a3e      	ldr	r2, [pc, #248]	@ (80006e8 <HAL_GPIO_Init+0x2c8>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d007      	beq.n	8000604 <HAL_GPIO_Init+0x1e4>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a3d      	ldr	r2, [pc, #244]	@ (80006ec <HAL_GPIO_Init+0x2cc>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d101      	bne.n	8000600 <HAL_GPIO_Init+0x1e0>
 80005fc:	2303      	movs	r3, #3
 80005fe:	e006      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000600:	2304      	movs	r3, #4
 8000602:	e004      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000604:	2302      	movs	r3, #2
 8000606:	e002      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000608:	2301      	movs	r3, #1
 800060a:	e000      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 800060c:	2300      	movs	r3, #0
 800060e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000610:	f002 0203 	and.w	r2, r2, #3
 8000614:	0092      	lsls	r2, r2, #2
 8000616:	4093      	lsls	r3, r2
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4313      	orrs	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800061e:	492f      	ldr	r1, [pc, #188]	@ (80006dc <HAL_GPIO_Init+0x2bc>)
 8000620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	3302      	adds	r3, #2
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000634:	2b00      	cmp	r3, #0
 8000636:	d006      	beq.n	8000646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000638:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063a:	689a      	ldr	r2, [r3, #8]
 800063c:	492c      	ldr	r1, [pc, #176]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063e:	69bb      	ldr	r3, [r7, #24]
 8000640:	4313      	orrs	r3, r2
 8000642:	608b      	str	r3, [r1, #8]
 8000644:	e006      	b.n	8000654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000646:	4b2a      	ldr	r3, [pc, #168]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000648:	689a      	ldr	r2, [r3, #8]
 800064a:	69bb      	ldr	r3, [r7, #24]
 800064c:	43db      	mvns	r3, r3
 800064e:	4928      	ldr	r1, [pc, #160]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000650:	4013      	ands	r3, r2
 8000652:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800065c:	2b00      	cmp	r3, #0
 800065e:	d006      	beq.n	800066e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000662:	68da      	ldr	r2, [r3, #12]
 8000664:	4922      	ldr	r1, [pc, #136]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000666:	69bb      	ldr	r3, [r7, #24]
 8000668:	4313      	orrs	r3, r2
 800066a:	60cb      	str	r3, [r1, #12]
 800066c:	e006      	b.n	800067c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800066e:	4b20      	ldr	r3, [pc, #128]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000670:	68da      	ldr	r2, [r3, #12]
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	43db      	mvns	r3, r3
 8000676:	491e      	ldr	r1, [pc, #120]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000678:	4013      	ands	r3, r2
 800067a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000688:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068a:	685a      	ldr	r2, [r3, #4]
 800068c:	4918      	ldr	r1, [pc, #96]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068e:	69bb      	ldr	r3, [r7, #24]
 8000690:	4313      	orrs	r3, r2
 8000692:	604b      	str	r3, [r1, #4]
 8000694:	e006      	b.n	80006a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000696:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000698:	685a      	ldr	r2, [r3, #4]
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	43db      	mvns	r3, r3
 800069e:	4914      	ldr	r1, [pc, #80]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006a0:	4013      	ands	r3, r2
 80006a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d021      	beq.n	80006f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80006b0:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	490e      	ldr	r1, [pc, #56]	@ (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b6:	69bb      	ldr	r3, [r7, #24]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	600b      	str	r3, [r1, #0]
 80006bc:	e021      	b.n	8000702 <HAL_GPIO_Init+0x2e2>
 80006be:	bf00      	nop
 80006c0:	10320000 	.word	0x10320000
 80006c4:	10310000 	.word	0x10310000
 80006c8:	10220000 	.word	0x10220000
 80006cc:	10210000 	.word	0x10210000
 80006d0:	10120000 	.word	0x10120000
 80006d4:	10110000 	.word	0x10110000
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010000 	.word	0x40010000
 80006e0:	40010800 	.word	0x40010800
 80006e4:	40010c00 	.word	0x40010c00
 80006e8:	40011000 	.word	0x40011000
 80006ec:	40011400 	.word	0x40011400
 80006f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80006f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <HAL_GPIO_Init+0x304>)
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4909      	ldr	r1, [pc, #36]	@ (8000724 <HAL_GPIO_Init+0x304>)
 80006fe:	4013      	ands	r3, r2
 8000700:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000704:	3301      	adds	r3, #1
 8000706:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800070e:	fa22 f303 	lsr.w	r3, r2, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	f47f ae8e 	bne.w	8000434 <HAL_GPIO_Init+0x14>
  }
}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	372c      	adds	r7, #44	@ 0x2c
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40010400 	.word	0x40010400

08000728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	887b      	ldrh	r3, [r7, #2]
 800073a:	4013      	ands	r3, r2
 800073c:	2b00      	cmp	r3, #0
 800073e:	d002      	beq.n	8000746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000740:	2301      	movs	r3, #1
 8000742:	73fb      	strb	r3, [r7, #15]
 8000744:	e001      	b.n	800074a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000746:	2300      	movs	r3, #0
 8000748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800074a:	7bfb      	ldrb	r3, [r7, #15]
}
 800074c:	4618      	mov	r0, r3
 800074e:	3714      	adds	r7, #20
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr

08000756 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000756:	b480      	push	{r7}
 8000758:	b083      	sub	sp, #12
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
 800075e:	460b      	mov	r3, r1
 8000760:	807b      	strh	r3, [r7, #2]
 8000762:	4613      	mov	r3, r2
 8000764:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000766:	787b      	ldrb	r3, [r7, #1]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d003      	beq.n	8000774 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800076c:	887a      	ldrh	r2, [r7, #2]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000772:	e003      	b.n	800077c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000774:	887b      	ldrh	r3, [r7, #2]
 8000776:	041a      	lsls	r2, r3, #16
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	611a      	str	r2, [r3, #16]
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr
	...

08000788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d101      	bne.n	800079a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
 8000798:	e272      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	f000 8087 	beq.w	80008b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007a8:	4b92      	ldr	r3, [pc, #584]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f003 030c 	and.w	r3, r3, #12
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d00c      	beq.n	80007ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007b4:	4b8f      	ldr	r3, [pc, #572]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	f003 030c 	and.w	r3, r3, #12
 80007bc:	2b08      	cmp	r3, #8
 80007be:	d112      	bne.n	80007e6 <HAL_RCC_OscConfig+0x5e>
 80007c0:	4b8c      	ldr	r3, [pc, #560]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007cc:	d10b      	bne.n	80007e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ce:	4b89      	ldr	r3, [pc, #548]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d06c      	beq.n	80008b4 <HAL_RCC_OscConfig+0x12c>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d168      	bne.n	80008b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
 80007e4:	e24c      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007ee:	d106      	bne.n	80007fe <HAL_RCC_OscConfig+0x76>
 80007f0:	4b80      	ldr	r3, [pc, #512]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a7f      	ldr	r2, [pc, #508]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80007f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	e02e      	b.n	800085c <HAL_RCC_OscConfig+0xd4>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d10c      	bne.n	8000820 <HAL_RCC_OscConfig+0x98>
 8000806:	4b7b      	ldr	r3, [pc, #492]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a7a      	ldr	r2, [pc, #488]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800080c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000810:	6013      	str	r3, [r2, #0]
 8000812:	4b78      	ldr	r3, [pc, #480]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a77      	ldr	r2, [pc, #476]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000818:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	e01d      	b.n	800085c <HAL_RCC_OscConfig+0xd4>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000828:	d10c      	bne.n	8000844 <HAL_RCC_OscConfig+0xbc>
 800082a:	4b72      	ldr	r3, [pc, #456]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a71      	ldr	r2, [pc, #452]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000834:	6013      	str	r3, [r2, #0]
 8000836:	4b6f      	ldr	r3, [pc, #444]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a6e      	ldr	r2, [pc, #440]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800083c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000840:	6013      	str	r3, [r2, #0]
 8000842:	e00b      	b.n	800085c <HAL_RCC_OscConfig+0xd4>
 8000844:	4b6b      	ldr	r3, [pc, #428]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a6a      	ldr	r2, [pc, #424]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800084a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800084e:	6013      	str	r3, [r2, #0]
 8000850:	4b68      	ldr	r3, [pc, #416]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a67      	ldr	r2, [pc, #412]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800085a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d013      	beq.n	800088c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000864:	f7ff fcca 	bl	80001fc <HAL_GetTick>
 8000868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800086a:	e008      	b.n	800087e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800086c:	f7ff fcc6 	bl	80001fc <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b64      	cmp	r3, #100	@ 0x64
 8000878:	d901      	bls.n	800087e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800087a:	2303      	movs	r3, #3
 800087c:	e200      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800087e:	4b5d      	ldr	r3, [pc, #372]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000886:	2b00      	cmp	r3, #0
 8000888:	d0f0      	beq.n	800086c <HAL_RCC_OscConfig+0xe4>
 800088a:	e014      	b.n	80008b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800088c:	f7ff fcb6 	bl	80001fc <HAL_GetTick>
 8000890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000892:	e008      	b.n	80008a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000894:	f7ff fcb2 	bl	80001fc <HAL_GetTick>
 8000898:	4602      	mov	r2, r0
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	2b64      	cmp	r3, #100	@ 0x64
 80008a0:	d901      	bls.n	80008a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008a2:	2303      	movs	r3, #3
 80008a4:	e1ec      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008a6:	4b53      	ldr	r3, [pc, #332]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d1f0      	bne.n	8000894 <HAL_RCC_OscConfig+0x10c>
 80008b2:	e000      	b.n	80008b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d063      	beq.n	800098a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80008c2:	4b4c      	ldr	r3, [pc, #304]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	f003 030c 	and.w	r3, r3, #12
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d00b      	beq.n	80008e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008ce:	4b49      	ldr	r3, [pc, #292]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 030c 	and.w	r3, r3, #12
 80008d6:	2b08      	cmp	r3, #8
 80008d8:	d11c      	bne.n	8000914 <HAL_RCC_OscConfig+0x18c>
 80008da:	4b46      	ldr	r3, [pc, #280]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d116      	bne.n	8000914 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008e6:	4b43      	ldr	r3, [pc, #268]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <HAL_RCC_OscConfig+0x176>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	691b      	ldr	r3, [r3, #16]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d001      	beq.n	80008fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
 80008fc:	e1c0      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008fe:	4b3d      	ldr	r3, [pc, #244]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	00db      	lsls	r3, r3, #3
 800090c:	4939      	ldr	r1, [pc, #228]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800090e:	4313      	orrs	r3, r2
 8000910:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000912:	e03a      	b.n	800098a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	691b      	ldr	r3, [r3, #16]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d020      	beq.n	800095e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800091c:	4b36      	ldr	r3, [pc, #216]	@ (80009f8 <HAL_RCC_OscConfig+0x270>)
 800091e:	2201      	movs	r2, #1
 8000920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000922:	f7ff fc6b 	bl	80001fc <HAL_GetTick>
 8000926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000928:	e008      	b.n	800093c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800092a:	f7ff fc67 	bl	80001fc <HAL_GetTick>
 800092e:	4602      	mov	r2, r0
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	1ad3      	subs	r3, r2, r3
 8000934:	2b02      	cmp	r3, #2
 8000936:	d901      	bls.n	800093c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000938:	2303      	movs	r3, #3
 800093a:	e1a1      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800093c:	4b2d      	ldr	r3, [pc, #180]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f003 0302 	and.w	r3, r3, #2
 8000944:	2b00      	cmp	r3, #0
 8000946:	d0f0      	beq.n	800092a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000948:	4b2a      	ldr	r3, [pc, #168]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	695b      	ldr	r3, [r3, #20]
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	4927      	ldr	r1, [pc, #156]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000958:	4313      	orrs	r3, r2
 800095a:	600b      	str	r3, [r1, #0]
 800095c:	e015      	b.n	800098a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800095e:	4b26      	ldr	r3, [pc, #152]	@ (80009f8 <HAL_RCC_OscConfig+0x270>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000964:	f7ff fc4a 	bl	80001fc <HAL_GetTick>
 8000968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800096a:	e008      	b.n	800097e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800096c:	f7ff fc46 	bl	80001fc <HAL_GetTick>
 8000970:	4602      	mov	r2, r0
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	2b02      	cmp	r3, #2
 8000978:	d901      	bls.n	800097e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800097a:	2303      	movs	r3, #3
 800097c:	e180      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800097e:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1f0      	bne.n	800096c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f003 0308 	and.w	r3, r3, #8
 8000992:	2b00      	cmp	r3, #0
 8000994:	d03a      	beq.n	8000a0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d019      	beq.n	80009d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800099e:	4b17      	ldr	r3, [pc, #92]	@ (80009fc <HAL_RCC_OscConfig+0x274>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009a4:	f7ff fc2a 	bl	80001fc <HAL_GetTick>
 80009a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009aa:	e008      	b.n	80009be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009ac:	f7ff fc26 	bl	80001fc <HAL_GetTick>
 80009b0:	4602      	mov	r2, r0
 80009b2:	693b      	ldr	r3, [r7, #16]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	2b02      	cmp	r3, #2
 80009b8:	d901      	bls.n	80009be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80009ba:	2303      	movs	r3, #3
 80009bc:	e160      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009be:	4b0d      	ldr	r3, [pc, #52]	@ (80009f4 <HAL_RCC_OscConfig+0x26c>)
 80009c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d0f0      	beq.n	80009ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80009ca:	2001      	movs	r0, #1
 80009cc:	f000 fa9c 	bl	8000f08 <RCC_Delay>
 80009d0:	e01c      	b.n	8000a0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009d2:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <HAL_RCC_OscConfig+0x274>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009d8:	f7ff fc10 	bl	80001fc <HAL_GetTick>
 80009dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009de:	e00f      	b.n	8000a00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009e0:	f7ff fc0c 	bl	80001fc <HAL_GetTick>
 80009e4:	4602      	mov	r2, r0
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	d908      	bls.n	8000a00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009ee:	2303      	movs	r3, #3
 80009f0:	e146      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
 80009f2:	bf00      	nop
 80009f4:	40021000 	.word	0x40021000
 80009f8:	42420000 	.word	0x42420000
 80009fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a00:	4b92      	ldr	r3, [pc, #584]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a04:	f003 0302 	and.w	r3, r3, #2
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d1e9      	bne.n	80009e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f003 0304 	and.w	r3, r3, #4
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	f000 80a6 	beq.w	8000b66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a1e:	4b8b      	ldr	r3, [pc, #556]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d10d      	bne.n	8000a46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a2a:	4b88      	ldr	r3, [pc, #544]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	4a87      	ldr	r2, [pc, #540]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a34:	61d3      	str	r3, [r2, #28]
 8000a36:	4b85      	ldr	r3, [pc, #532]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a42:	2301      	movs	r3, #1
 8000a44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a46:	4b82      	ldr	r3, [pc, #520]	@ (8000c50 <HAL_RCC_OscConfig+0x4c8>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d118      	bne.n	8000a84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a52:	4b7f      	ldr	r3, [pc, #508]	@ (8000c50 <HAL_RCC_OscConfig+0x4c8>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a7e      	ldr	r2, [pc, #504]	@ (8000c50 <HAL_RCC_OscConfig+0x4c8>)
 8000a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a5e:	f7ff fbcd 	bl	80001fc <HAL_GetTick>
 8000a62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a64:	e008      	b.n	8000a78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a66:	f7ff fbc9 	bl	80001fc <HAL_GetTick>
 8000a6a:	4602      	mov	r2, r0
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	2b64      	cmp	r3, #100	@ 0x64
 8000a72:	d901      	bls.n	8000a78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a74:	2303      	movs	r3, #3
 8000a76:	e103      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a78:	4b75      	ldr	r3, [pc, #468]	@ (8000c50 <HAL_RCC_OscConfig+0x4c8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d0f0      	beq.n	8000a66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d106      	bne.n	8000a9a <HAL_RCC_OscConfig+0x312>
 8000a8c:	4b6f      	ldr	r3, [pc, #444]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a8e:	6a1b      	ldr	r3, [r3, #32]
 8000a90:	4a6e      	ldr	r2, [pc, #440]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000a92:	f043 0301 	orr.w	r3, r3, #1
 8000a96:	6213      	str	r3, [r2, #32]
 8000a98:	e02d      	b.n	8000af6 <HAL_RCC_OscConfig+0x36e>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10c      	bne.n	8000abc <HAL_RCC_OscConfig+0x334>
 8000aa2:	4b6a      	ldr	r3, [pc, #424]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000aa4:	6a1b      	ldr	r3, [r3, #32]
 8000aa6:	4a69      	ldr	r2, [pc, #420]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000aa8:	f023 0301 	bic.w	r3, r3, #1
 8000aac:	6213      	str	r3, [r2, #32]
 8000aae:	4b67      	ldr	r3, [pc, #412]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ab0:	6a1b      	ldr	r3, [r3, #32]
 8000ab2:	4a66      	ldr	r2, [pc, #408]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ab4:	f023 0304 	bic.w	r3, r3, #4
 8000ab8:	6213      	str	r3, [r2, #32]
 8000aba:	e01c      	b.n	8000af6 <HAL_RCC_OscConfig+0x36e>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	2b05      	cmp	r3, #5
 8000ac2:	d10c      	bne.n	8000ade <HAL_RCC_OscConfig+0x356>
 8000ac4:	4b61      	ldr	r3, [pc, #388]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a60      	ldr	r2, [pc, #384]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000aca:	f043 0304 	orr.w	r3, r3, #4
 8000ace:	6213      	str	r3, [r2, #32]
 8000ad0:	4b5e      	ldr	r3, [pc, #376]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ad2:	6a1b      	ldr	r3, [r3, #32]
 8000ad4:	4a5d      	ldr	r2, [pc, #372]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	6213      	str	r3, [r2, #32]
 8000adc:	e00b      	b.n	8000af6 <HAL_RCC_OscConfig+0x36e>
 8000ade:	4b5b      	ldr	r3, [pc, #364]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ae0:	6a1b      	ldr	r3, [r3, #32]
 8000ae2:	4a5a      	ldr	r2, [pc, #360]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ae4:	f023 0301 	bic.w	r3, r3, #1
 8000ae8:	6213      	str	r3, [r2, #32]
 8000aea:	4b58      	ldr	r3, [pc, #352]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000aec:	6a1b      	ldr	r3, [r3, #32]
 8000aee:	4a57      	ldr	r2, [pc, #348]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000af0:	f023 0304 	bic.w	r3, r3, #4
 8000af4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d015      	beq.n	8000b2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000afe:	f7ff fb7d 	bl	80001fc <HAL_GetTick>
 8000b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b04:	e00a      	b.n	8000b1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b06:	f7ff fb79 	bl	80001fc <HAL_GetTick>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d901      	bls.n	8000b1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	e0b1      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000b1e:	6a1b      	ldr	r3, [r3, #32]
 8000b20:	f003 0302 	and.w	r3, r3, #2
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0ee      	beq.n	8000b06 <HAL_RCC_OscConfig+0x37e>
 8000b28:	e014      	b.n	8000b54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b2a:	f7ff fb67 	bl	80001fc <HAL_GetTick>
 8000b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b30:	e00a      	b.n	8000b48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b32:	f7ff fb63 	bl	80001fc <HAL_GetTick>
 8000b36:	4602      	mov	r2, r0
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d901      	bls.n	8000b48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b44:	2303      	movs	r3, #3
 8000b46:	e09b      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b48:	4b40      	ldr	r3, [pc, #256]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000b4a:	6a1b      	ldr	r3, [r3, #32]
 8000b4c:	f003 0302 	and.w	r3, r3, #2
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d1ee      	bne.n	8000b32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b54:	7dfb      	ldrb	r3, [r7, #23]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d105      	bne.n	8000b66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000b5c:	69db      	ldr	r3, [r3, #28]
 8000b5e:	4a3b      	ldr	r2, [pc, #236]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000b60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000b64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	69db      	ldr	r3, [r3, #28]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	f000 8087 	beq.w	8000c7e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b70:	4b36      	ldr	r3, [pc, #216]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f003 030c 	and.w	r3, r3, #12
 8000b78:	2b08      	cmp	r3, #8
 8000b7a:	d061      	beq.n	8000c40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	69db      	ldr	r3, [r3, #28]
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d146      	bne.n	8000c12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b84:	4b33      	ldr	r3, [pc, #204]	@ (8000c54 <HAL_RCC_OscConfig+0x4cc>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fb37 	bl	80001fc <HAL_GetTick>
 8000b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b90:	e008      	b.n	8000ba4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b92:	f7ff fb33 	bl	80001fc <HAL_GetTick>
 8000b96:	4602      	mov	r2, r0
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d901      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e06d      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ba4:	4b29      	ldr	r3, [pc, #164]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1f0      	bne.n	8000b92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6a1b      	ldr	r3, [r3, #32]
 8000bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bb8:	d108      	bne.n	8000bcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bba:	4b24      	ldr	r3, [pc, #144]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	4921      	ldr	r1, [pc, #132]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6a19      	ldr	r1, [r3, #32]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	491b      	ldr	r1, [pc, #108]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000be0:	4313      	orrs	r3, r2
 8000be2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000be4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <HAL_RCC_OscConfig+0x4cc>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bea:	f7ff fb07 	bl	80001fc <HAL_GetTick>
 8000bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bf0:	e008      	b.n	8000c04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bf2:	f7ff fb03 	bl	80001fc <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d901      	bls.n	8000c04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	e03d      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c04:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f0      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x46a>
 8000c10:	e035      	b.n	8000c7e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <HAL_RCC_OscConfig+0x4cc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c18:	f7ff faf0 	bl	80001fc <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c20:	f7ff faec 	bl	80001fc <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e026      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <HAL_RCC_OscConfig+0x4c4>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1f0      	bne.n	8000c20 <HAL_RCC_OscConfig+0x498>
 8000c3e:	e01e      	b.n	8000c7e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	69db      	ldr	r3, [r3, #28]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d107      	bne.n	8000c58 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e019      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40007000 	.word	0x40007000
 8000c54:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c58:	4b0b      	ldr	r3, [pc, #44]	@ (8000c88 <HAL_RCC_OscConfig+0x500>)
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6a1b      	ldr	r3, [r3, #32]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	d106      	bne.n	8000c7a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d001      	beq.n	8000c7e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e000      	b.n	8000c80 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000c7e:	2300      	movs	r3, #0
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3718      	adds	r7, #24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40021000 	.word	0x40021000

08000c8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d101      	bne.n	8000ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e0d0      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f003 0307 	and.w	r3, r3, #7
 8000ca8:	683a      	ldr	r2, [r7, #0]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d910      	bls.n	8000cd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cae:	4b67      	ldr	r3, [pc, #412]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f023 0207 	bic.w	r2, r3, #7
 8000cb6:	4965      	ldr	r1, [pc, #404]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cbe:	4b63      	ldr	r3, [pc, #396]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	683a      	ldr	r2, [r7, #0]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d001      	beq.n	8000cd0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	e0b8      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 0302 	and.w	r3, r3, #2
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d020      	beq.n	8000d1e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 0304 	and.w	r3, r3, #4
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d005      	beq.n	8000cf4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ce8:	4b59      	ldr	r3, [pc, #356]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	4a58      	ldr	r2, [pc, #352]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000cee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000cf2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d005      	beq.n	8000d0c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d00:	4b53      	ldr	r3, [pc, #332]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	4a52      	ldr	r2, [pc, #328]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d06:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000d0a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d0c:	4b50      	ldr	r3, [pc, #320]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	494d      	ldr	r1, [pc, #308]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d040      	beq.n	8000dac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d107      	bne.n	8000d42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d32:	4b47      	ldr	r3, [pc, #284]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d115      	bne.n	8000d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e07f      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d107      	bne.n	8000d5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d4a:	4b41      	ldr	r3, [pc, #260]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d109      	bne.n	8000d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e073      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d101      	bne.n	8000d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e06b      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d6a:	4b39      	ldr	r3, [pc, #228]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f023 0203 	bic.w	r2, r3, #3
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	4936      	ldr	r1, [pc, #216]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d7c:	f7ff fa3e 	bl	80001fc <HAL_GetTick>
 8000d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d82:	e00a      	b.n	8000d9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d84:	f7ff fa3a 	bl	80001fc <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e053      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f003 020c 	and.w	r2, r3, #12
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d1eb      	bne.n	8000d84 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000dac:	4b27      	ldr	r3, [pc, #156]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f003 0307 	and.w	r3, r3, #7
 8000db4:	683a      	ldr	r2, [r7, #0]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d210      	bcs.n	8000ddc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dba:	4b24      	ldr	r3, [pc, #144]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f023 0207 	bic.w	r2, r3, #7
 8000dc2:	4922      	ldr	r1, [pc, #136]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dca:	4b20      	ldr	r3, [pc, #128]	@ (8000e4c <HAL_RCC_ClockConfig+0x1c0>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0307 	and.w	r3, r3, #7
 8000dd2:	683a      	ldr	r2, [r7, #0]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d001      	beq.n	8000ddc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e032      	b.n	8000e42 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f003 0304 	and.w	r3, r3, #4
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d008      	beq.n	8000dfa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000de8:	4b19      	ldr	r3, [pc, #100]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	4916      	ldr	r1, [pc, #88]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000df6:	4313      	orrs	r3, r2
 8000df8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 0308 	and.w	r3, r3, #8
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d009      	beq.n	8000e1a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	691b      	ldr	r3, [r3, #16]
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	490e      	ldr	r1, [pc, #56]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000e16:	4313      	orrs	r3, r2
 8000e18:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e1a:	f000 f821 	bl	8000e60 <HAL_RCC_GetSysClockFreq>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <HAL_RCC_ClockConfig+0x1c4>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	091b      	lsrs	r3, r3, #4
 8000e26:	f003 030f 	and.w	r3, r3, #15
 8000e2a:	490a      	ldr	r1, [pc, #40]	@ (8000e54 <HAL_RCC_ClockConfig+0x1c8>)
 8000e2c:	5ccb      	ldrb	r3, [r1, r3]
 8000e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e32:	4a09      	ldr	r2, [pc, #36]	@ (8000e58 <HAL_RCC_ClockConfig+0x1cc>)
 8000e34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e36:	4b09      	ldr	r3, [pc, #36]	@ (8000e5c <HAL_RCC_ClockConfig+0x1d0>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff f99c 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 8000e40:	2300      	movs	r3, #0
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40022000 	.word	0x40022000
 8000e50:	40021000 	.word	0x40021000
 8000e54:	08001784 	.word	0x08001784
 8000e58:	200000d0 	.word	0x200000d0
 8000e5c:	20000000 	.word	0x20000000

08000e60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b087      	sub	sp, #28
 8000e64:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef4 <HAL_RCC_GetSysClockFreq+0x94>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	f003 030c 	and.w	r3, r3, #12
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	d002      	beq.n	8000e90 <HAL_RCC_GetSysClockFreq+0x30>
 8000e8a:	2b08      	cmp	r3, #8
 8000e8c:	d003      	beq.n	8000e96 <HAL_RCC_GetSysClockFreq+0x36>
 8000e8e:	e027      	b.n	8000ee0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e90:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <HAL_RCC_GetSysClockFreq+0x98>)
 8000e92:	613b      	str	r3, [r7, #16]
      break;
 8000e94:	e027      	b.n	8000ee6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	0c9b      	lsrs	r3, r3, #18
 8000e9a:	f003 030f 	and.w	r3, r3, #15
 8000e9e:	4a17      	ldr	r2, [pc, #92]	@ (8000efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8000ea0:	5cd3      	ldrb	r3, [r2, r3]
 8000ea2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d010      	beq.n	8000ed0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <HAL_RCC_GetSysClockFreq+0x94>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	0c5b      	lsrs	r3, r3, #17
 8000eb4:	f003 0301 	and.w	r3, r3, #1
 8000eb8:	4a11      	ldr	r2, [pc, #68]	@ (8000f00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000eba:	5cd3      	ldrb	r3, [r2, r3]
 8000ebc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef8 <HAL_RCC_GetSysClockFreq+0x98>)
 8000ec2:	fb03 f202 	mul.w	r2, r3, r2
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	e004      	b.n	8000eda <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8000f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	613b      	str	r3, [r7, #16]
      break;
 8000ede:	e002      	b.n	8000ee6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ee0:	4b05      	ldr	r3, [pc, #20]	@ (8000ef8 <HAL_RCC_GetSysClockFreq+0x98>)
 8000ee2:	613b      	str	r3, [r7, #16]
      break;
 8000ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000ee6:	693b      	ldr	r3, [r7, #16]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	371c      	adds	r7, #28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	007a1200 	.word	0x007a1200
 8000efc:	08001770 	.word	0x08001770
 8000f00:	08001780 	.word	0x08001780
 8000f04:	003d0900 	.word	0x003d0900

08000f08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f10:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <RCC_Delay+0x34>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <RCC_Delay+0x38>)
 8000f16:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1a:	0a5b      	lsrs	r3, r3, #9
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	fb02 f303 	mul.w	r3, r2, r3
 8000f22:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f24:	bf00      	nop
  }
  while (Delay --);
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	1e5a      	subs	r2, r3, #1
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d1f9      	bne.n	8000f24 <RCC_Delay+0x1c>
}
 8000f30:	bf00      	nop
 8000f32:	bf00      	nop
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	200000d0 	.word	0x200000d0
 8000f40:	10624dd3 	.word	0x10624dd3

08000f44 <main>:
void matrixDrawRow(uint8_t row);
void generateNewGen(uint8_t board[][COLS]);
void copyFrame(uint8_t target[][COLS], uint8_t source[][COLS]);

int main(void)
{
 8000f44:	b590      	push	{r4, r7, lr}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
	HAL_Init();
 8000f4a:	f7ff f8ff 	bl	800014c <HAL_Init>
	SystemClock_Config();
 8000f4e:	f000 fa93 	bl	8001478 <SystemClock_Config>
	MX_GPIO_Init();
 8000f52:	f000 facd 	bl	80014f0 <MX_GPIO_Init>

	// Copy starter screen
	copyFrame(display, initialScreen);
 8000f56:	496a      	ldr	r1, [pc, #424]	@ (8001100 <main+0x1bc>)
 8000f58:	486a      	ldr	r0, [pc, #424]	@ (8001104 <main+0x1c0>)
 8000f5a:	f000 f8e3 	bl	8001124 <copyFrame>

	while (1)
	{
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET){
 8000f5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f62:	4869      	ldr	r0, [pc, #420]	@ (8001108 <main+0x1c4>)
 8000f64:	f7ff fbe0 	bl	8000728 <HAL_GPIO_ReadPin>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d134      	bne.n	8000fd8 <main+0x94>
			if (editMode){
 8000f6e:	4b67      	ldr	r3, [pc, #412]	@ (800110c <main+0x1c8>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d023      	beq.n	8000fbe <main+0x7a>
				// Toggle pixel on button press B if in edit mode
				display[cursorY][cursorX] = !display[cursorY][cursorX];
 8000f76:	4b66      	ldr	r3, [pc, #408]	@ (8001110 <main+0x1cc>)
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4b65      	ldr	r3, [pc, #404]	@ (8001114 <main+0x1d0>)
 8000f7e:	881b      	ldrh	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	4a60      	ldr	r2, [pc, #384]	@ (8001104 <main+0x1c0>)
 8000f84:	460b      	mov	r3, r1
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	440b      	add	r3, r1
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4403      	add	r3, r0
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	bf0c      	ite	eq
 8000f96:	2301      	moveq	r3, #1
 8000f98:	2300      	movne	r3, #0
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	4b5c      	ldr	r3, [pc, #368]	@ (8001110 <main+0x1cc>)
 8000f9e:	881b      	ldrh	r3, [r3, #0]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4b5c      	ldr	r3, [pc, #368]	@ (8001114 <main+0x1d0>)
 8000fa4:	881b      	ldrh	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	4614      	mov	r4, r2
 8000faa:	4a56      	ldr	r2, [pc, #344]	@ (8001104 <main+0x1c0>)
 8000fac:	460b      	mov	r3, r1
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	440b      	add	r3, r1
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4403      	add	r3, r0
 8000fb8:	4622      	mov	r2, r4
 8000fba:	701a      	strb	r2, [r3, #0]
 8000fbc:	e009      	b.n	8000fd2 <main+0x8e>
			} else {
				// Toggle screen power on button press B if not in edit mode
				screenPower = !screenPower;
 8000fbe:	4b56      	ldr	r3, [pc, #344]	@ (8001118 <main+0x1d4>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	bf0c      	ite	eq
 8000fc6:	2301      	moveq	r3, #1
 8000fc8:	2300      	movne	r3, #0
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b52      	ldr	r3, [pc, #328]	@ (8001118 <main+0x1d4>)
 8000fd0:	701a      	strb	r2, [r3, #0]
			}

			HAL_Delay(50);
 8000fd2:	2032      	movs	r0, #50	@ 0x32
 8000fd4:	f7ff f91c 	bl	8000210 <HAL_Delay>
		}

		if (screenPower){
 8000fd8:	4b4f      	ldr	r3, [pc, #316]	@ (8001118 <main+0x1d4>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d0be      	beq.n	8000f5e <main+0x1a>
			// Generate new board if not in edit mode
			if (!editMode){
 8000fe0:	4b4a      	ldr	r3, [pc, #296]	@ (800110c <main+0x1c8>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d102      	bne.n	8000fee <main+0xaa>
				generateNewGen(display);
 8000fe8:	4846      	ldr	r0, [pc, #280]	@ (8001104 <main+0x1c0>)
 8000fea:	f000 f8cd 	bl	8001188 <generateNewGen>
			}

			// Trigger edit mode on button press A
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET){
 8000fee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ff2:	4845      	ldr	r0, [pc, #276]	@ (8001108 <main+0x1c4>)
 8000ff4:	f7ff fb98 	bl	8000728 <HAL_GPIO_ReadPin>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d10c      	bne.n	8001018 <main+0xd4>
				editMode = !editMode;
 8000ffe:	4b43      	ldr	r3, [pc, #268]	@ (800110c <main+0x1c8>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b00      	cmp	r3, #0
 8001004:	bf0c      	ite	eq
 8001006:	2301      	moveq	r3, #1
 8001008:	2300      	movne	r3, #0
 800100a:	b2db      	uxtb	r3, r3
 800100c:	461a      	mov	r2, r3
 800100e:	4b3f      	ldr	r3, [pc, #252]	@ (800110c <main+0x1c8>)
 8001010:	701a      	strb	r2, [r3, #0]
				HAL_Delay(50);
 8001012:	2032      	movs	r0, #50	@ 0x32
 8001014:	f7ff f8fc 	bl	8000210 <HAL_Delay>
			}

			// Button press Left
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET && cursorX >= 1){
 8001018:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800101c:	483f      	ldr	r0, [pc, #252]	@ (800111c <main+0x1d8>)
 800101e:	f7ff fb83 	bl	8000728 <HAL_GPIO_ReadPin>
 8001022:	4603      	mov	r3, r0
 8001024:	2b01      	cmp	r3, #1
 8001026:	d10c      	bne.n	8001042 <main+0xfe>
 8001028:	4b3a      	ldr	r3, [pc, #232]	@ (8001114 <main+0x1d0>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d008      	beq.n	8001042 <main+0xfe>
				cursorX--;
 8001030:	4b38      	ldr	r3, [pc, #224]	@ (8001114 <main+0x1d0>)
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	3b01      	subs	r3, #1
 8001036:	b29a      	uxth	r2, r3
 8001038:	4b36      	ldr	r3, [pc, #216]	@ (8001114 <main+0x1d0>)
 800103a:	801a      	strh	r2, [r3, #0]
				HAL_Delay(50);
 800103c:	2032      	movs	r0, #50	@ 0x32
 800103e:	f7ff f8e7 	bl	8000210 <HAL_Delay>
			}

			// Button press Right
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_SET && cursorX <= 10){
 8001042:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001046:	4835      	ldr	r0, [pc, #212]	@ (800111c <main+0x1d8>)
 8001048:	f7ff fb6e 	bl	8000728 <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b01      	cmp	r3, #1
 8001050:	d10c      	bne.n	800106c <main+0x128>
 8001052:	4b30      	ldr	r3, [pc, #192]	@ (8001114 <main+0x1d0>)
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	2b0a      	cmp	r3, #10
 8001058:	d808      	bhi.n	800106c <main+0x128>
				cursorX++;
 800105a:	4b2e      	ldr	r3, [pc, #184]	@ (8001114 <main+0x1d0>)
 800105c:	881b      	ldrh	r3, [r3, #0]
 800105e:	3301      	adds	r3, #1
 8001060:	b29a      	uxth	r2, r3
 8001062:	4b2c      	ldr	r3, [pc, #176]	@ (8001114 <main+0x1d0>)
 8001064:	801a      	strh	r2, [r3, #0]
				HAL_Delay(50);
 8001066:	2032      	movs	r0, #50	@ 0x32
 8001068:	f7ff f8d2 	bl	8000210 <HAL_Delay>
			}

			// Button press Up
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET && cursorY >= 1){
 800106c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001070:	482a      	ldr	r0, [pc, #168]	@ (800111c <main+0x1d8>)
 8001072:	f7ff fb59 	bl	8000728 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b01      	cmp	r3, #1
 800107a:	d10c      	bne.n	8001096 <main+0x152>
 800107c:	4b24      	ldr	r3, [pc, #144]	@ (8001110 <main+0x1cc>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d008      	beq.n	8001096 <main+0x152>
				cursorY--;
 8001084:	4b22      	ldr	r3, [pc, #136]	@ (8001110 <main+0x1cc>)
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	3b01      	subs	r3, #1
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b20      	ldr	r3, [pc, #128]	@ (8001110 <main+0x1cc>)
 800108e:	801a      	strh	r2, [r3, #0]
				HAL_Delay(50);
 8001090:	2032      	movs	r0, #50	@ 0x32
 8001092:	f7ff f8bd 	bl	8000210 <HAL_Delay>
			}

			// Button press Down
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET && cursorY <= 10){
 8001096:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800109a:	4820      	ldr	r0, [pc, #128]	@ (800111c <main+0x1d8>)
 800109c:	f7ff fb44 	bl	8000728 <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d10c      	bne.n	80010c0 <main+0x17c>
 80010a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <main+0x1cc>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	2b0a      	cmp	r3, #10
 80010ac:	d808      	bhi.n	80010c0 <main+0x17c>
				cursorY++;
 80010ae:	4b18      	ldr	r3, [pc, #96]	@ (8001110 <main+0x1cc>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <main+0x1cc>)
 80010b8:	801a      	strh	r2, [r3, #0]
				HAL_Delay(50);
 80010ba:	2032      	movs	r0, #50	@ 0x32
 80010bc:	f7ff f8a8 	bl	8000210 <HAL_Delay>
			}

			// Refresh screen if screenPower is on
			for (uint16_t i = 0; i < 6; i++){
 80010c0:	2300      	movs	r3, #0
 80010c2:	80fb      	strh	r3, [r7, #6]
 80010c4:	e018      	b.n	80010f8 <main+0x1b4>
				cursorFlash++;
 80010c6:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <main+0x1dc>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	3301      	adds	r3, #1
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <main+0x1dc>)
 80010d0:	701a      	strb	r2, [r3, #0]
				for (uint8_t r = 0; r < ROWS; r++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	717b      	strb	r3, [r7, #5]
 80010d6:	e009      	b.n	80010ec <main+0x1a8>
				{
					matrixDrawRow(r);
 80010d8:	797b      	ldrb	r3, [r7, #5]
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f93e 	bl	800135c <matrixDrawRow>
					HAL_Delay(1);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f7ff f895 	bl	8000210 <HAL_Delay>
				for (uint8_t r = 0; r < ROWS; r++)
 80010e6:	797b      	ldrb	r3, [r7, #5]
 80010e8:	3301      	adds	r3, #1
 80010ea:	717b      	strb	r3, [r7, #5]
 80010ec:	797b      	ldrb	r3, [r7, #5]
 80010ee:	2b0b      	cmp	r3, #11
 80010f0:	d9f2      	bls.n	80010d8 <main+0x194>
			for (uint16_t i = 0; i < 6; i++){
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	3301      	adds	r3, #1
 80010f6:	80fb      	strh	r3, [r7, #6]
 80010f8:	88fb      	ldrh	r3, [r7, #6]
 80010fa:	2b05      	cmp	r3, #5
 80010fc:	d9e3      	bls.n	80010c6 <main+0x182>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET){
 80010fe:	e72e      	b.n	8000f5e <main+0x1a>
 8001100:	20000008 	.word	0x20000008
 8001104:	200000f4 	.word	0x200000f4
 8001108:	40010800 	.word	0x40010800
 800110c:	20000184 	.word	0x20000184
 8001110:	200000cc 	.word	0x200000cc
 8001114:	200000ca 	.word	0x200000ca
 8001118:	200000c8 	.word	0x200000c8
 800111c:	40010c00 	.word	0x40010c00
 8001120:	20000185 	.word	0x20000185

08001124 <copyFrame>:
			}
		}
	}
}

void copyFrame(uint8_t target[][COLS], uint8_t source[][COLS]){
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
    for (uint8_t y = 0; y < ROWS; y++) {
 800112e:	2300      	movs	r3, #0
 8001130:	73fb      	strb	r3, [r7, #15]
 8001132:	e01f      	b.n	8001174 <copyFrame+0x50>
        for (uint8_t x = 0; x < COLS; x++) {
 8001134:	2300      	movs	r3, #0
 8001136:	73bb      	strb	r3, [r7, #14]
 8001138:	e016      	b.n	8001168 <copyFrame+0x44>
            target[y][x] = source[y][x];
 800113a:	7bfa      	ldrb	r2, [r7, #15]
 800113c:	4613      	mov	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	4413      	add	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	461a      	mov	r2, r3
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	1898      	adds	r0, r3, r2
 800114a:	7bb9      	ldrb	r1, [r7, #14]
 800114c:	7bfa      	ldrb	r2, [r7, #15]
 800114e:	4613      	mov	r3, r2
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	4413      	add	r3, r2
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	461a      	mov	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	441a      	add	r2, r3
 800115c:	7bbb      	ldrb	r3, [r7, #14]
 800115e:	5c41      	ldrb	r1, [r0, r1]
 8001160:	54d1      	strb	r1, [r2, r3]
        for (uint8_t x = 0; x < COLS; x++) {
 8001162:	7bbb      	ldrb	r3, [r7, #14]
 8001164:	3301      	adds	r3, #1
 8001166:	73bb      	strb	r3, [r7, #14]
 8001168:	7bbb      	ldrb	r3, [r7, #14]
 800116a:	2b0b      	cmp	r3, #11
 800116c:	d9e5      	bls.n	800113a <copyFrame+0x16>
    for (uint8_t y = 0; y < ROWS; y++) {
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	3301      	adds	r3, #1
 8001172:	73fb      	strb	r3, [r7, #15]
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	2b0b      	cmp	r3, #11
 8001178:	d9dc      	bls.n	8001134 <copyFrame+0x10>
        }
    }
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
	...

08001188 <generateNewGen>:

void generateNewGen(uint8_t board[][COLS]){
 8001188:	b580      	push	{r7, lr}
 800118a:	b0ae      	sub	sp, #184	@ 0xb8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	uint8_t newGen[ROWS][COLS];

	uint8_t xDirs[8] = {0, 1, 0, -1, 1, -1, 1, -1};
 8001190:	4a6f      	ldr	r2, [pc, #444]	@ (8001350 <generateNewGen+0x1c8>)
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	e892 0003 	ldmia.w	r2, {r0, r1}
 800119a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t yDirs[8] = {1, 0, -1, 0, 1, -1, -1, 1};
 800119e:	4a6d      	ldr	r2, [pc, #436]	@ (8001354 <generateNewGen+0x1cc>)
 80011a0:	f107 030c 	add.w	r3, r7, #12
 80011a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011a8:	e883 0003 	stmia.w	r3, {r0, r1}

	for (uint8_t y = 0; y < ROWS; y++){
 80011ac:	2300      	movs	r3, #0
 80011ae:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 80011b2:	e0bd      	b.n	8001330 <generateNewGen+0x1a8>
		for (uint8_t x = 0; x < COLS; x++){
 80011b4:	2300      	movs	r3, #0
 80011b6:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 80011ba:	e0af      	b.n	800131c <generateNewGen+0x194>
			int alive = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

			for(uint8_t i = 0; i < 8; i++){
 80011c2:	2300      	movs	r3, #0
 80011c4:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 80011c8:	e03f      	b.n	800124a <generateNewGen+0xc2>
				int8_t xN = x + xDirs[i];
 80011ca:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80011ce:	33b8      	adds	r3, #184	@ 0xb8
 80011d0:	443b      	add	r3, r7
 80011d2:	f813 2ca4 	ldrb.w	r2, [r3, #-164]
 80011d6:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80011da:	4413      	add	r3, r2
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
				int8_t yN = y + yDirs[i];
 80011e2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80011e6:	33b8      	adds	r3, #184	@ 0xb8
 80011e8:	443b      	add	r3, r7
 80011ea:	f813 2cac 	ldrb.w	r2, [r3, #-172]
 80011ee:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80011f2:	4413      	add	r3, r2
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad

				if (xN >= 0 && xN < COLS && yN >= 0 && yN < ROWS && (board[yN][xN] == 1)){
 80011fa:	f997 30ae 	ldrsb.w	r3, [r7, #174]	@ 0xae
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db1e      	blt.n	8001240 <generateNewGen+0xb8>
 8001202:	f997 30ae 	ldrsb.w	r3, [r7, #174]	@ 0xae
 8001206:	2b0b      	cmp	r3, #11
 8001208:	dc1a      	bgt.n	8001240 <generateNewGen+0xb8>
 800120a:	f997 30ad 	ldrsb.w	r3, [r7, #173]	@ 0xad
 800120e:	2b00      	cmp	r3, #0
 8001210:	db16      	blt.n	8001240 <generateNewGen+0xb8>
 8001212:	f997 30ad 	ldrsb.w	r3, [r7, #173]	@ 0xad
 8001216:	2b0b      	cmp	r3, #11
 8001218:	dc12      	bgt.n	8001240 <generateNewGen+0xb8>
 800121a:	f997 20ad 	ldrsb.w	r2, [r7, #173]	@ 0xad
 800121e:	4613      	mov	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	441a      	add	r2, r3
 800122c:	f997 30ae 	ldrsb.w	r3, [r7, #174]	@ 0xae
 8001230:	5cd3      	ldrb	r3, [r2, r3]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d104      	bne.n	8001240 <generateNewGen+0xb8>
					alive++;
 8001236:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800123a:	3301      	adds	r3, #1
 800123c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
			for(uint8_t i = 0; i < 8; i++){
 8001240:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001244:	3301      	adds	r3, #1
 8001246:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 800124a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800124e:	2b07      	cmp	r3, #7
 8001250:	d9bb      	bls.n	80011ca <generateNewGen+0x42>
				}
			}

			if (board[y][x] == 1 && (alive < 2 || alive > 3)){
 8001252:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8001256:	4613      	mov	r3, r2
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	4413      	add	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	461a      	mov	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	441a      	add	r2, r3
 8001264:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001268:	5cd3      	ldrb	r3, [r2, r3]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d116      	bne.n	800129c <generateNewGen+0x114>
 800126e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001272:	2b01      	cmp	r3, #1
 8001274:	dd03      	ble.n	800127e <generateNewGen+0xf6>
 8001276:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800127a:	2b03      	cmp	r3, #3
 800127c:	dd0e      	ble.n	800129c <generateNewGen+0x114>
				newGen[y][x] = 0;
 800127e:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8001282:	f897 10b6 	ldrb.w	r1, [r7, #182]	@ 0xb6
 8001286:	4613      	mov	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4413      	add	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	33b8      	adds	r3, #184	@ 0xb8
 8001290:	443b      	add	r3, r7
 8001292:	440b      	add	r3, r1
 8001294:	3b9c      	subs	r3, #156	@ 0x9c
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	e03a      	b.n	8001312 <generateNewGen+0x18a>
			} else if (board[y][x] == 0 && alive == 3){
 800129c:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 80012a0:	4613      	mov	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	4413      	add	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	461a      	mov	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	441a      	add	r2, r3
 80012ae:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80012b2:	5cd3      	ldrb	r3, [r2, r3]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d112      	bne.n	80012de <generateNewGen+0x156>
 80012b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80012bc:	2b03      	cmp	r3, #3
 80012be:	d10e      	bne.n	80012de <generateNewGen+0x156>
				newGen[y][x] = 1;
 80012c0:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 80012c4:	f897 10b6 	ldrb.w	r1, [r7, #182]	@ 0xb6
 80012c8:	4613      	mov	r3, r2
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	4413      	add	r3, r2
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	33b8      	adds	r3, #184	@ 0xb8
 80012d2:	443b      	add	r3, r7
 80012d4:	440b      	add	r3, r1
 80012d6:	3b9c      	subs	r3, #156	@ 0x9c
 80012d8:	2201      	movs	r2, #1
 80012da:	701a      	strb	r2, [r3, #0]
 80012dc:	e019      	b.n	8001312 <generateNewGen+0x18a>
			} else {
				newGen[y][x] = board[y][x];
 80012de:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 80012e2:	4613      	mov	r3, r2
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	4413      	add	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	461a      	mov	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	1898      	adds	r0, r3, r2
 80012f0:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80012f4:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 80012f8:	f897 10b6 	ldrb.w	r1, [r7, #182]	@ 0xb6
 80012fc:	5cc0      	ldrb	r0, [r0, r3]
 80012fe:	4613      	mov	r3, r2
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	4413      	add	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	33b8      	adds	r3, #184	@ 0xb8
 8001308:	443b      	add	r3, r7
 800130a:	440b      	add	r3, r1
 800130c:	3b9c      	subs	r3, #156	@ 0x9c
 800130e:	4602      	mov	r2, r0
 8001310:	701a      	strb	r2, [r3, #0]
		for (uint8_t x = 0; x < COLS; x++){
 8001312:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001316:	3301      	adds	r3, #1
 8001318:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 800131c:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001320:	2b0b      	cmp	r3, #11
 8001322:	f67f af4b 	bls.w	80011bc <generateNewGen+0x34>
	for (uint8_t y = 0; y < ROWS; y++){
 8001326:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800132a:	3301      	adds	r3, #1
 800132c:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8001330:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8001334:	2b0b      	cmp	r3, #11
 8001336:	f67f af3d 	bls.w	80011b4 <generateNewGen+0x2c>
			}
		}
	}

    copyFrame(display,newGen);
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	4619      	mov	r1, r3
 8001340:	4805      	ldr	r0, [pc, #20]	@ (8001358 <generateNewGen+0x1d0>)
 8001342:	f7ff feef 	bl	8001124 <copyFrame>
}
 8001346:	bf00      	nop
 8001348:	37b8      	adds	r7, #184	@ 0xb8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	08001760 	.word	0x08001760
 8001354:	08001768 	.word	0x08001768
 8001358:	200000f4 	.word	0x200000f4

0800135c <matrixDrawRow>:

void matrixDrawRow(uint8_t row)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
	// Turn all rows off
    for (int r = 0; r < ROWS; r++)
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	e00b      	b.n	8001384 <matrixDrawRow+0x28>
        HAL_GPIO_WritePin(GPIOB, rowPins[r], GPIO_PIN_RESET);
 800136c:	4a39      	ldr	r2, [pc, #228]	@ (8001454 <matrixDrawRow+0xf8>)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001374:	2200      	movs	r2, #0
 8001376:	4619      	mov	r1, r3
 8001378:	4837      	ldr	r0, [pc, #220]	@ (8001458 <matrixDrawRow+0xfc>)
 800137a:	f7ff f9ec 	bl	8000756 <HAL_GPIO_WritePin>
    for (int r = 0; r < ROWS; r++)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	3301      	adds	r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b0b      	cmp	r3, #11
 8001388:	ddf0      	ble.n	800136c <matrixDrawRow+0x10>

    for (int c = 0; c < COLS; c++)
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	e051      	b.n	8001434 <matrixDrawRow+0xd8>
    {
    	if (row == cursorY && c == cursorX && editMode){
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	b29a      	uxth	r2, r3
 8001394:	4b31      	ldr	r3, [pc, #196]	@ (800145c <matrixDrawRow+0x100>)
 8001396:	881b      	ldrh	r3, [r3, #0]
 8001398:	429a      	cmp	r2, r3
 800139a:	d129      	bne.n	80013f0 <matrixDrawRow+0x94>
 800139c:	4b30      	ldr	r3, [pc, #192]	@ (8001460 <matrixDrawRow+0x104>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d123      	bne.n	80013f0 <matrixDrawRow+0x94>
 80013a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001464 <matrixDrawRow+0x108>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d01f      	beq.n	80013f0 <matrixDrawRow+0x94>
        	// Blink cursor on edit mode
			if (cursorFlash >= 8){
 80013b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001468 <matrixDrawRow+0x10c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b07      	cmp	r3, #7
 80013b6:	d903      	bls.n	80013c0 <matrixDrawRow+0x64>
				cursorFlash = 0;
 80013b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001468 <matrixDrawRow+0x10c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
			if (cursorFlash >= 8){
 80013be:	e036      	b.n	800142e <matrixDrawRow+0xd2>
			} else if (cursorFlash >= 4){
 80013c0:	4b29      	ldr	r3, [pc, #164]	@ (8001468 <matrixDrawRow+0x10c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b03      	cmp	r3, #3
 80013c6:	d909      	bls.n	80013dc <matrixDrawRow+0x80>
				HAL_GPIO_WritePin(GPIOA, colPins[c], GPIO_PIN_RESET); // LED ON
 80013c8:	4a28      	ldr	r2, [pc, #160]	@ (800146c <matrixDrawRow+0x110>)
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013d0:	2200      	movs	r2, #0
 80013d2:	4619      	mov	r1, r3
 80013d4:	4826      	ldr	r0, [pc, #152]	@ (8001470 <matrixDrawRow+0x114>)
 80013d6:	f7ff f9be 	bl	8000756 <HAL_GPIO_WritePin>
			if (cursorFlash >= 8){
 80013da:	e028      	b.n	800142e <matrixDrawRow+0xd2>
			} else {
				HAL_GPIO_WritePin(GPIOA, colPins[c], GPIO_PIN_SET);   // LED OFF
 80013dc:	4a23      	ldr	r2, [pc, #140]	@ (800146c <matrixDrawRow+0x110>)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e4:	2201      	movs	r2, #1
 80013e6:	4619      	mov	r1, r3
 80013e8:	4821      	ldr	r0, [pc, #132]	@ (8001470 <matrixDrawRow+0x114>)
 80013ea:	f7ff f9b4 	bl	8000756 <HAL_GPIO_WritePin>
			if (cursorFlash >= 8){
 80013ee:	e01e      	b.n	800142e <matrixDrawRow+0xd2>
			}
		} else {
			// Normal behavior
			if (display[row][c])
 80013f0:	79fa      	ldrb	r2, [r7, #7]
 80013f2:	4920      	ldr	r1, [pc, #128]	@ (8001474 <matrixDrawRow+0x118>)
 80013f4:	4613      	mov	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4413      	add	r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	18ca      	adds	r2, r1, r3
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	4413      	add	r3, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d009      	beq.n	800141c <matrixDrawRow+0xc0>
				HAL_GPIO_WritePin(GPIOA, colPins[c], GPIO_PIN_RESET); // LED ON
 8001408:	4a18      	ldr	r2, [pc, #96]	@ (800146c <matrixDrawRow+0x110>)
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001410:	2200      	movs	r2, #0
 8001412:	4619      	mov	r1, r3
 8001414:	4816      	ldr	r0, [pc, #88]	@ (8001470 <matrixDrawRow+0x114>)
 8001416:	f7ff f99e 	bl	8000756 <HAL_GPIO_WritePin>
 800141a:	e008      	b.n	800142e <matrixDrawRow+0xd2>
			else
				HAL_GPIO_WritePin(GPIOA, colPins[c], GPIO_PIN_SET);   // LED OFF
 800141c:	4a13      	ldr	r2, [pc, #76]	@ (800146c <matrixDrawRow+0x110>)
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001424:	2201      	movs	r2, #1
 8001426:	4619      	mov	r1, r3
 8001428:	4811      	ldr	r0, [pc, #68]	@ (8001470 <matrixDrawRow+0x114>)
 800142a:	f7ff f994 	bl	8000756 <HAL_GPIO_WritePin>
    for (int c = 0; c < COLS; c++)
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	3301      	adds	r3, #1
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	2b0b      	cmp	r3, #11
 8001438:	ddaa      	ble.n	8001390 <matrixDrawRow+0x34>
    	}
	}

    HAL_GPIO_WritePin(GPIOB, rowPins[row], GPIO_PIN_SET);
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	4a05      	ldr	r2, [pc, #20]	@ (8001454 <matrixDrawRow+0xf8>)
 800143e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001442:	2201      	movs	r2, #1
 8001444:	4619      	mov	r1, r3
 8001446:	4804      	ldr	r0, [pc, #16]	@ (8001458 <matrixDrawRow+0xfc>)
 8001448:	f7ff f985 	bl	8000756 <HAL_GPIO_WritePin>
}
 800144c:	bf00      	nop
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000098 	.word	0x20000098
 8001458:	40010c00 	.word	0x40010c00
 800145c:	200000cc 	.word	0x200000cc
 8001460:	200000ca 	.word	0x200000ca
 8001464:	20000184 	.word	0x20000184
 8001468:	20000185 	.word	0x20000185
 800146c:	200000b0 	.word	0x200000b0
 8001470:	40010800 	.word	0x40010800
 8001474:	200000f4 	.word	0x200000f4

08001478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b090      	sub	sp, #64	@ 0x40
 800147c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147e:	f107 0318 	add.w	r3, r7, #24
 8001482:	2228      	movs	r2, #40	@ 0x28
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f000 f931 	bl	80016ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800149a:	2302      	movs	r3, #2
 800149c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149e:	2301      	movs	r3, #1
 80014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a2:	2310      	movs	r3, #16
 80014a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014aa:	f107 0318 	add.w	r3, r7, #24
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f96a 	bl	8000788 <HAL_RCC_OscConfig>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <SystemClock_Config+0x46>
  {
    Error_Handler();
 80014ba:	f000 f889 	bl	80015d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014be:	230f      	movs	r3, #15
 80014c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ce:	2300      	movs	r3, #0
 80014d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fbd8 	bl	8000c8c <HAL_RCC_ClockConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80014e2:	f000 f875 	bl	80015d0 <Error_Handler>
  }
}
 80014e6:	bf00      	nop
 80014e8:	3740      	adds	r7, #64	@ 0x40
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <MX_GPIO_Init+0xd4>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a2e      	ldr	r2, [pc, #184]	@ (80015c4 <MX_GPIO_Init+0xd4>)
 800150a:	f043 0304 	orr.w	r3, r3, #4
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b2c      	ldr	r3, [pc, #176]	@ (80015c4 <MX_GPIO_Init+0xd4>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151c:	4b29      	ldr	r3, [pc, #164]	@ (80015c4 <MX_GPIO_Init+0xd4>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4a28      	ldr	r2, [pc, #160]	@ (80015c4 <MX_GPIO_Init+0xd4>)
 8001522:	f043 0308 	orr.w	r3, r3, #8
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b26      	ldr	r3, [pc, #152]	@ (80015c4 <MX_GPIO_Init+0xd4>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	f003 0308 	and.w	r3, r3, #8
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001534:	2200      	movs	r2, #0
 8001536:	f649 41ff 	movw	r1, #40191	@ 0x9cff
 800153a:	4823      	ldr	r0, [pc, #140]	@ (80015c8 <MX_GPIO_Init+0xd8>)
 800153c:	f7ff f90b 	bl	8000756 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001540:	2200      	movs	r2, #0
 8001542:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001546:	4821      	ldr	r0, [pc, #132]	@ (80015cc <MX_GPIO_Init+0xdc>)
 8001548:	f7ff f905 	bl	8000756 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800154c:	f649 43ff 	movw	r3, #40191	@ 0x9cff
 8001550:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001552:	2301      	movs	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	2302      	movs	r3, #2
 800155c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	4619      	mov	r1, r3
 8001564:	4818      	ldr	r0, [pc, #96]	@ (80015c8 <MX_GPIO_Init+0xd8>)
 8001566:	f7fe ff5b 	bl	8000420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB3 PB4 PB5
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800156a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800156e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001570:	2301      	movs	r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2302      	movs	r3, #2
 800157a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157c:	f107 0308 	add.w	r3, r7, #8
 8001580:	4619      	mov	r1, r3
 8001582:	4812      	ldr	r0, [pc, #72]	@ (80015cc <MX_GPIO_Init+0xdc>)
 8001584:	f7fe ff4c 	bl	8000420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001588:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800158c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	4619      	mov	r1, r3
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <MX_GPIO_Init+0xdc>)
 800159e:	f7fe ff3f 	bl	8000420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	f107 0308 	add.w	r3, r7, #8
 80015b4:	4619      	mov	r1, r3
 80015b6:	4804      	ldr	r0, [pc, #16]	@ (80015c8 <MX_GPIO_Init+0xd8>)
 80015b8:	f7fe ff32 	bl	8000420 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015bc:	bf00      	nop
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40010800 	.word	0x40010800
 80015cc:	40010c00 	.word	0x40010c00

080015d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d4:	b672      	cpsid	i
}
 80015d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <Error_Handler+0x8>

080015dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <HAL_MspInit+0x5c>)
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <HAL_MspInit+0x5c>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6193      	str	r3, [r2, #24]
 80015ee:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <HAL_MspInit+0x5c>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001638 <HAL_MspInit+0x5c>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001638 <HAL_MspInit+0x5c>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	61d3      	str	r3, [r2, #28]
 8001606:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <HAL_MspInit+0x5c>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	607b      	str	r3, [r7, #4]
 8001610:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_MspInit+0x60>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	4a04      	ldr	r2, [pc, #16]	@ (800163c <HAL_MspInit+0x60>)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800162e:	bf00      	nop
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	40021000 	.word	0x40021000
 800163c:	40010000 	.word	0x40010000

08001640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <NMI_Handler+0x4>

08001648 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <HardFault_Handler+0x4>

08001650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <MemManage_Handler+0x4>

08001658 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <BusFault_Handler+0x4>

08001660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <UsageFault_Handler+0x4>

08001668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001690:	f7fe fda2 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}

08001698 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016a4:	f7ff fff8 	bl	8001698 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016a8:	480b      	ldr	r0, [pc, #44]	@ (80016d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016aa:	490c      	ldr	r1, [pc, #48]	@ (80016dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016ac:	4a0c      	ldr	r2, [pc, #48]	@ (80016e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80016ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b0:	e002      	b.n	80016b8 <LoopCopyDataInit>

080016b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016b6:	3304      	adds	r3, #4

080016b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016bc:	d3f9      	bcc.n	80016b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016be:	4a09      	ldr	r2, [pc, #36]	@ (80016e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016c0:	4c09      	ldr	r4, [pc, #36]	@ (80016e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c4:	e001      	b.n	80016ca <LoopFillZerobss>

080016c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c8:	3204      	adds	r2, #4

080016ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016cc:	d3fb      	bcc.n	80016c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016ce:	f000 f817 	bl	8001700 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016d2:	f7ff fc37 	bl	8000f44 <main>
  bx lr
 80016d6:	4770      	bx	lr
  ldr r0, =_sdata
 80016d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016dc:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 80016e0:	0800179c 	.word	0x0800179c
  ldr r2, =_sbss
 80016e4:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 80016e8:	20000188 	.word	0x20000188

080016ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016ec:	e7fe      	b.n	80016ec <ADC1_2_IRQHandler>

080016ee <memset>:
 80016ee:	4603      	mov	r3, r0
 80016f0:	4402      	add	r2, r0
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d100      	bne.n	80016f8 <memset+0xa>
 80016f6:	4770      	bx	lr
 80016f8:	f803 1b01 	strb.w	r1, [r3], #1
 80016fc:	e7f9      	b.n	80016f2 <memset+0x4>
	...

08001700 <__libc_init_array>:
 8001700:	b570      	push	{r4, r5, r6, lr}
 8001702:	2600      	movs	r6, #0
 8001704:	4d0c      	ldr	r5, [pc, #48]	@ (8001738 <__libc_init_array+0x38>)
 8001706:	4c0d      	ldr	r4, [pc, #52]	@ (800173c <__libc_init_array+0x3c>)
 8001708:	1b64      	subs	r4, r4, r5
 800170a:	10a4      	asrs	r4, r4, #2
 800170c:	42a6      	cmp	r6, r4
 800170e:	d109      	bne.n	8001724 <__libc_init_array+0x24>
 8001710:	f000 f81a 	bl	8001748 <_init>
 8001714:	2600      	movs	r6, #0
 8001716:	4d0a      	ldr	r5, [pc, #40]	@ (8001740 <__libc_init_array+0x40>)
 8001718:	4c0a      	ldr	r4, [pc, #40]	@ (8001744 <__libc_init_array+0x44>)
 800171a:	1b64      	subs	r4, r4, r5
 800171c:	10a4      	asrs	r4, r4, #2
 800171e:	42a6      	cmp	r6, r4
 8001720:	d105      	bne.n	800172e <__libc_init_array+0x2e>
 8001722:	bd70      	pop	{r4, r5, r6, pc}
 8001724:	f855 3b04 	ldr.w	r3, [r5], #4
 8001728:	4798      	blx	r3
 800172a:	3601      	adds	r6, #1
 800172c:	e7ee      	b.n	800170c <__libc_init_array+0xc>
 800172e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001732:	4798      	blx	r3
 8001734:	3601      	adds	r6, #1
 8001736:	e7f2      	b.n	800171e <__libc_init_array+0x1e>
 8001738:	08001794 	.word	0x08001794
 800173c:	08001794 	.word	0x08001794
 8001740:	08001794 	.word	0x08001794
 8001744:	08001798 	.word	0x08001798

08001748 <_init>:
 8001748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800174a:	bf00      	nop
 800174c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800174e:	bc08      	pop	{r3}
 8001750:	469e      	mov	lr, r3
 8001752:	4770      	bx	lr

08001754 <_fini>:
 8001754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001756:	bf00      	nop
 8001758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800175a:	bc08      	pop	{r3}
 800175c:	469e      	mov	lr, r3
 800175e:	4770      	bx	lr
