#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000107e1e0 .scope module, "nand2" "nand2" 2 17;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o5";
o0000000000f7a178 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f68210_0 .net "i0", 0 0, o0000000000f7a178;  0 drivers
o0000000000f7a1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f68490_0 .net "i1", 0 0, o0000000000f7a1a8;  0 drivers
v0000000000f68a30_0 .net "o5", 0 0, L_0000000000fd72f0;  1 drivers
v0000000000f68670_0 .net "t", 0 0, L_0000000000f69de0;  1 drivers
S_0000000000f4cec0 .scope module, "and2_0" "and2" 2 19, 2 5 0, S_000000000107e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000f69de0 .functor AND 1, o0000000000f7a178, o0000000000f7a1a8, C4<1>, C4<1>;
v0000000000f67c70_0 .net "i0", 0 0, o0000000000f7a178;  alias, 0 drivers
v0000000000f68170_0 .net "i1", 0 0, o0000000000f7a1a8;  alias, 0 drivers
v0000000000f691b0_0 .net "o2", 0 0, L_0000000000f69de0;  alias, 1 drivers
S_0000000000f4d050 .scope module, "invert_0" "invert" 2 20, 2 1 0, S_000000000107e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
v0000000000f69250_0 .net "i", 0 0, L_0000000000f69de0;  alias, 1 drivers
v0000000000f688f0_0 .net "o1", 0 0, L_0000000000fd72f0;  alias, 1 drivers
L_0000000000fd72f0 .reduce/nor L_0000000000f69de0;
S_000000000107e370 .scope module, "tb" "tb" 3 4;
 .timescale -9 -10;
v0000000000fd7250_0 .var "cin", 0 0;
v0000000000fd6b70_0 .var "clk", 0 0;
v0000000000fd79d0_0 .net "cout", 0 0, L_0000000000fd8b10;  1 drivers
v0000000000fd7a70_0 .var/i "i", 31 0;
v0000000000fd6d50_0 .var "i0", 3 0;
v0000000000fd68f0_0 .var "i1", 3 0;
v0000000000fd8150_0 .net "o", 3 0, L_0000000000fd7570;  1 drivers
v0000000000fd7890_0 .var "reset", 0 0;
v0000000000fd65d0 .array "test_vecs", 7 0, 8 0;
S_0000000000f43710 .scope module, "u0" "fulladdR" 3 26, 4 2 0, S_000000000107e370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000000000fd2400_0 .net "a", 3 0, v0000000000fd6d50_0;  1 drivers
v0000000000fd2540_0 .net "b", 3 0, v0000000000fd68f0_0;  1 drivers
v0000000000fd25e0_0 .net "c", 2 0, L_0000000000fd6f30;  1 drivers
v0000000000fd2c20_0 .net "cin", 0 0, v0000000000fd7250_0;  1 drivers
v0000000000fd2680_0 .net "cout", 0 0, L_0000000000fd8b10;  alias, 1 drivers
v0000000000fd2d60_0 .net "sum", 3 0, L_0000000000fd7570;  alias, 1 drivers
L_0000000000fd80b0 .part v0000000000fd6d50_0, 0, 1;
L_0000000000fd71b0 .part v0000000000fd68f0_0, 0, 1;
L_0000000000fd7bb0 .part v0000000000fd6d50_0, 1, 1;
L_0000000000fd6710 .part v0000000000fd68f0_0, 1, 1;
L_0000000000fd6c10 .part L_0000000000fd6f30, 0, 1;
L_0000000000fd6cb0 .part v0000000000fd6d50_0, 2, 1;
L_0000000000fd6530 .part v0000000000fd68f0_0, 2, 1;
L_0000000000fd7d90 .part L_0000000000fd6f30, 1, 1;
L_0000000000fd6f30 .concat8 [ 1 1 1 0], L_0000000000fd8870, L_0000000000fd9130, L_0000000000fd83a0;
L_0000000000fd7ed0 .part v0000000000fd6d50_0, 3, 1;
L_0000000000fd7110 .part v0000000000fd68f0_0, 3, 1;
L_0000000000fd7430 .part L_0000000000fd6f30, 2, 1;
L_0000000000fd7570 .concat8 [ 1 1 1 1], L_0000000000f69a60, L_0000000000fd85d0, L_0000000000fd8c60, L_0000000000fd8e20;
S_0000000000f438a0 .scope module, "f1" "fulladd" 4 4, 2 24 0, S_0000000000f43710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000000000fce260_0 .net "a", 0 0, L_0000000000fd80b0;  1 drivers
v0000000000fcea80_0 .net "b", 0 0, L_0000000000fd71b0;  1 drivers
L_0000000001080088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000fcee40_0 .net "cin", 0 0, L_0000000001080088;  1 drivers
v0000000000fcfc00_0 .net "cout", 0 0, L_0000000000fd8870;  1 drivers
v0000000000fcfca0_0 .net "sum", 0 0, L_0000000000f69a60;  1 drivers
v0000000000fcfd40_0 .net "t", 4 0, L_0000000000fd7610;  1 drivers
L_0000000000fd7f70 .part L_0000000000fd7610, 0, 1;
L_0000000000fd62b0 .part L_0000000000fd7610, 1, 1;
L_0000000000fd6df0 .part L_0000000000fd7610, 2, 1;
LS_0000000000fd7610_0_0 .concat8 [ 1 1 1 1], L_0000000000f69b40, L_0000000000fd8e90, L_0000000000fd8b80, L_0000000000fd8720;
LS_0000000000fd7610_0_4 .concat8 [ 1 0 0 0], L_0000000000fd88e0;
L_0000000000fd7610 .concat8 [ 4 1 0 0], LS_0000000000fd7610_0_0, LS_0000000000fd7610_0_4;
L_0000000000fd67b0 .part L_0000000000fd7610, 3, 1;
L_0000000000fd6e90 .part L_0000000000fd7610, 4, 1;
S_0000000000f49220 .scope module, "a0" "and2" 2 29, 2 5 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8e90 .functor AND 1, L_0000000000fd80b0, L_0000000000fd71b0, C4<1>, C4<1>;
v0000000000f687b0_0 .net "i0", 0 0, L_0000000000fd80b0;  alias, 1 drivers
v0000000000f68850_0 .net "i1", 0 0, L_0000000000fd71b0;  alias, 1 drivers
v0000000000f68ad0_0 .net "o2", 0 0, L_0000000000fd8e90;  1 drivers
S_0000000000f493b0 .scope module, "a1" "and2" 2 30, 2 5 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8b80 .functor AND 1, L_0000000000fd80b0, L_0000000001080088, C4<1>, C4<1>;
v0000000000f68d50_0 .net "i0", 0 0, L_0000000000fd80b0;  alias, 1 drivers
v0000000000f68df0_0 .net "i1", 0 0, L_0000000001080088;  alias, 1 drivers
v0000000000f68f30_0 .net "o2", 0 0, L_0000000000fd8b80;  1 drivers
S_0000000000f458b0 .scope module, "a2" "and2" 2 31, 2 5 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8720 .functor AND 1, L_0000000000fd71b0, L_0000000001080088, C4<1>, C4<1>;
v0000000000f68fd0_0 .net "i0", 0 0, L_0000000000fd71b0;  alias, 1 drivers
v0000000000f676d0_0 .net "i1", 0 0, L_0000000001080088;  alias, 1 drivers
v0000000000f69430_0 .net "o2", 0 0, L_0000000000fd8720;  1 drivers
S_0000000000f45a40 .scope module, "o0" "or2" 2 33, 2 9 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd88e0 .functor OR 1, L_0000000000fd62b0, L_0000000000fd6df0, C4<0>, C4<0>;
v0000000000f694d0_0 .net "i0", 0 0, L_0000000000fd62b0;  1 drivers
v0000000000f69570_0 .net "i1", 0 0, L_0000000000fd6df0;  1 drivers
v0000000000f5f5e0_0 .net "o3", 0 0, L_0000000000fd88e0;  1 drivers
S_00000000010770e0 .scope module, "o1" "or2" 2 34, 2 9 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd8870 .functor OR 1, L_0000000000fd67b0, L_0000000000fd6e90, C4<0>, C4<0>;
v0000000000f5f0e0_0 .net "i0", 0 0, L_0000000000fd67b0;  1 drivers
v0000000000f5f180_0 .net "i1", 0 0, L_0000000000fd6e90;  1 drivers
v0000000000fcf660_0 .net "o3", 0 0, L_0000000000fd8870;  alias, 1 drivers
S_0000000001077270 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000f69b40 .functor XOR 1, L_0000000000fd80b0, L_0000000000fd71b0, C4<0>, C4<0>;
v0000000000fcf2a0_0 .net "i0", 0 0, L_0000000000fd80b0;  alias, 1 drivers
v0000000000fce4e0_0 .net "i1", 0 0, L_0000000000fd71b0;  alias, 1 drivers
v0000000000fced00_0 .net "o4", 0 0, L_0000000000f69b40;  1 drivers
S_0000000000f12b80 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0000000000f438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000f69a60 .functor XOR 1, L_0000000000fd7f70, L_0000000001080088, C4<0>, C4<0>;
v0000000000fceda0_0 .net "i0", 0 0, L_0000000000fd7f70;  1 drivers
v0000000000fcf160_0 .net "i1", 0 0, L_0000000001080088;  alias, 1 drivers
v0000000000fcef80_0 .net "o4", 0 0, L_0000000000f69a60;  alias, 1 drivers
S_0000000000f12d10 .scope module, "f2" "fulladd" 4 5, 2 24 0, S_0000000000f43710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000000000fcf020_0 .net "a", 0 0, L_0000000000fd7bb0;  1 drivers
v0000000000fd0060_0 .net "b", 0 0, L_0000000000fd6710;  1 drivers
v0000000000fcf980_0 .net "cin", 0 0, L_0000000000fd6c10;  1 drivers
v0000000000fd0100_0 .net "cout", 0 0, L_0000000000fd9130;  1 drivers
v0000000000fce760_0 .net "sum", 0 0, L_0000000000fd85d0;  1 drivers
v0000000000fcf340_0 .net "t", 4 0, L_0000000000fd6490;  1 drivers
L_0000000000fd6850 .part L_0000000000fd6490, 0, 1;
L_0000000000fd63f0 .part L_0000000000fd6490, 1, 1;
L_0000000000fd7b10 .part L_0000000000fd6490, 2, 1;
LS_0000000000fd6490_0_0 .concat8 [ 1 1 1 1], L_0000000000fd8560, L_0000000000fd8950, L_0000000000fd8410, L_0000000000fd8bf0;
LS_0000000000fd6490_0_4 .concat8 [ 1 0 0 0], L_0000000000fd9050;
L_0000000000fd6490 .concat8 [ 4 1 0 0], LS_0000000000fd6490_0_0, LS_0000000000fd6490_0_4;
L_0000000000fd6350 .part L_0000000000fd6490, 3, 1;
L_0000000000fd6990 .part L_0000000000fd6490, 4, 1;
S_0000000000f77760 .scope module, "a0" "and2" 2 29, 2 5 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8950 .functor AND 1, L_0000000000fd7bb0, L_0000000000fd6710, C4<1>, C4<1>;
v0000000000fcff20_0 .net "i0", 0 0, L_0000000000fd7bb0;  alias, 1 drivers
v0000000000fcf7a0_0 .net "i1", 0 0, L_0000000000fd6710;  alias, 1 drivers
v0000000000fce3a0_0 .net "o2", 0 0, L_0000000000fd8950;  1 drivers
S_0000000000f778f0 .scope module, "a1" "and2" 2 30, 2 5 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8410 .functor AND 1, L_0000000000fd7bb0, L_0000000000fd6c10, C4<1>, C4<1>;
v0000000000fcfe80_0 .net "i0", 0 0, L_0000000000fd7bb0;  alias, 1 drivers
v0000000000fce8a0_0 .net "i1", 0 0, L_0000000000fd6c10;  alias, 1 drivers
v0000000000fcf8e0_0 .net "o2", 0 0, L_0000000000fd8410;  1 drivers
S_0000000000f77a80 .scope module, "a2" "and2" 2 31, 2 5 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8bf0 .functor AND 1, L_0000000000fd6710, L_0000000000fd6c10, C4<1>, C4<1>;
v0000000000fcf200_0 .net "i0", 0 0, L_0000000000fd6710;  alias, 1 drivers
v0000000000fcec60_0 .net "i1", 0 0, L_0000000000fd6c10;  alias, 1 drivers
v0000000000fce580_0 .net "o2", 0 0, L_0000000000fd8bf0;  1 drivers
S_0000000000fd0ef0 .scope module, "o0" "or2" 2 33, 2 9 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd9050 .functor OR 1, L_0000000000fd63f0, L_0000000000fd7b10, C4<0>, C4<0>;
v0000000000fce620_0 .net "i0", 0 0, L_0000000000fd63f0;  1 drivers
v0000000000fce300_0 .net "i1", 0 0, L_0000000000fd7b10;  1 drivers
v0000000000fcfac0_0 .net "o3", 0 0, L_0000000000fd9050;  1 drivers
S_0000000000fd0400 .scope module, "o1" "or2" 2 34, 2 9 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd9130 .functor OR 1, L_0000000000fd6350, L_0000000000fd6990, C4<0>, C4<0>;
v0000000000fce440_0 .net "i0", 0 0, L_0000000000fd6350;  1 drivers
v0000000000fcfb60_0 .net "i1", 0 0, L_0000000000fd6990;  1 drivers
v0000000000fce6c0_0 .net "o3", 0 0, L_0000000000fd9130;  alias, 1 drivers
S_0000000000fd0590 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000fd8560 .functor XOR 1, L_0000000000fd7bb0, L_0000000000fd6710, C4<0>, C4<0>;
v0000000000fcfa20_0 .net "i0", 0 0, L_0000000000fd7bb0;  alias, 1 drivers
v0000000000fceee0_0 .net "i1", 0 0, L_0000000000fd6710;  alias, 1 drivers
v0000000000fcfde0_0 .net "o4", 0 0, L_0000000000fd8560;  1 drivers
S_0000000000fd0270 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0000000000f12d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000fd85d0 .functor XOR 1, L_0000000000fd6850, L_0000000000fd6c10, C4<0>, C4<0>;
v0000000000fce940_0 .net "i0", 0 0, L_0000000000fd6850;  1 drivers
v0000000000fcffc0_0 .net "i1", 0 0, L_0000000000fd6c10;  alias, 1 drivers
v0000000000fcf700_0 .net "o4", 0 0, L_0000000000fd85d0;  alias, 1 drivers
S_0000000000fd0bd0 .scope module, "f3" "fulladd" 4 6, 2 24 0, S_0000000000f43710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000000000fd22c0_0 .net "a", 0 0, L_0000000000fd6cb0;  1 drivers
v0000000000fd18c0_0 .net "b", 0 0, L_0000000000fd6530;  1 drivers
v0000000000fd1500_0 .net "cin", 0 0, L_0000000000fd7d90;  1 drivers
v0000000000fd1fa0_0 .net "cout", 0 0, L_0000000000fd83a0;  1 drivers
v0000000000fd1780_0 .net "sum", 0 0, L_0000000000fd8c60;  1 drivers
v0000000000fd2360_0 .net "t", 4 0, L_0000000000fd8010;  1 drivers
L_0000000000fd6fd0 .part L_0000000000fd8010, 0, 1;
L_0000000000fd7c50 .part L_0000000000fd8010, 1, 1;
L_0000000000fd7930 .part L_0000000000fd8010, 2, 1;
LS_0000000000fd8010_0_0 .concat8 [ 1 1 1 1], L_0000000000fd8640, L_0000000000fd8a30, L_0000000000fd8330, L_0000000000fd8790;
LS_0000000000fd8010_0_4 .concat8 [ 1 0 0 0], L_0000000000fd86b0;
L_0000000000fd8010 .concat8 [ 4 1 0 0], LS_0000000000fd8010_0_0, LS_0000000000fd8010_0_4;
L_0000000000fd6a30 .part L_0000000000fd8010, 3, 1;
L_0000000000fd7cf0 .part L_0000000000fd8010, 4, 1;
S_0000000000fd0720 .scope module, "a0" "and2" 2 29, 2 5 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8a30 .functor AND 1, L_0000000000fd6cb0, L_0000000000fd6530, C4<1>, C4<1>;
v0000000000fce800_0 .net "i0", 0 0, L_0000000000fd6cb0;  alias, 1 drivers
v0000000000fcf840_0 .net "i1", 0 0, L_0000000000fd6530;  alias, 1 drivers
v0000000000fce9e0_0 .net "o2", 0 0, L_0000000000fd8a30;  1 drivers
S_0000000000fd0a40 .scope module, "a1" "and2" 2 30, 2 5 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8330 .functor AND 1, L_0000000000fd6cb0, L_0000000000fd7d90, C4<1>, C4<1>;
v0000000000fceb20_0 .net "i0", 0 0, L_0000000000fd6cb0;  alias, 1 drivers
v0000000000fcebc0_0 .net "i1", 0 0, L_0000000000fd7d90;  alias, 1 drivers
v0000000000fcf0c0_0 .net "o2", 0 0, L_0000000000fd8330;  1 drivers
S_0000000000fd08b0 .scope module, "a2" "and2" 2 31, 2 5 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8790 .functor AND 1, L_0000000000fd6530, L_0000000000fd7d90, C4<1>, C4<1>;
v0000000000fcf3e0_0 .net "i0", 0 0, L_0000000000fd6530;  alias, 1 drivers
v0000000000fcf480_0 .net "i1", 0 0, L_0000000000fd7d90;  alias, 1 drivers
v0000000000fcf520_0 .net "o2", 0 0, L_0000000000fd8790;  1 drivers
S_0000000000fd0d60 .scope module, "o0" "or2" 2 33, 2 9 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd86b0 .functor OR 1, L_0000000000fd7c50, L_0000000000fd7930, C4<0>, C4<0>;
v0000000000fcf5c0_0 .net "i0", 0 0, L_0000000000fd7c50;  1 drivers
v0000000000fd16e0_0 .net "i1", 0 0, L_0000000000fd7930;  1 drivers
v0000000000fd15a0_0 .net "o3", 0 0, L_0000000000fd86b0;  1 drivers
S_0000000000fd1080 .scope module, "o1" "or2" 2 34, 2 9 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd83a0 .functor OR 1, L_0000000000fd6a30, L_0000000000fd7cf0, C4<0>, C4<0>;
v0000000000fd1320_0 .net "i0", 0 0, L_0000000000fd6a30;  1 drivers
v0000000000fd2860_0 .net "i1", 0 0, L_0000000000fd7cf0;  1 drivers
v0000000000fd29a0_0 .net "o3", 0 0, L_0000000000fd83a0;  alias, 1 drivers
S_0000000000fd4870 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000fd8640 .functor XOR 1, L_0000000000fd6cb0, L_0000000000fd6530, C4<0>, C4<0>;
v0000000000fd3120_0 .net "i0", 0 0, L_0000000000fd6cb0;  alias, 1 drivers
v0000000000fd2900_0 .net "i1", 0 0, L_0000000000fd6530;  alias, 1 drivers
v0000000000fd1a00_0 .net "o4", 0 0, L_0000000000fd8640;  1 drivers
S_0000000000fd35b0 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0000000000fd0bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000fd8c60 .functor XOR 1, L_0000000000fd6fd0, L_0000000000fd7d90, C4<0>, C4<0>;
v0000000000fd2f40_0 .net "i0", 0 0, L_0000000000fd6fd0;  1 drivers
v0000000000fd2a40_0 .net "i1", 0 0, L_0000000000fd7d90;  alias, 1 drivers
v0000000000fd2e00_0 .net "o4", 0 0, L_0000000000fd8c60;  alias, 1 drivers
S_0000000000fd4550 .scope module, "f4" "fulladd" 4 7, 2 24 0, S_0000000000f43710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000000000fd1460_0 .net "a", 0 0, L_0000000000fd7ed0;  1 drivers
v0000000000fd1e60_0 .net "b", 0 0, L_0000000000fd7110;  1 drivers
v0000000000fd1f00_0 .net "cin", 0 0, L_0000000000fd7430;  1 drivers
v0000000000fd20e0_0 .net "cout", 0 0, L_0000000000fd8b10;  alias, 1 drivers
v0000000000fd2180_0 .net "sum", 0 0, L_0000000000fd8e20;  1 drivers
v0000000000fd2220_0 .net "t", 4 0, L_0000000000fd74d0;  1 drivers
L_0000000000fd6670 .part L_0000000000fd74d0, 0, 1;
L_0000000000fd7390 .part L_0000000000fd74d0, 1, 1;
L_0000000000fd6ad0 .part L_0000000000fd74d0, 2, 1;
LS_0000000000fd74d0_0_0 .concat8 [ 1 1 1 1], L_0000000000fd8db0, L_0000000000fd90c0, L_0000000000fd89c0, L_0000000000fd8fe0;
LS_0000000000fd74d0_0_4 .concat8 [ 1 0 0 0], L_0000000000fd8aa0;
L_0000000000fd74d0 .concat8 [ 4 1 0 0], LS_0000000000fd74d0_0_0, LS_0000000000fd74d0_0_4;
L_0000000000fd7e30 .part L_0000000000fd74d0, 3, 1;
L_0000000000fd7070 .part L_0000000000fd74d0, 4, 1;
S_0000000000fd4d20 .scope module, "a0" "and2" 2 29, 2 5 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd90c0 .functor AND 1, L_0000000000fd7ed0, L_0000000000fd7110, C4<1>, C4<1>;
v0000000000fd1640_0 .net "i0", 0 0, L_0000000000fd7ed0;  alias, 1 drivers
v0000000000fd1820_0 .net "i1", 0 0, L_0000000000fd7110;  alias, 1 drivers
v0000000000fd1d20_0 .net "o2", 0 0, L_0000000000fd90c0;  1 drivers
S_0000000000fd43c0 .scope module, "a1" "and2" 2 30, 2 5 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd89c0 .functor AND 1, L_0000000000fd7ed0, L_0000000000fd7430, C4<1>, C4<1>;
v0000000000fd2ae0_0 .net "i0", 0 0, L_0000000000fd7ed0;  alias, 1 drivers
v0000000000fd3080_0 .net "i1", 0 0, L_0000000000fd7430;  alias, 1 drivers
v0000000000fd1960_0 .net "o2", 0 0, L_0000000000fd89c0;  1 drivers
S_0000000000fd3420 .scope module, "a2" "and2" 2 31, 2 5 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000000fd8fe0 .functor AND 1, L_0000000000fd7110, L_0000000000fd7430, C4<1>, C4<1>;
v0000000000fd1aa0_0 .net "i0", 0 0, L_0000000000fd7110;  alias, 1 drivers
v0000000000fd2cc0_0 .net "i1", 0 0, L_0000000000fd7430;  alias, 1 drivers
v0000000000fd24a0_0 .net "o2", 0 0, L_0000000000fd8fe0;  1 drivers
S_0000000000fd4a00 .scope module, "o0" "or2" 2 33, 2 9 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd8aa0 .functor OR 1, L_0000000000fd7390, L_0000000000fd6ad0, C4<0>, C4<0>;
v0000000000fd1280_0 .net "i0", 0 0, L_0000000000fd7390;  1 drivers
v0000000000fd1b40_0 .net "i1", 0 0, L_0000000000fd6ad0;  1 drivers
v0000000000fd1be0_0 .net "o3", 0 0, L_0000000000fd8aa0;  1 drivers
S_0000000000fd46e0 .scope module, "o1" "or2" 2 34, 2 9 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_0000000000fd8b10 .functor OR 1, L_0000000000fd7e30, L_0000000000fd7070, C4<0>, C4<0>;
v0000000000fd2720_0 .net "i0", 0 0, L_0000000000fd7e30;  1 drivers
v0000000000fd27c0_0 .net "i1", 0 0, L_0000000000fd7070;  1 drivers
v0000000000fd2ea0_0 .net "o3", 0 0, L_0000000000fd8b10;  alias, 1 drivers
S_0000000000fd3d80 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000fd8db0 .functor XOR 1, L_0000000000fd7ed0, L_0000000000fd7110, C4<0>, C4<0>;
v0000000000fd2fe0_0 .net "i0", 0 0, L_0000000000fd7ed0;  alias, 1 drivers
v0000000000fd1c80_0 .net "i1", 0 0, L_0000000000fd7110;  alias, 1 drivers
v0000000000fd2b80_0 .net "o4", 0 0, L_0000000000fd8db0;  1 drivers
S_0000000000fd4b90 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0000000000fd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000000fd8e20 .functor XOR 1, L_0000000000fd6670, L_0000000000fd7430, C4<0>, C4<0>;
v0000000000fd2040_0 .net "i0", 0 0, L_0000000000fd6670;  1 drivers
v0000000000fd1dc0_0 .net "i1", 0 0, L_0000000000fd7430;  alias, 1 drivers
v0000000000fd13c0_0 .net "o4", 0 0, L_0000000000fd8e20;  alias, 1 drivers
    .scope S_000000000107e370;
T_0 ;
    %vpi_call 3 10 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000107e370 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000000000107e370;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd7890_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd7890_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000000000107e370;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd6b70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000000000107e370;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0000000000fd6b70_0;
    %inv;
    %store/vec4 v0000000000fd6b70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000107e370;
T_4 ;
    %pushi/vec4 2, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 226, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 14, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 207, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 115, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 483, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %pushi/vec4 238, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000fd65d0, 4, 0;
    %end;
    .thread T_4;
    .scope S_000000000107e370;
T_5 ;
    %pushi/vec4 0, 0, 41;
    %split/vec4 32;
    %store/vec4 v0000000000fd7a70_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v0000000000fd7250_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000000000fd68f0_0, 0, 4;
    %store/vec4 v0000000000fd6d50_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_000000000107e370;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fd7a70_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000000fd7a70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0000000000fd7a70_0;
    %load/vec4a v0000000000fd65d0, 4;
    %split/vec4 1;
    %store/vec4 v0000000000fd7250_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000000000fd68f0_0, 0, 4;
    %store/vec4 v0000000000fd6d50_0, 0, 4;
    %load/vec4 v0000000000fd7a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fd7a70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "d1.v";
    "dtestBench.v";
    "d2.v";
