<ComponentSpec>

  <Property name='ADC_WIDTH_BITS'
            type='ushort'
            parameter='true'
            default='12'
            description='Number of bits in each of the I and Q values received
            from the ADC device.'/>
  <Property name='ADC_INPUT_IS_LSB_OF_OUT_PORT'
            type='bool'
            parameter='true'
            default='false'
            description='Indicates whether ADC data is justified to most
            significant or least significant ADC_WIDTH_BITS of the out port.
            When value is false, sign extension occurs.'/>

  <Property name='clr_overrun_sticky_error'
            type='bool'
            writable='true'
            default='false'
            description='Writing true clears overrun_sticky_error.'/>
  <Property name='overrun_sticky_error'
            type='bool'
            volatile='true'
            description='Sticky bit indication of samples overrun.'/>

  <Property name='samp_count_before_first_samp_drop'
            type='ulong'
            volatile='true'
            description='Number of samples before the first dropped sample.'/>

  <Property name='num_dropped_samps'
            type='ulong'
            volatile='true'
            description='Number of samples dropped.'/>

  <Property name='suppress_discontinuity_opcode'
          type='bool'
          writable='true'
          default='false'
          description='Writing true suppresses the worker from sending sync opcodes'/>

  <DataInterfaceSpec name='out'
                     producer='true'
                     protocol='complex_short_timed_sample-prot'/>

</ComponentSpec>
