// Seed: 1420966755
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3,
    input uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri id_8
);
  initial begin : LABEL_0
  end
  module_0 modCall_1 ();
  logic id_10;
  assign id_6 = -1;
endmodule
module module_2 #(
    parameter id_6 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout tri0 id_2;
  inout wire id_1;
  wire [(  -1 'd0 ) : id_6] id_7;
  wire id_8;
  assign id_2 = 1;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  module_0 modCall_1 ();
endmodule
