Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 18 22:33:31 2020
| Host         : RM-LT-180 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 324
+----------+----------+-------------------------------------------------------------------+------------+
| Rule     | Severity | Description                                                       | Violations |
+----------+----------+-------------------------------------------------------------------+------------+
| DPIP-1   | Warning  | Input pipelining                                                  | 167        |
| DPOP-1   | Warning  | PREG Output pipelining                                            | 75         |
| DPOP-2   | Warning  | MREG Output pipelining                                            | 42         |
| AVAL-4   | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 18         |
| AVAL-5   | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 18         |
| REQP-181 | Advisory | writefirst                                                        | 4          |
+----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U10/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U11/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U12/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U13/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U14/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U15/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U16/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U17/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U18/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U19/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U20/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U21/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U3/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U4/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U5/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U6/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U7/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U8/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hadd_16nqcK_U9/dataflow_ap_hadd_3_full_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_fu_1557_p2__0 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_fu_1557_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_fu_1587_p2__0 output design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_fu_1587_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_fu_1557_p2 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_fu_1557_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_fu_1557_p2__0 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_fu_1557_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_reg_4309_reg multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln210_reg_4309_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_fu_1587_p2 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_fu_1587_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_fu_1587_p2__0 multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_fu_1587_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_reg_4337_reg multiplier stage design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/mul_ln536_reg_4337_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U22/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U23/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U24/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U25/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U26/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U27/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U28/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U29/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U30/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U31/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U32/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U33/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U34/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U35/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U36/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U37/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#17 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U38/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#18 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/dataflow_0/inst/Block_codeRepl62_pro_U0/dataflow_hmul_16nrcU_U39/dataflow_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (design_1_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#3 Advisory
writefirst  
Synchronous clocking is detected for BRAM (design_1_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#4 Advisory
writefirst  
Synchronous clocking is detected for BRAM (design_1_i/axi_dma_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


