INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF2I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_1bundle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF2I_1bundle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_2bundle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF2I_2bundle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_4bundle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF2I_4bundle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_8bundle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF2I_8bundle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FFT_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/Desktop/FPGA_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_top
INFO: [VRFC 10-311] analyzing module reg_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/TOP_cbfp2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cbfp2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/addr_gen_mod12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_shift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift_cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_shift_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_shift_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cbfp2
INFO: [VRFC 10-311] analyzing module bit_shift_cbfp2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_1b_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_1b_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_2b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_2b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_3b_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_3b_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_4b_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_4b_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_5b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_5b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/Desktop/cos_in_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_in_gen
INFO: [VRFC 10-311] analyzing module cos_cu
INFO: [VRFC 10-311] analyzing module cnt_6b
INFO: [VRFC 10-311] analyzing module cos_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_mod0_fac8_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_mod0_fac8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_mod1_fac8_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_mod1_fac8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mux_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_mux_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_mod0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_mod0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_mod0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_mod1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_mod1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_mod1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_0_mod20.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fac8_0_mod20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_181j.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fac8_1_181j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_m181j.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fac8_1_m181j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_mj.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fac8_1_mj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/full_512_mem_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_512_mem_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/index_sum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_ctrl_cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mag_ctrl_cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mag_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_detect_cbf1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mag_detect_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mem_cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mem_cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_2in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_2in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_4s_ctrl_cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_4s_ctrl_cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_8in_cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_8in_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_16in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_detect_16in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_4in.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_detect_4in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_detect_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_fin_ctrl_cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module min_fin_ctrl_cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_fac8_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_fac8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_1_mod11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_fac8_1_mod11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_fac8_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_fac8_2_mod12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_twf_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_twf_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32_to_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_cbfp0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_sel_cbfp0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_ctrl_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_sel_ctrl_02
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/reorder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder
INFO: [VRFC 10-311] analyzing module shift_reg_reorder
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/rom_twf_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_twf_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/saturate_16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saturation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg16_mod11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg16_mod11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/top_bit_shift.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bit_shift
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/top_bit_shift_cbfp1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bit_shift_cbfp1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/twf_rom_mod12.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf_rom_mod12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sim_1/imports/TB/tb_FFT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_top_tb
