// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "05/27/2018 09:17:36"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Auto_manual (
	Chan1,
	clk,
	RCV_Chan1,
	RCV_Chan2,
	RCV_Chan3,
	RCV_Chan4,
	MCU_Chan1,
	MCU_Chan2,
	MCU_Chan3,
	MCU_Chan4,
	RCV_Chan5,
	Chan2,
	Chan3,
	Chan4,
	Trigger,
	Alter,
	AD,
	NOE,
	NADV,
	NE1,
	src1,
	src2,
	src3,
	src4,
	NWE);
output 	Chan1;
input 	clk;
input 	RCV_Chan1;
input 	RCV_Chan2;
input 	RCV_Chan3;
input 	RCV_Chan4;
input 	MCU_Chan1;
input 	MCU_Chan2;
input 	MCU_Chan3;
input 	MCU_Chan4;
input 	RCV_Chan5;
output 	Chan2;
output 	Chan3;
output 	Chan4;
output 	Trigger;
output 	Alter;
inout 	[15:0] AD;
input 	NOE;
input 	NADV;
input 	NE1;
input 	src1;
input 	src2;
input 	src3;
input 	src4;
input 	NWE;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Auto_manual_v.sdo");
// synopsys translate_on

wire \inst|d[2]~reg0_regout ;
wire \inst|d[6]~reg0_regout ;
wire \inst11|d[7]~reg0_regout ;
wire \inst10|d[7]~reg0_regout ;
wire \inst10|d[6]~reg0_regout ;
wire \inst11|d[6]~reg0_regout ;
wire \inst11|d[5]~reg0_regout ;
wire \inst10|d[5]~reg0_regout ;
wire \inst10|d[4]~reg0_regout ;
wire \inst11|d[4]~reg0_regout ;
wire \inst11|d[3]~reg0_regout ;
wire \inst10|d[3]~reg0_regout ;
wire \inst10|d[2]~reg0_regout ;
wire \inst11|d[2]~reg0_regout ;
wire \inst11|d[1]~reg0_regout ;
wire \inst10|d[1]~reg0_regout ;
wire \inst10|d[0]~reg0_regout ;
wire \inst11|d[0]~reg0_regout ;
wire \AD~13 ;
wire \AD~14 ;
wire \AD~15 ;
wire \RCV_Chan1~combout ;
wire \MCU_Chan1~combout ;
wire \clk~combout ;
wire \~GND~combout ;
wire \inst4|auto_generated|counter_cella0~COUT ;
wire \inst4|auto_generated|counter_cella0~COUTCOUT1_1 ;
wire \inst4|auto_generated|counter_cella1~COUT ;
wire \inst4|auto_generated|counter_cella1~COUTCOUT1_1 ;
wire \inst4|auto_generated|counter_cella2~COUT ;
wire \inst4|auto_generated|counter_cella2~COUTCOUT1_1 ;
wire \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ;
wire \inst4|auto_generated|counter_cella3~COUT ;
wire \inst4|auto_generated|counter_cella3~COUTCOUT1_1 ;
wire \inst4|auto_generated|counter_cella4~COUT ;
wire \inst4|auto_generated|counter_cella5~COUT ;
wire \inst4|auto_generated|counter_cella5~COUTCOUT1_1 ;
wire \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ;
wire \inst4|auto_generated|counter_cella6~COUT ;
wire \inst4|auto_generated|counter_cella6~COUTCOUT1_1 ;
wire \inst4|auto_generated|counter_cella7~COUT ;
wire \inst4|auto_generated|counter_cella7~COUTCOUT1_1 ;
wire \inst4|auto_generated|modulus_trigger ;
wire \RCV_Chan5~combout ;
wire \inst|pre_PulIn~regout ;
wire \inst|Equal1~1_combout ;
wire \inst|temp[0]~15 ;
wire \inst|temp[0]~15COUT1_17 ;
wire \inst|temp[1]~3 ;
wire \inst|temp[1]~3COUT1_18 ;
wire \inst|temp[2]~1 ;
wire \inst|temp[2]~1COUT1_19 ;
wire \inst|temp[3]~5 ;
wire \inst|temp[3]~5COUT1_20 ;
wire \inst|temp[4]~7 ;
wire \inst|Equal1~0 ;
wire \inst|d[5]~reg0_regout ;
wire \inst|temp[5]~11 ;
wire \inst|temp[5]~11COUT1_21 ;
wire \inst|temp[6]~9 ;
wire \inst|temp[6]~9COUT1_22 ;
wire \inst|d[7]~reg0_regout ;
wire \inst|d[3]~reg0_regout ;
wire \inst|d[1]~reg0_regout ;
wire \inst|d[4]~reg0_regout ;
wire \inst2|LessThan1~0 ;
wire \inst2|LessThan1~1 ;
wire \inst2|flag~regout ;
wire \inst2|pre_flag~regout ;
wire \inst2|count[0]~17 ;
wire \inst2|count[0]~17COUT1_41 ;
wire \inst2|count[1]~19 ;
wire \inst2|count[1]~19COUT1_42 ;
wire \inst2|count[2]~21 ;
wire \inst2|count[2]~21COUT1_43 ;
wire \inst2|count[3]~23 ;
wire \inst2|count[3]~23COUT1_44 ;
wire \inst2|count[4]~9 ;
wire \inst2|count[5]~11 ;
wire \inst2|count[5]~11COUT1_45 ;
wire \inst2|count[6]~13 ;
wire \inst2|count[6]~13COUT1_46 ;
wire \inst2|count[7]~15 ;
wire \inst2|count[7]~15COUT1_47 ;
wire \inst2|count[8]~25 ;
wire \inst2|count[8]~25COUT1_48 ;
wire \inst2|count[9]~27 ;
wire \inst2|count[10]~29 ;
wire \inst2|count[10]~29COUT1_49 ;
wire \inst2|count[11]~31 ;
wire \inst2|count[11]~31COUT1_50 ;
wire \inst2|count[12]~33 ;
wire \inst2|count[12]~33COUT1_51 ;
wire \inst2|count[13]~35 ;
wire \inst2|count[13]~35COUT1_52 ;
wire \inst2|count[14]~37 ;
wire \inst2|LessThan2~5_combout ;
wire \inst2|LessThan2~4_combout ;
wire \inst2|count[15]~39 ;
wire \inst2|count[15]~39COUT1_53 ;
wire \inst2|count[16]~1 ;
wire \inst2|count[16]~1COUT1_54 ;
wire \inst2|count[17]~3 ;
wire \inst2|count[17]~3COUT1_55 ;
wire \inst2|count[18]~5 ;
wire \inst2|count[18]~5COUT1_56 ;
wire \inst2|LessThan2~0_combout ;
wire \inst2|LessThan2~1_combout ;
wire \inst2|LessThan2~2_combout ;
wire \inst2|LessThan2~3_combout ;
wire \inst2|LessThan2~6_combout ;
wire \inst2|wait_flag~regout ;
wire \inst2|wait_flag~2 ;
wire \inst2|Trigger~regout ;
wire \inst2|Chan1~0_combout ;
wire \MCU_Chan2~combout ;
wire \RCV_Chan2~combout ;
wire \inst2|Chan2~0_combout ;
wire \RCV_Chan3~combout ;
wire \MCU_Chan3~combout ;
wire \inst2|Chan3~0_combout ;
wire \MCU_Chan4~combout ;
wire \RCV_Chan4~combout ;
wire \inst2|Chan4~0_combout ;
wire \inst12|pre_PulIn~regout ;
wire \inst12|Equal1~1_combout ;
wire \inst12|temp[0]~15 ;
wire \inst12|temp[0]~15COUT1_17 ;
wire \inst12|temp[1]~3 ;
wire \inst12|temp[1]~3COUT1_18 ;
wire \inst12|temp[2]~1 ;
wire \inst12|temp[2]~1COUT1_19 ;
wire \inst12|temp[3]~5 ;
wire \inst12|temp[3]~5COUT1_20 ;
wire \inst12|temp[4]~7 ;
wire \inst12|Equal1~0 ;
wire \inst12|d[5]~reg0_regout ;
wire \inst12|temp[5]~11 ;
wire \inst12|temp[5]~11COUT1_21 ;
wire \inst12|temp[6]~9 ;
wire \inst12|temp[6]~9COUT1_22 ;
wire \inst12|d[7]~reg0_regout ;
wire \inst12|d[4]~reg0_regout ;
wire \inst12|d[3]~reg0_regout ;
wire \inst12|d[1]~reg0_regout ;
wire \inst2|LessThan0~0 ;
wire \inst12|d[6]~reg0_regout ;
wire \inst2|Alter~regout ;
wire \NADV~combout ;
wire \inst21|14~combout ;
wire \inst21|13~combout ;
wire \NE1~combout ;
wire \NOE~combout ;
wire \inst6|Mux1~1_combout ;
wire \inst9|pre_PulIn~regout ;
wire \inst9|Equal1~1_combout ;
wire \inst9|temp[0]~15 ;
wire \inst9|temp[0]~15COUT1_17 ;
wire \inst9|temp[1]~13 ;
wire \inst9|temp[1]~13COUT1_18 ;
wire \inst9|temp[2]~11 ;
wire \inst9|temp[2]~11COUT1_19 ;
wire \inst9|temp[3]~9 ;
wire \inst9|temp[3]~9COUT1_20 ;
wire \inst9|temp[4]~7 ;
wire \inst9|temp[5]~5 ;
wire \inst9|temp[5]~5COUT1_21 ;
wire \inst9|temp[6]~3 ;
wire \inst9|temp[6]~3COUT1_22 ;
wire \inst9|Equal1~0 ;
wire \inst9|d[7]~reg0_regout ;
wire \inst11|pre_PulIn~regout ;
wire \inst11|Equal1~1_combout ;
wire \inst11|temp[0]~15 ;
wire \inst11|temp[0]~15COUT1_17 ;
wire \inst11|temp[1]~13 ;
wire \inst11|temp[1]~13COUT1_18 ;
wire \inst11|temp[2]~11 ;
wire \inst11|temp[2]~11COUT1_19 ;
wire \inst11|temp[3]~9 ;
wire \inst11|temp[3]~9COUT1_20 ;
wire \inst11|temp[4]~7 ;
wire \inst11|temp[5]~5 ;
wire \inst11|temp[5]~5COUT1_21 ;
wire \inst11|temp[6]~3 ;
wire \inst11|temp[6]~3COUT1_22 ;
wire \inst21|12~combout ;
wire \inst6|Mux1~0_combout ;
wire \inst11|Equal1~0 ;
wire \inst6|Mux7~0 ;
wire \inst10|pre_PulIn~regout ;
wire \inst10|Equal1~1_combout ;
wire \inst10|temp[0]~15 ;
wire \inst10|temp[0]~15COUT1_17 ;
wire \inst10|temp[1]~13 ;
wire \inst10|temp[1]~13COUT1_18 ;
wire \inst10|temp[2]~11 ;
wire \inst10|temp[2]~11COUT1_19 ;
wire \inst10|temp[3]~9 ;
wire \inst10|temp[3]~9COUT1_20 ;
wire \inst10|temp[4]~7 ;
wire \inst10|temp[5]~5 ;
wire \inst10|temp[5]~5COUT1_21 ;
wire \inst10|temp[6]~3 ;
wire \inst10|temp[6]~3COUT1_22 ;
wire \inst10|Equal1~0 ;
wire \inst6|Mux7~1 ;
wire \inst6|Mux1~2_combout ;
wire \inst9|d[6]~reg0_regout ;
wire \inst6|Mux6~0 ;
wire \inst6|Mux6~1 ;
wire \inst9|d[5]~reg0_regout ;
wire \inst6|Mux5~0 ;
wire \inst6|Mux5~1 ;
wire \inst9|d[4]~reg0_regout ;
wire \inst6|Mux4~0 ;
wire \inst6|Mux4~1 ;
wire \inst9|d[3]~reg0_regout ;
wire \inst6|Mux3~0 ;
wire \inst6|Mux3~1 ;
wire \inst9|d[2]~reg0_regout ;
wire \inst6|Mux2~0 ;
wire \inst12|d[2]~reg0_regout ;
wire \inst6|Mux2~1 ;
wire \inst9|d[1]~reg0_regout ;
wire \inst6|Mux1~3 ;
wire \inst6|Mux1~4 ;
wire \inst12|d[0]~reg0_regout ;
wire \inst9|d[0]~reg0_regout ;
wire \inst6|Mux0~0 ;
wire \inst6|Mux0~1 ;
wire [19:0] \inst2|count ;
wire [7:0] \inst10|temp ;
wire [7:0] \inst|temp ;
wire [7:0] \inst4|auto_generated|safe_q ;
wire [7:0] \inst12|temp ;
wire [0:0] \inst4|auto_generated|cmpr1|aneb_result_wire ;
wire [7:0] \inst9|temp ;
wire [7:0] \inst11|temp ;


// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[2]~I (
	.datain(\inst6|Mux2~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(\AD~13 ),
	.padio(AD[2]));
// synopsys translate_off
defparam \AD[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[1]~I (
	.datain(\inst6|Mux1~4 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(\AD~14 ),
	.padio(AD[1]));
// synopsys translate_off
defparam \AD[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[0]~I (
	.datain(\inst6|Mux0~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(\AD~15 ),
	.padio(AD[0]));
// synopsys translate_off
defparam \AD[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan1~combout ),
	.padio(RCV_Chan1));
// synopsys translate_off
defparam \RCV_Chan1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan1~combout ),
	.padio(MCU_Chan1));
// synopsys translate_off
defparam \MCU_Chan1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \inst4|auto_generated|counter_cella0 (
// Equation(s):
// \inst4|auto_generated|safe_q [0] = DFFEAS(((!\inst4|auto_generated|safe_q [0])), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella0~COUT  = CARRY(((\inst4|auto_generated|safe_q [0])))
// \inst4|auto_generated|counter_cella0~COUTCOUT1_1  = CARRY(((\inst4|auto_generated|safe_q [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst4|auto_generated|safe_q [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [0]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella0~COUT ),
	.cout1(\inst4|auto_generated|counter_cella0~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella0 .lut_mask = "33cc";
defparam \inst4|auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella0 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \inst4|auto_generated|counter_cella0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \inst4|auto_generated|counter_cella1 (
// Equation(s):
// \inst4|auto_generated|safe_q [1] = DFFEAS((\inst4|auto_generated|safe_q [1] $ ((\inst4|auto_generated|counter_cella0~COUT ))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella1~COUT  = CARRY(((!\inst4|auto_generated|counter_cella0~COUT ) # (!\inst4|auto_generated|safe_q [1])))
// \inst4|auto_generated|counter_cella1~COUTCOUT1_1  = CARRY(((!\inst4|auto_generated|counter_cella0~COUTCOUT1_1 ) # (!\inst4|auto_generated|safe_q [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst4|auto_generated|safe_q [1]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst4|auto_generated|counter_cella0~COUT ),
	.cin1(\inst4|auto_generated|counter_cella0~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [1]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella1~COUT ),
	.cout1(\inst4|auto_generated|counter_cella1~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella1 .cin0_used = "true";
defparam \inst4|auto_generated|counter_cella1 .cin1_used = "true";
defparam \inst4|auto_generated|counter_cella1 .lut_mask = "3c3f";
defparam \inst4|auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella1 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \inst4|auto_generated|counter_cella2 (
// Equation(s):
// \inst4|auto_generated|safe_q [2] = DFFEAS((\inst4|auto_generated|safe_q [2] $ ((!\inst4|auto_generated|counter_cella1~COUT ))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella2~COUT  = CARRY(((\inst4|auto_generated|safe_q [2] & !\inst4|auto_generated|counter_cella1~COUT )))
// \inst4|auto_generated|counter_cella2~COUTCOUT1_1  = CARRY(((\inst4|auto_generated|safe_q [2] & !\inst4|auto_generated|counter_cella1~COUTCOUT1_1 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst4|auto_generated|safe_q [2]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst4|auto_generated|counter_cella1~COUT ),
	.cin1(\inst4|auto_generated|counter_cella1~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [2]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella2~COUT ),
	.cout1(\inst4|auto_generated|counter_cella2~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella2 .cin0_used = "true";
defparam \inst4|auto_generated|counter_cella2 .cin1_used = "true";
defparam \inst4|auto_generated|counter_cella2 .lut_mask = "c30c";
defparam \inst4|auto_generated|counter_cella2 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella2 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \inst4|auto_generated|counter_cella3 (
// Equation(s):
// \inst4|auto_generated|safe_q [3] = DFFEAS(\inst4|auto_generated|safe_q [3] $ ((((\inst4|auto_generated|counter_cella2~COUT )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella3~COUT  = CARRY(((!\inst4|auto_generated|counter_cella2~COUT )) # (!\inst4|auto_generated|safe_q [3]))
// \inst4|auto_generated|counter_cella3~COUTCOUT1_1  = CARRY(((!\inst4|auto_generated|counter_cella2~COUTCOUT1_1 )) # (!\inst4|auto_generated|safe_q [3]))

	.clk(\clk~combout ),
	.dataa(\inst4|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst4|auto_generated|counter_cella2~COUT ),
	.cin1(\inst4|auto_generated|counter_cella2~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [3]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella3~COUT ),
	.cout1(\inst4|auto_generated|counter_cella3~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella3 .cin0_used = "true";
defparam \inst4|auto_generated|counter_cella3 .cin1_used = "true";
defparam \inst4|auto_generated|counter_cella3 .lut_mask = "5a5f";
defparam \inst4|auto_generated|counter_cella3 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella3 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella3 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella3 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 (
// Equation(s):
// \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0_combout  = (((!\inst4|auto_generated|safe_q [0]) # (!\inst4|auto_generated|safe_q [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|auto_generated|safe_q [1]),
	.datad(\inst4|auto_generated|safe_q [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 .lut_mask = "0fff";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 .operation_mode = "normal";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 .output_mode = "comb_only";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 .register_cascade_mode = "off";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \inst4|auto_generated|counter_cella4 (
// Equation(s):
// \inst4|auto_generated|safe_q [4] = DFFEAS(\inst4|auto_generated|safe_q [4] $ ((((!\inst4|auto_generated|counter_cella3~COUT )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella4~COUT  = CARRY((\inst4|auto_generated|safe_q [4] & ((!\inst4|auto_generated|counter_cella3~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\inst4|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst4|auto_generated|counter_cella3~COUT ),
	.cin1(\inst4|auto_generated|counter_cella3~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [4]),
	.cout(\inst4|auto_generated|counter_cella4~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella4 .cin0_used = "true";
defparam \inst4|auto_generated|counter_cella4 .cin1_used = "true";
defparam \inst4|auto_generated|counter_cella4 .lut_mask = "a50a";
defparam \inst4|auto_generated|counter_cella4 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella4 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella4 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella4 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \inst4|auto_generated|counter_cella5 (
// Equation(s):
// \inst4|auto_generated|safe_q [5] = DFFEAS(\inst4|auto_generated|safe_q [5] $ ((((\inst4|auto_generated|counter_cella4~COUT )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella5~COUT  = CARRY(((!\inst4|auto_generated|counter_cella4~COUT )) # (!\inst4|auto_generated|safe_q [5]))
// \inst4|auto_generated|counter_cella5~COUTCOUT1_1  = CARRY(((!\inst4|auto_generated|counter_cella4~COUT )) # (!\inst4|auto_generated|safe_q [5]))

	.clk(\clk~combout ),
	.dataa(\inst4|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(\inst4|auto_generated|counter_cella4~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [5]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella5~COUT ),
	.cout1(\inst4|auto_generated|counter_cella5~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella5 .cin_used = "true";
defparam \inst4|auto_generated|counter_cella5 .lut_mask = "5a5f";
defparam \inst4|auto_generated|counter_cella5 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella5 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella5 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella5 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \inst4|auto_generated|counter_cella6 (
// Equation(s):
// \inst4|auto_generated|safe_q [6] = DFFEAS(\inst4|auto_generated|safe_q [6] $ ((((!(!\inst4|auto_generated|counter_cella4~COUT  & \inst4|auto_generated|counter_cella5~COUT ) # (\inst4|auto_generated|counter_cella4~COUT  & 
// \inst4|auto_generated|counter_cella5~COUTCOUT1_1 ))))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella6~COUT  = CARRY((\inst4|auto_generated|safe_q [6] & ((!\inst4|auto_generated|counter_cella5~COUT ))))
// \inst4|auto_generated|counter_cella6~COUTCOUT1_1  = CARRY((\inst4|auto_generated|safe_q [6] & ((!\inst4|auto_generated|counter_cella5~COUTCOUT1_1 ))))

	.clk(\clk~combout ),
	.dataa(\inst4|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(\inst4|auto_generated|counter_cella4~COUT ),
	.cin0(\inst4|auto_generated|counter_cella5~COUT ),
	.cin1(\inst4|auto_generated|counter_cella5~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [6]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella6~COUT ),
	.cout1(\inst4|auto_generated|counter_cella6~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella6 .cin0_used = "true";
defparam \inst4|auto_generated|counter_cella6 .cin1_used = "true";
defparam \inst4|auto_generated|counter_cella6 .cin_used = "true";
defparam \inst4|auto_generated|counter_cella6 .lut_mask = "a50a";
defparam \inst4|auto_generated|counter_cella6 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella6 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella6 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella6 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 (
// Equation(s):
// \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1_combout  = (\inst4|auto_generated|safe_q [5]) # ((\inst4|auto_generated|safe_q [4]) # ((!\inst4|auto_generated|safe_q [7]) # (!\inst4|auto_generated|safe_q [6])))

	.clk(gnd),
	.dataa(\inst4|auto_generated|safe_q [5]),
	.datab(\inst4|auto_generated|safe_q [4]),
	.datac(\inst4|auto_generated|safe_q [6]),
	.datad(\inst4|auto_generated|safe_q [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 .lut_mask = "efff";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 .operation_mode = "normal";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 .output_mode = "comb_only";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 .register_cascade_mode = "off";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \inst4|auto_generated|cmpr1|aneb_result_wire[0] (
// Equation(s):
// \inst4|auto_generated|cmpr1|aneb_result_wire [0] = (\inst4|auto_generated|safe_q [3]) # (((\inst4|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ) # (\inst4|auto_generated|cmpr1|aneb_result_wire[0]~1_combout )) # (!\inst4|auto_generated|safe_q [2]))

	.clk(gnd),
	.dataa(\inst4|auto_generated|safe_q [3]),
	.datab(\inst4|auto_generated|safe_q [2]),
	.datac(\inst4|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ),
	.datad(\inst4|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|auto_generated|cmpr1|aneb_result_wire [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0] .lut_mask = "fffb";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0] .operation_mode = "normal";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0] .output_mode = "comb_only";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0] .register_cascade_mode = "off";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0] .sum_lutc_input = "datac";
defparam \inst4|auto_generated|cmpr1|aneb_result_wire[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \inst4|auto_generated|counter_cella7 (
// Equation(s):
// \inst4|auto_generated|safe_q [7] = DFFEAS((\inst4|auto_generated|safe_q [7] $ (((!\inst4|auto_generated|counter_cella4~COUT  & \inst4|auto_generated|counter_cella6~COUT ) # (\inst4|auto_generated|counter_cella4~COUT  & 
// \inst4|auto_generated|counter_cella6~COUTCOUT1_1 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \inst4|auto_generated|modulus_trigger )
// \inst4|auto_generated|counter_cella7~COUT  = CARRY(((!\inst4|auto_generated|counter_cella6~COUT ) # (!\inst4|auto_generated|safe_q [7])))
// \inst4|auto_generated|counter_cella7~COUTCOUT1_1  = CARRY(((!\inst4|auto_generated|counter_cella6~COUTCOUT1_1 ) # (!\inst4|auto_generated|safe_q [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst4|auto_generated|safe_q [7]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|auto_generated|modulus_trigger ),
	.ena(vcc),
	.cin(\inst4|auto_generated|counter_cella4~COUT ),
	.cin0(\inst4|auto_generated|counter_cella6~COUT ),
	.cin1(\inst4|auto_generated|counter_cella6~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|auto_generated|safe_q [7]),
	.cout(),
	.cout0(\inst4|auto_generated|counter_cella7~COUT ),
	.cout1(\inst4|auto_generated|counter_cella7~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst4|auto_generated|counter_cella7 .cin0_used = "true";
defparam \inst4|auto_generated|counter_cella7 .cin1_used = "true";
defparam \inst4|auto_generated|counter_cella7 .cin_used = "true";
defparam \inst4|auto_generated|counter_cella7 .lut_mask = "3c3f";
defparam \inst4|auto_generated|counter_cella7 .operation_mode = "arithmetic";
defparam \inst4|auto_generated|counter_cella7 .output_mode = "reg_only";
defparam \inst4|auto_generated|counter_cella7 .register_cascade_mode = "off";
defparam \inst4|auto_generated|counter_cella7 .sum_lutc_input = "cin";
defparam \inst4|auto_generated|counter_cella7 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \inst4|auto_generated|cout_bit (
// Equation(s):
// \inst4|auto_generated|modulus_trigger  = (((!\inst4|auto_generated|cmpr1|aneb_result_wire [0]) # (!(!\inst4|auto_generated|counter_cella4~COUT  & \inst4|auto_generated|counter_cella7~COUT ) # (\inst4|auto_generated|counter_cella4~COUT  & 
// \inst4|auto_generated|counter_cella7~COUTCOUT1_1 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|auto_generated|cmpr1|aneb_result_wire [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst4|auto_generated|counter_cella4~COUT ),
	.cin0(\inst4|auto_generated|counter_cella7~COUT ),
	.cin1(\inst4|auto_generated|counter_cella7~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|auto_generated|modulus_trigger ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|auto_generated|cout_bit .cin0_used = "true";
defparam \inst4|auto_generated|cout_bit .cin1_used = "true";
defparam \inst4|auto_generated|cout_bit .cin_used = "true";
defparam \inst4|auto_generated|cout_bit .lut_mask = "0fff";
defparam \inst4|auto_generated|cout_bit .operation_mode = "normal";
defparam \inst4|auto_generated|cout_bit .output_mode = "comb_only";
defparam \inst4|auto_generated|cout_bit .register_cascade_mode = "off";
defparam \inst4|auto_generated|cout_bit .sum_lutc_input = "cin";
defparam \inst4|auto_generated|cout_bit .synch_mode = "off";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan5~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan5~combout ),
	.padio(RCV_Chan5));
// synopsys translate_off
defparam \RCV_Chan5~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \inst|pre_PulIn (
// Equation(s):
// \inst|Equal1~0  = (!\RCV_Chan5~combout  & (((B2_pre_PulIn))))
// \inst|pre_PulIn~regout  = DFFEAS(\inst|Equal1~0 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , \RCV_Chan5~combout , , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\RCV_Chan5~combout ),
	.datab(vcc),
	.datac(\RCV_Chan5~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~0 ),
	.regout(\inst|pre_PulIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|pre_PulIn .lut_mask = "5050";
defparam \inst|pre_PulIn .operation_mode = "normal";
defparam \inst|pre_PulIn .output_mode = "reg_and_comb";
defparam \inst|pre_PulIn .register_cascade_mode = "off";
defparam \inst|pre_PulIn .sum_lutc_input = "qfbk";
defparam \inst|pre_PulIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (((\RCV_Chan5~combout  & !\inst|pre_PulIn~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan5~combout ),
	.datad(\inst|pre_PulIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = "00f0";
defparam \inst|Equal1~1 .operation_mode = "normal";
defparam \inst|Equal1~1 .output_mode = "comb_only";
defparam \inst|Equal1~1 .register_cascade_mode = "off";
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
defparam \inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \inst|temp[0] (
// Equation(s):
// \inst|temp [0] = DFFEAS(((!\inst|temp [0])), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[0]~15  = CARRY(((\inst|temp [0])))
// \inst|temp[0]~15COUT1_17  = CARRY(((\inst|temp [0])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst|temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [0]),
	.cout(),
	.cout0(\inst|temp[0]~15 ),
	.cout1(\inst|temp[0]~15COUT1_17 ));
// synopsys translate_off
defparam \inst|temp[0] .lut_mask = "33cc";
defparam \inst|temp[0] .operation_mode = "arithmetic";
defparam \inst|temp[0] .output_mode = "reg_only";
defparam \inst|temp[0] .register_cascade_mode = "off";
defparam \inst|temp[0] .sum_lutc_input = "datac";
defparam \inst|temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \inst|temp[1] (
// Equation(s):
// \inst|temp [1] = DFFEAS((\inst|temp [1] $ ((\inst|temp[0]~15 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[1]~3  = CARRY(((!\inst|temp[0]~15 ) # (!\inst|temp [1])))
// \inst|temp[1]~3COUT1_18  = CARRY(((!\inst|temp[0]~15COUT1_17 ) # (!\inst|temp [1])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst|temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(\inst|temp[0]~15 ),
	.cin1(\inst|temp[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [1]),
	.cout(),
	.cout0(\inst|temp[1]~3 ),
	.cout1(\inst|temp[1]~3COUT1_18 ));
// synopsys translate_off
defparam \inst|temp[1] .cin0_used = "true";
defparam \inst|temp[1] .cin1_used = "true";
defparam \inst|temp[1] .lut_mask = "3c3f";
defparam \inst|temp[1] .operation_mode = "arithmetic";
defparam \inst|temp[1] .output_mode = "reg_only";
defparam \inst|temp[1] .register_cascade_mode = "off";
defparam \inst|temp[1] .sum_lutc_input = "cin";
defparam \inst|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \inst|temp[2] (
// Equation(s):
// \inst|temp [2] = DFFEAS((\inst|temp [2] $ ((!\inst|temp[1]~3 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[2]~1  = CARRY(((\inst|temp [2] & !\inst|temp[1]~3 )))
// \inst|temp[2]~1COUT1_19  = CARRY(((\inst|temp [2] & !\inst|temp[1]~3COUT1_18 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst|temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(\inst|temp[1]~3 ),
	.cin1(\inst|temp[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [2]),
	.cout(),
	.cout0(\inst|temp[2]~1 ),
	.cout1(\inst|temp[2]~1COUT1_19 ));
// synopsys translate_off
defparam \inst|temp[2] .cin0_used = "true";
defparam \inst|temp[2] .cin1_used = "true";
defparam \inst|temp[2] .lut_mask = "c30c";
defparam \inst|temp[2] .operation_mode = "arithmetic";
defparam \inst|temp[2] .output_mode = "reg_only";
defparam \inst|temp[2] .register_cascade_mode = "off";
defparam \inst|temp[2] .sum_lutc_input = "cin";
defparam \inst|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \inst|temp[3] (
// Equation(s):
// \inst|temp [3] = DFFEAS(\inst|temp [3] $ ((((\inst|temp[2]~1 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[3]~5  = CARRY(((!\inst|temp[2]~1 )) # (!\inst|temp [3]))
// \inst|temp[3]~5COUT1_20  = CARRY(((!\inst|temp[2]~1COUT1_19 )) # (!\inst|temp [3]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst|temp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(\inst|temp[2]~1 ),
	.cin1(\inst|temp[2]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [3]),
	.cout(),
	.cout0(\inst|temp[3]~5 ),
	.cout1(\inst|temp[3]~5COUT1_20 ));
// synopsys translate_off
defparam \inst|temp[3] .cin0_used = "true";
defparam \inst|temp[3] .cin1_used = "true";
defparam \inst|temp[3] .lut_mask = "5a5f";
defparam \inst|temp[3] .operation_mode = "arithmetic";
defparam \inst|temp[3] .output_mode = "reg_only";
defparam \inst|temp[3] .register_cascade_mode = "off";
defparam \inst|temp[3] .sum_lutc_input = "cin";
defparam \inst|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \inst|temp[4] (
// Equation(s):
// \inst|temp [4] = DFFEAS(\inst|temp [4] $ ((((!\inst|temp[3]~5 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[4]~7  = CARRY((\inst|temp [4] & ((!\inst|temp[3]~5COUT1_20 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(gnd),
	.cin0(\inst|temp[3]~5 ),
	.cin1(\inst|temp[3]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [4]),
	.cout(\inst|temp[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|temp[4] .cin0_used = "true";
defparam \inst|temp[4] .cin1_used = "true";
defparam \inst|temp[4] .lut_mask = "a50a";
defparam \inst|temp[4] .operation_mode = "arithmetic";
defparam \inst|temp[4] .output_mode = "reg_only";
defparam \inst|temp[4] .register_cascade_mode = "off";
defparam \inst|temp[4] .sum_lutc_input = "cin";
defparam \inst|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \inst|temp[5] (
// Equation(s):
// \inst|temp [5] = DFFEAS(\inst|temp [5] $ ((((\inst|temp[4]~7 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[5]~11  = CARRY(((!\inst|temp[4]~7 )) # (!\inst|temp [5]))
// \inst|temp[5]~11COUT1_21  = CARRY(((!\inst|temp[4]~7 )) # (!\inst|temp [5]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst|temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [5]),
	.cout(),
	.cout0(\inst|temp[5]~11 ),
	.cout1(\inst|temp[5]~11COUT1_21 ));
// synopsys translate_off
defparam \inst|temp[5] .cin_used = "true";
defparam \inst|temp[5] .lut_mask = "5a5f";
defparam \inst|temp[5] .operation_mode = "arithmetic";
defparam \inst|temp[5] .output_mode = "reg_only";
defparam \inst|temp[5] .register_cascade_mode = "off";
defparam \inst|temp[5] .sum_lutc_input = "cin";
defparam \inst|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \inst|d[5]~reg0 (
// Equation(s):
// \inst|d[5]~reg0_regout  = DFFEAS((((\inst|temp [5]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[5]~reg0 .lut_mask = "ff00";
defparam \inst|d[5]~reg0 .operation_mode = "normal";
defparam \inst|d[5]~reg0 .output_mode = "reg_only";
defparam \inst|d[5]~reg0 .register_cascade_mode = "off";
defparam \inst|d[5]~reg0 .sum_lutc_input = "datac";
defparam \inst|d[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \inst|temp[6] (
// Equation(s):
// \inst|temp [6] = DFFEAS(\inst|temp [6] $ ((((!(!\inst|temp[4]~7  & \inst|temp[5]~11 ) # (\inst|temp[4]~7  & \inst|temp[5]~11COUT1_21 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )
// \inst|temp[6]~9  = CARRY((\inst|temp [6] & ((!\inst|temp[5]~11 ))))
// \inst|temp[6]~9COUT1_22  = CARRY((\inst|temp [6] & ((!\inst|temp[5]~11COUT1_21 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[4]~7 ),
	.cin0(\inst|temp[5]~11 ),
	.cin1(\inst|temp[5]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [6]),
	.cout(),
	.cout0(\inst|temp[6]~9 ),
	.cout1(\inst|temp[6]~9COUT1_22 ));
// synopsys translate_off
defparam \inst|temp[6] .cin0_used = "true";
defparam \inst|temp[6] .cin1_used = "true";
defparam \inst|temp[6] .cin_used = "true";
defparam \inst|temp[6] .lut_mask = "a50a";
defparam \inst|temp[6] .operation_mode = "arithmetic";
defparam \inst|temp[6] .output_mode = "reg_only";
defparam \inst|temp[6] .register_cascade_mode = "off";
defparam \inst|temp[6] .sum_lutc_input = "cin";
defparam \inst|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \inst|temp[7] (
// Equation(s):
// \inst|temp [7] = DFFEAS((\inst|temp [7] $ (((!\inst|temp[4]~7  & \inst|temp[6]~9 ) # (\inst|temp[4]~7  & \inst|temp[6]~9COUT1_22 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan5~combout , , , \inst|Equal1~1_combout , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst|temp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan5~combout ),
	.cin(\inst|temp[4]~7 ),
	.cin0(\inst|temp[6]~9 ),
	.cin1(\inst|temp[6]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|temp[7] .cin0_used = "true";
defparam \inst|temp[7] .cin1_used = "true";
defparam \inst|temp[7] .cin_used = "true";
defparam \inst|temp[7] .lut_mask = "3c3c";
defparam \inst|temp[7] .operation_mode = "normal";
defparam \inst|temp[7] .output_mode = "reg_only";
defparam \inst|temp[7] .register_cascade_mode = "off";
defparam \inst|temp[7] .sum_lutc_input = "cin";
defparam \inst|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \inst|d[7]~reg0 (
// Equation(s):
// \inst|d[7]~reg0_regout  = DFFEAS((((\inst|temp [7]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[7]~reg0 .lut_mask = "ff00";
defparam \inst|d[7]~reg0 .operation_mode = "normal";
defparam \inst|d[7]~reg0 .output_mode = "reg_only";
defparam \inst|d[7]~reg0 .register_cascade_mode = "off";
defparam \inst|d[7]~reg0 .sum_lutc_input = "datac";
defparam \inst|d[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \inst|d[3]~reg0 (
// Equation(s):
// \inst|d[3]~reg0_regout  = DFFEAS((((\inst|temp [3]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|temp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[3]~reg0 .lut_mask = "ff00";
defparam \inst|d[3]~reg0 .operation_mode = "normal";
defparam \inst|d[3]~reg0 .output_mode = "reg_only";
defparam \inst|d[3]~reg0 .register_cascade_mode = "off";
defparam \inst|d[3]~reg0 .sum_lutc_input = "datac";
defparam \inst|d[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \inst|d[1]~reg0 (
// Equation(s):
// \inst|d[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst|Equal1~0 , \inst|temp [1], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[1]~reg0 .lut_mask = "0000";
defparam \inst|d[1]~reg0 .operation_mode = "normal";
defparam \inst|d[1]~reg0 .output_mode = "reg_only";
defparam \inst|d[1]~reg0 .register_cascade_mode = "off";
defparam \inst|d[1]~reg0 .sum_lutc_input = "datac";
defparam \inst|d[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \inst|d[4]~reg0 (
// Equation(s):
// \inst|d[4]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst|Equal1~0 , \inst|temp [4], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|temp [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|d[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[4]~reg0 .lut_mask = "0000";
defparam \inst|d[4]~reg0 .operation_mode = "normal";
defparam \inst|d[4]~reg0 .output_mode = "reg_only";
defparam \inst|d[4]~reg0 .register_cascade_mode = "off";
defparam \inst|d[4]~reg0 .sum_lutc_input = "datac";
defparam \inst|d[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \inst|d[2]~reg0 (
// Equation(s):
// \inst2|LessThan1~0  = ((!\inst|d[3]~reg0_regout  & ((!B2L4Q) # (!\inst|d[1]~reg0_regout )))) # (!\inst|d[4]~reg0_regout )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst|d[3]~reg0_regout ),
	.datab(\inst|d[1]~reg0_regout ),
	.datac(\inst|temp [2]),
	.datad(\inst|d[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~0 ),
	.regout(\inst|d[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[2]~reg0 .lut_mask = "15ff";
defparam \inst|d[2]~reg0 .operation_mode = "normal";
defparam \inst|d[2]~reg0 .output_mode = "comb_only";
defparam \inst|d[2]~reg0 .register_cascade_mode = "off";
defparam \inst|d[2]~reg0 .sum_lutc_input = "qfbk";
defparam \inst|d[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \inst|d[6]~reg0 (
// Equation(s):
// \inst2|LessThan1~1  = ((!\inst|d[5]~reg0_regout  & (!B2L8Q & \inst2|LessThan1~0 ))) # (!\inst|d[7]~reg0_regout )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst|d[5]~reg0_regout ),
	.datab(\inst|d[7]~reg0_regout ),
	.datac(\inst|temp [6]),
	.datad(\inst2|LessThan1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan1~1 ),
	.regout(\inst|d[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|d[6]~reg0 .lut_mask = "3733";
defparam \inst|d[6]~reg0 .operation_mode = "normal";
defparam \inst|d[6]~reg0 .output_mode = "comb_only";
defparam \inst|d[6]~reg0 .register_cascade_mode = "off";
defparam \inst|d[6]~reg0 .sum_lutc_input = "qfbk";
defparam \inst|d[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \inst2|flag (
// Equation(s):
// \inst2|flag~regout  = DFFEAS((((!\inst2|LessThan1~1 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|LessThan1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|flag .lut_mask = "00ff";
defparam \inst2|flag .operation_mode = "normal";
defparam \inst2|flag .output_mode = "reg_only";
defparam \inst2|flag .register_cascade_mode = "off";
defparam \inst2|flag .sum_lutc_input = "datac";
defparam \inst2|flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \inst2|pre_flag (
// Equation(s):
// \inst2|wait_flag~2  = ((\inst2|wait_flag~regout ) # ((!C1_pre_flag & !\inst2|LessThan1~1 )))
// \inst2|pre_flag~regout  = DFFEAS(\inst2|wait_flag~2 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , \inst2|flag~regout , , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|wait_flag~regout ),
	.datac(\inst2|flag~regout ),
	.datad(\inst2|LessThan1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|wait_flag~2 ),
	.regout(\inst2|pre_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pre_flag .lut_mask = "cccf";
defparam \inst2|pre_flag .operation_mode = "normal";
defparam \inst2|pre_flag .output_mode = "reg_and_comb";
defparam \inst2|pre_flag .register_cascade_mode = "off";
defparam \inst2|pre_flag .sum_lutc_input = "qfbk";
defparam \inst2|pre_flag .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \inst2|count[0] (
// Equation(s):
// \inst2|count [0] = DFFEAS(((!\inst2|count [0])), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[0]~17  = CARRY(((\inst2|count [0])))
// \inst2|count[0]~17COUT1_41  = CARRY(((\inst2|count [0])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [0]),
	.cout(),
	.cout0(\inst2|count[0]~17 ),
	.cout1(\inst2|count[0]~17COUT1_41 ));
// synopsys translate_off
defparam \inst2|count[0] .lut_mask = "33cc";
defparam \inst2|count[0] .operation_mode = "arithmetic";
defparam \inst2|count[0] .output_mode = "reg_only";
defparam \inst2|count[0] .register_cascade_mode = "off";
defparam \inst2|count[0] .sum_lutc_input = "datac";
defparam \inst2|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \inst2|count[1] (
// Equation(s):
// \inst2|count [1] = DFFEAS((\inst2|count [1] $ ((\inst2|count[0]~17 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[1]~19  = CARRY(((!\inst2|count[0]~17 ) # (!\inst2|count [1])))
// \inst2|count[1]~19COUT1_42  = CARRY(((!\inst2|count[0]~17COUT1_41 ) # (!\inst2|count [1])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(gnd),
	.cin0(\inst2|count[0]~17 ),
	.cin1(\inst2|count[0]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [1]),
	.cout(),
	.cout0(\inst2|count[1]~19 ),
	.cout1(\inst2|count[1]~19COUT1_42 ));
// synopsys translate_off
defparam \inst2|count[1] .cin0_used = "true";
defparam \inst2|count[1] .cin1_used = "true";
defparam \inst2|count[1] .lut_mask = "3c3f";
defparam \inst2|count[1] .operation_mode = "arithmetic";
defparam \inst2|count[1] .output_mode = "reg_only";
defparam \inst2|count[1] .register_cascade_mode = "off";
defparam \inst2|count[1] .sum_lutc_input = "cin";
defparam \inst2|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \inst2|count[2] (
// Equation(s):
// \inst2|count [2] = DFFEAS((\inst2|count [2] $ ((!\inst2|count[1]~19 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[2]~21  = CARRY(((\inst2|count [2] & !\inst2|count[1]~19 )))
// \inst2|count[2]~21COUT1_43  = CARRY(((\inst2|count [2] & !\inst2|count[1]~19COUT1_42 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(gnd),
	.cin0(\inst2|count[1]~19 ),
	.cin1(\inst2|count[1]~19COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [2]),
	.cout(),
	.cout0(\inst2|count[2]~21 ),
	.cout1(\inst2|count[2]~21COUT1_43 ));
// synopsys translate_off
defparam \inst2|count[2] .cin0_used = "true";
defparam \inst2|count[2] .cin1_used = "true";
defparam \inst2|count[2] .lut_mask = "c30c";
defparam \inst2|count[2] .operation_mode = "arithmetic";
defparam \inst2|count[2] .output_mode = "reg_only";
defparam \inst2|count[2] .register_cascade_mode = "off";
defparam \inst2|count[2] .sum_lutc_input = "cin";
defparam \inst2|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \inst2|count[3] (
// Equation(s):
// \inst2|count [3] = DFFEAS(\inst2|count [3] $ ((((\inst2|count[2]~21 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[3]~23  = CARRY(((!\inst2|count[2]~21 )) # (!\inst2|count [3]))
// \inst2|count[3]~23COUT1_44  = CARRY(((!\inst2|count[2]~21COUT1_43 )) # (!\inst2|count [3]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(gnd),
	.cin0(\inst2|count[2]~21 ),
	.cin1(\inst2|count[2]~21COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [3]),
	.cout(),
	.cout0(\inst2|count[3]~23 ),
	.cout1(\inst2|count[3]~23COUT1_44 ));
// synopsys translate_off
defparam \inst2|count[3] .cin0_used = "true";
defparam \inst2|count[3] .cin1_used = "true";
defparam \inst2|count[3] .lut_mask = "5a5f";
defparam \inst2|count[3] .operation_mode = "arithmetic";
defparam \inst2|count[3] .output_mode = "reg_only";
defparam \inst2|count[3] .register_cascade_mode = "off";
defparam \inst2|count[3] .sum_lutc_input = "cin";
defparam \inst2|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \inst2|count[4] (
// Equation(s):
// \inst2|count [4] = DFFEAS(\inst2|count [4] $ ((((!\inst2|count[3]~23 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[4]~9  = CARRY((\inst2|count [4] & ((!\inst2|count[3]~23COUT1_44 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(gnd),
	.cin0(\inst2|count[3]~23 ),
	.cin1(\inst2|count[3]~23COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [4]),
	.cout(\inst2|count[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[4] .cin0_used = "true";
defparam \inst2|count[4] .cin1_used = "true";
defparam \inst2|count[4] .lut_mask = "a50a";
defparam \inst2|count[4] .operation_mode = "arithmetic";
defparam \inst2|count[4] .output_mode = "reg_only";
defparam \inst2|count[4] .register_cascade_mode = "off";
defparam \inst2|count[4] .sum_lutc_input = "cin";
defparam \inst2|count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \inst2|count[5] (
// Equation(s):
// \inst2|count [5] = DFFEAS(\inst2|count [5] $ ((((\inst2|count[4]~9 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[5]~11  = CARRY(((!\inst2|count[4]~9 )) # (!\inst2|count [5]))
// \inst2|count[5]~11COUT1_45  = CARRY(((!\inst2|count[4]~9 )) # (!\inst2|count [5]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [5]),
	.cout(),
	.cout0(\inst2|count[5]~11 ),
	.cout1(\inst2|count[5]~11COUT1_45 ));
// synopsys translate_off
defparam \inst2|count[5] .cin_used = "true";
defparam \inst2|count[5] .lut_mask = "5a5f";
defparam \inst2|count[5] .operation_mode = "arithmetic";
defparam \inst2|count[5] .output_mode = "reg_only";
defparam \inst2|count[5] .register_cascade_mode = "off";
defparam \inst2|count[5] .sum_lutc_input = "cin";
defparam \inst2|count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \inst2|count[6] (
// Equation(s):
// \inst2|count [6] = DFFEAS(\inst2|count [6] $ ((((!(!\inst2|count[4]~9  & \inst2|count[5]~11 ) # (\inst2|count[4]~9  & \inst2|count[5]~11COUT1_45 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , 
// )
// \inst2|count[6]~13  = CARRY((\inst2|count [6] & ((!\inst2|count[5]~11 ))))
// \inst2|count[6]~13COUT1_46  = CARRY((\inst2|count [6] & ((!\inst2|count[5]~11COUT1_45 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[4]~9 ),
	.cin0(\inst2|count[5]~11 ),
	.cin1(\inst2|count[5]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [6]),
	.cout(),
	.cout0(\inst2|count[6]~13 ),
	.cout1(\inst2|count[6]~13COUT1_46 ));
// synopsys translate_off
defparam \inst2|count[6] .cin0_used = "true";
defparam \inst2|count[6] .cin1_used = "true";
defparam \inst2|count[6] .cin_used = "true";
defparam \inst2|count[6] .lut_mask = "a50a";
defparam \inst2|count[6] .operation_mode = "arithmetic";
defparam \inst2|count[6] .output_mode = "reg_only";
defparam \inst2|count[6] .register_cascade_mode = "off";
defparam \inst2|count[6] .sum_lutc_input = "cin";
defparam \inst2|count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \inst2|count[7] (
// Equation(s):
// \inst2|count [7] = DFFEAS((\inst2|count [7] $ (((!\inst2|count[4]~9  & \inst2|count[6]~13 ) # (\inst2|count[4]~9  & \inst2|count[6]~13COUT1_46 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[7]~15  = CARRY(((!\inst2|count[6]~13 ) # (!\inst2|count [7])))
// \inst2|count[7]~15COUT1_47  = CARRY(((!\inst2|count[6]~13COUT1_46 ) # (!\inst2|count [7])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[4]~9 ),
	.cin0(\inst2|count[6]~13 ),
	.cin1(\inst2|count[6]~13COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [7]),
	.cout(),
	.cout0(\inst2|count[7]~15 ),
	.cout1(\inst2|count[7]~15COUT1_47 ));
// synopsys translate_off
defparam \inst2|count[7] .cin0_used = "true";
defparam \inst2|count[7] .cin1_used = "true";
defparam \inst2|count[7] .cin_used = "true";
defparam \inst2|count[7] .lut_mask = "3c3f";
defparam \inst2|count[7] .operation_mode = "arithmetic";
defparam \inst2|count[7] .output_mode = "reg_only";
defparam \inst2|count[7] .register_cascade_mode = "off";
defparam \inst2|count[7] .sum_lutc_input = "cin";
defparam \inst2|count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \inst2|count[8] (
// Equation(s):
// \inst2|count [8] = DFFEAS(\inst2|count [8] $ ((((!(!\inst2|count[4]~9  & \inst2|count[7]~15 ) # (\inst2|count[4]~9  & \inst2|count[7]~15COUT1_47 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , 
// )
// \inst2|count[8]~25  = CARRY((\inst2|count [8] & ((!\inst2|count[7]~15 ))))
// \inst2|count[8]~25COUT1_48  = CARRY((\inst2|count [8] & ((!\inst2|count[7]~15COUT1_47 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[4]~9 ),
	.cin0(\inst2|count[7]~15 ),
	.cin1(\inst2|count[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [8]),
	.cout(),
	.cout0(\inst2|count[8]~25 ),
	.cout1(\inst2|count[8]~25COUT1_48 ));
// synopsys translate_off
defparam \inst2|count[8] .cin0_used = "true";
defparam \inst2|count[8] .cin1_used = "true";
defparam \inst2|count[8] .cin_used = "true";
defparam \inst2|count[8] .lut_mask = "a50a";
defparam \inst2|count[8] .operation_mode = "arithmetic";
defparam \inst2|count[8] .output_mode = "reg_only";
defparam \inst2|count[8] .register_cascade_mode = "off";
defparam \inst2|count[8] .sum_lutc_input = "cin";
defparam \inst2|count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \inst2|count[9] (
// Equation(s):
// \inst2|count [9] = DFFEAS((\inst2|count [9] $ (((!\inst2|count[4]~9  & \inst2|count[8]~25 ) # (\inst2|count[4]~9  & \inst2|count[8]~25COUT1_48 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[9]~27  = CARRY(((!\inst2|count[8]~25COUT1_48 ) # (!\inst2|count [9])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[4]~9 ),
	.cin0(\inst2|count[8]~25 ),
	.cin1(\inst2|count[8]~25COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [9]),
	.cout(\inst2|count[9]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[9] .cin0_used = "true";
defparam \inst2|count[9] .cin1_used = "true";
defparam \inst2|count[9] .cin_used = "true";
defparam \inst2|count[9] .lut_mask = "3c3f";
defparam \inst2|count[9] .operation_mode = "arithmetic";
defparam \inst2|count[9] .output_mode = "reg_only";
defparam \inst2|count[9] .register_cascade_mode = "off";
defparam \inst2|count[9] .sum_lutc_input = "cin";
defparam \inst2|count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \inst2|count[10] (
// Equation(s):
// \inst2|count [10] = DFFEAS((\inst2|count [10] $ ((!\inst2|count[9]~27 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[10]~29  = CARRY(((\inst2|count [10] & !\inst2|count[9]~27 )))
// \inst2|count[10]~29COUT1_49  = CARRY(((\inst2|count [10] & !\inst2|count[9]~27 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[9]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [10]),
	.cout(),
	.cout0(\inst2|count[10]~29 ),
	.cout1(\inst2|count[10]~29COUT1_49 ));
// synopsys translate_off
defparam \inst2|count[10] .cin_used = "true";
defparam \inst2|count[10] .lut_mask = "c30c";
defparam \inst2|count[10] .operation_mode = "arithmetic";
defparam \inst2|count[10] .output_mode = "reg_only";
defparam \inst2|count[10] .register_cascade_mode = "off";
defparam \inst2|count[10] .sum_lutc_input = "cin";
defparam \inst2|count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \inst2|count[11] (
// Equation(s):
// \inst2|count [11] = DFFEAS((\inst2|count [11] $ (((!\inst2|count[9]~27  & \inst2|count[10]~29 ) # (\inst2|count[9]~27  & \inst2|count[10]~29COUT1_49 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout 
// , )
// \inst2|count[11]~31  = CARRY(((!\inst2|count[10]~29 ) # (!\inst2|count [11])))
// \inst2|count[11]~31COUT1_50  = CARRY(((!\inst2|count[10]~29COUT1_49 ) # (!\inst2|count [11])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[9]~27 ),
	.cin0(\inst2|count[10]~29 ),
	.cin1(\inst2|count[10]~29COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [11]),
	.cout(),
	.cout0(\inst2|count[11]~31 ),
	.cout1(\inst2|count[11]~31COUT1_50 ));
// synopsys translate_off
defparam \inst2|count[11] .cin0_used = "true";
defparam \inst2|count[11] .cin1_used = "true";
defparam \inst2|count[11] .cin_used = "true";
defparam \inst2|count[11] .lut_mask = "3c3f";
defparam \inst2|count[11] .operation_mode = "arithmetic";
defparam \inst2|count[11] .output_mode = "reg_only";
defparam \inst2|count[11] .register_cascade_mode = "off";
defparam \inst2|count[11] .sum_lutc_input = "cin";
defparam \inst2|count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \inst2|count[12] (
// Equation(s):
// \inst2|count [12] = DFFEAS((\inst2|count [12] $ ((!(!\inst2|count[9]~27  & \inst2|count[11]~31 ) # (\inst2|count[9]~27  & \inst2|count[11]~31COUT1_50 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , 
// \inst2|LessThan2~6_combout , )
// \inst2|count[12]~33  = CARRY(((\inst2|count [12] & !\inst2|count[11]~31 )))
// \inst2|count[12]~33COUT1_51  = CARRY(((\inst2|count [12] & !\inst2|count[11]~31COUT1_50 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[9]~27 ),
	.cin0(\inst2|count[11]~31 ),
	.cin1(\inst2|count[11]~31COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [12]),
	.cout(),
	.cout0(\inst2|count[12]~33 ),
	.cout1(\inst2|count[12]~33COUT1_51 ));
// synopsys translate_off
defparam \inst2|count[12] .cin0_used = "true";
defparam \inst2|count[12] .cin1_used = "true";
defparam \inst2|count[12] .cin_used = "true";
defparam \inst2|count[12] .lut_mask = "c30c";
defparam \inst2|count[12] .operation_mode = "arithmetic";
defparam \inst2|count[12] .output_mode = "reg_only";
defparam \inst2|count[12] .register_cascade_mode = "off";
defparam \inst2|count[12] .sum_lutc_input = "cin";
defparam \inst2|count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \inst2|count[13] (
// Equation(s):
// \inst2|count [13] = DFFEAS(\inst2|count [13] $ (((((!\inst2|count[9]~27  & \inst2|count[12]~33 ) # (\inst2|count[9]~27  & \inst2|count[12]~33COUT1_51 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , 
// \inst2|LessThan2~6_combout , )
// \inst2|count[13]~35  = CARRY(((!\inst2|count[12]~33 )) # (!\inst2|count [13]))
// \inst2|count[13]~35COUT1_52  = CARRY(((!\inst2|count[12]~33COUT1_51 )) # (!\inst2|count [13]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[9]~27 ),
	.cin0(\inst2|count[12]~33 ),
	.cin1(\inst2|count[12]~33COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [13]),
	.cout(),
	.cout0(\inst2|count[13]~35 ),
	.cout1(\inst2|count[13]~35COUT1_52 ));
// synopsys translate_off
defparam \inst2|count[13] .cin0_used = "true";
defparam \inst2|count[13] .cin1_used = "true";
defparam \inst2|count[13] .cin_used = "true";
defparam \inst2|count[13] .lut_mask = "5a5f";
defparam \inst2|count[13] .operation_mode = "arithmetic";
defparam \inst2|count[13] .output_mode = "reg_only";
defparam \inst2|count[13] .register_cascade_mode = "off";
defparam \inst2|count[13] .sum_lutc_input = "cin";
defparam \inst2|count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \inst2|count[14] (
// Equation(s):
// \inst2|count [14] = DFFEAS(\inst2|count [14] $ ((((!(!\inst2|count[9]~27  & \inst2|count[13]~35 ) # (\inst2|count[9]~27  & \inst2|count[13]~35COUT1_52 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , 
// \inst2|LessThan2~6_combout , )
// \inst2|count[14]~37  = CARRY((\inst2|count [14] & ((!\inst2|count[13]~35COUT1_52 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[9]~27 ),
	.cin0(\inst2|count[13]~35 ),
	.cin1(\inst2|count[13]~35COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [14]),
	.cout(\inst2|count[14]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[14] .cin0_used = "true";
defparam \inst2|count[14] .cin1_used = "true";
defparam \inst2|count[14] .cin_used = "true";
defparam \inst2|count[14] .lut_mask = "a50a";
defparam \inst2|count[14] .operation_mode = "arithmetic";
defparam \inst2|count[14] .output_mode = "reg_only";
defparam \inst2|count[14] .register_cascade_mode = "off";
defparam \inst2|count[14] .sum_lutc_input = "cin";
defparam \inst2|count[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \inst2|count[15] (
// Equation(s):
// \inst2|count [15] = DFFEAS(\inst2|count [15] $ ((((\inst2|count[14]~37 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout , )
// \inst2|count[15]~39  = CARRY(((!\inst2|count[14]~37 )) # (!\inst2|count [15]))
// \inst2|count[15]~39COUT1_53  = CARRY(((!\inst2|count[14]~37 )) # (!\inst2|count [15]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[14]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [15]),
	.cout(),
	.cout0(\inst2|count[15]~39 ),
	.cout1(\inst2|count[15]~39COUT1_53 ));
// synopsys translate_off
defparam \inst2|count[15] .cin_used = "true";
defparam \inst2|count[15] .lut_mask = "5a5f";
defparam \inst2|count[15] .operation_mode = "arithmetic";
defparam \inst2|count[15] .output_mode = "reg_only";
defparam \inst2|count[15] .register_cascade_mode = "off";
defparam \inst2|count[15] .sum_lutc_input = "cin";
defparam \inst2|count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \inst2|LessThan2~5 (
// Equation(s):
// \inst2|LessThan2~5_combout  = (!\inst2|count [14] & (!\inst2|count [15] & (!\inst2|count [13] & !\inst2|count [12])))

	.clk(gnd),
	.dataa(\inst2|count [14]),
	.datab(\inst2|count [15]),
	.datac(\inst2|count [13]),
	.datad(\inst2|count [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~5 .lut_mask = "0001";
defparam \inst2|LessThan2~5 .operation_mode = "normal";
defparam \inst2|LessThan2~5 .output_mode = "comb_only";
defparam \inst2|LessThan2~5 .register_cascade_mode = "off";
defparam \inst2|LessThan2~5 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \inst2|LessThan2~4 (
// Equation(s):
// \inst2|LessThan2~4_combout  = (!\inst2|count [8] & (!\inst2|count [10] & (!\inst2|count [11] & !\inst2|count [9])))

	.clk(gnd),
	.dataa(\inst2|count [8]),
	.datab(\inst2|count [10]),
	.datac(\inst2|count [11]),
	.datad(\inst2|count [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~4 .lut_mask = "0001";
defparam \inst2|LessThan2~4 .operation_mode = "normal";
defparam \inst2|LessThan2~4 .output_mode = "comb_only";
defparam \inst2|LessThan2~4 .register_cascade_mode = "off";
defparam \inst2|LessThan2~4 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \inst2|count[16] (
// Equation(s):
// \inst2|count [16] = DFFEAS(\inst2|count [16] $ ((((!(!\inst2|count[14]~37  & \inst2|count[15]~39 ) # (\inst2|count[14]~37  & \inst2|count[15]~39COUT1_53 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , 
// \inst2|LessThan2~6_combout , )
// \inst2|count[16]~1  = CARRY((\inst2|count [16] & ((!\inst2|count[15]~39 ))))
// \inst2|count[16]~1COUT1_54  = CARRY((\inst2|count [16] & ((!\inst2|count[15]~39COUT1_53 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[14]~37 ),
	.cin0(\inst2|count[15]~39 ),
	.cin1(\inst2|count[15]~39COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [16]),
	.cout(),
	.cout0(\inst2|count[16]~1 ),
	.cout1(\inst2|count[16]~1COUT1_54 ));
// synopsys translate_off
defparam \inst2|count[16] .cin0_used = "true";
defparam \inst2|count[16] .cin1_used = "true";
defparam \inst2|count[16] .cin_used = "true";
defparam \inst2|count[16] .lut_mask = "a50a";
defparam \inst2|count[16] .operation_mode = "arithmetic";
defparam \inst2|count[16] .output_mode = "reg_only";
defparam \inst2|count[16] .register_cascade_mode = "off";
defparam \inst2|count[16] .sum_lutc_input = "cin";
defparam \inst2|count[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \inst2|count[17] (
// Equation(s):
// \inst2|count [17] = DFFEAS((\inst2|count [17] $ (((!\inst2|count[14]~37  & \inst2|count[16]~1 ) # (\inst2|count[14]~37  & \inst2|count[16]~1COUT1_54 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout 
// , )
// \inst2|count[17]~3  = CARRY(((!\inst2|count[16]~1 ) # (!\inst2|count [17])))
// \inst2|count[17]~3COUT1_55  = CARRY(((!\inst2|count[16]~1COUT1_54 ) # (!\inst2|count [17])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst2|count [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[14]~37 ),
	.cin0(\inst2|count[16]~1 ),
	.cin1(\inst2|count[16]~1COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [17]),
	.cout(),
	.cout0(\inst2|count[17]~3 ),
	.cout1(\inst2|count[17]~3COUT1_55 ));
// synopsys translate_off
defparam \inst2|count[17] .cin0_used = "true";
defparam \inst2|count[17] .cin1_used = "true";
defparam \inst2|count[17] .cin_used = "true";
defparam \inst2|count[17] .lut_mask = "3c3f";
defparam \inst2|count[17] .operation_mode = "arithmetic";
defparam \inst2|count[17] .output_mode = "reg_only";
defparam \inst2|count[17] .register_cascade_mode = "off";
defparam \inst2|count[17] .sum_lutc_input = "cin";
defparam \inst2|count[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \inst2|count[18] (
// Equation(s):
// \inst2|count [18] = DFFEAS(\inst2|count [18] $ ((((!(!\inst2|count[14]~37  & \inst2|count[17]~3 ) # (\inst2|count[14]~37  & \inst2|count[17]~3COUT1_55 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , 
// \inst2|LessThan2~6_combout , )
// \inst2|count[18]~5  = CARRY((\inst2|count [18] & ((!\inst2|count[17]~3 ))))
// \inst2|count[18]~5COUT1_56  = CARRY((\inst2|count [18] & ((!\inst2|count[17]~3COUT1_55 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|count [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[14]~37 ),
	.cin0(\inst2|count[17]~3 ),
	.cin1(\inst2|count[17]~3COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [18]),
	.cout(),
	.cout0(\inst2|count[18]~5 ),
	.cout1(\inst2|count[18]~5COUT1_56 ));
// synopsys translate_off
defparam \inst2|count[18] .cin0_used = "true";
defparam \inst2|count[18] .cin1_used = "true";
defparam \inst2|count[18] .cin_used = "true";
defparam \inst2|count[18] .lut_mask = "a50a";
defparam \inst2|count[18] .operation_mode = "arithmetic";
defparam \inst2|count[18] .output_mode = "reg_only";
defparam \inst2|count[18] .register_cascade_mode = "off";
defparam \inst2|count[18] .sum_lutc_input = "cin";
defparam \inst2|count[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \inst2|count[19] (
// Equation(s):
// \inst2|count [19] = DFFEAS((((!\inst2|count[14]~37  & \inst2|count[18]~5 ) # (\inst2|count[14]~37  & \inst2|count[18]~5COUT1_56 ) $ (\inst2|count [19]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst2|wait_flag~2 , , , \inst2|LessThan2~6_combout 
// , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|count [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst2|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\inst2|wait_flag~2 ),
	.cin(\inst2|count[14]~37 ),
	.cin0(\inst2|count[18]~5 ),
	.cin1(\inst2|count[18]~5COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|count [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|count[19] .cin0_used = "true";
defparam \inst2|count[19] .cin1_used = "true";
defparam \inst2|count[19] .cin_used = "true";
defparam \inst2|count[19] .lut_mask = "0ff0";
defparam \inst2|count[19] .operation_mode = "normal";
defparam \inst2|count[19] .output_mode = "reg_only";
defparam \inst2|count[19] .register_cascade_mode = "off";
defparam \inst2|count[19] .sum_lutc_input = "cin";
defparam \inst2|count[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \inst2|LessThan2~0 (
// Equation(s):
// \inst2|LessThan2~0_combout  = (!\inst2|count [19] & (!\inst2|count [17] & (!\inst2|count [16] & !\inst2|count [18])))

	.clk(gnd),
	.dataa(\inst2|count [19]),
	.datab(\inst2|count [17]),
	.datac(\inst2|count [16]),
	.datad(\inst2|count [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~0 .lut_mask = "0001";
defparam \inst2|LessThan2~0 .operation_mode = "normal";
defparam \inst2|LessThan2~0 .output_mode = "comb_only";
defparam \inst2|LessThan2~0 .register_cascade_mode = "off";
defparam \inst2|LessThan2~0 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \inst2|LessThan2~1 (
// Equation(s):
// \inst2|LessThan2~1_combout  = (!\inst2|count [7] & (!\inst2|count [4] & (!\inst2|count [6] & !\inst2|count [5])))

	.clk(gnd),
	.dataa(\inst2|count [7]),
	.datab(\inst2|count [4]),
	.datac(\inst2|count [6]),
	.datad(\inst2|count [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~1 .lut_mask = "0001";
defparam \inst2|LessThan2~1 .operation_mode = "normal";
defparam \inst2|LessThan2~1 .output_mode = "comb_only";
defparam \inst2|LessThan2~1 .register_cascade_mode = "off";
defparam \inst2|LessThan2~1 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \inst2|LessThan2~2 (
// Equation(s):
// \inst2|LessThan2~2_combout  = (((!\inst2|count [0] & !\inst2|count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|count [0]),
	.datad(\inst2|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~2 .lut_mask = "000f";
defparam \inst2|LessThan2~2 .operation_mode = "normal";
defparam \inst2|LessThan2~2 .output_mode = "comb_only";
defparam \inst2|LessThan2~2 .register_cascade_mode = "off";
defparam \inst2|LessThan2~2 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \inst2|LessThan2~3 (
// Equation(s):
// \inst2|LessThan2~3_combout  = (!\inst2|count [3] & (\inst2|LessThan2~1_combout  & ((\inst2|LessThan2~2_combout ) # (!\inst2|count [2]))))

	.clk(gnd),
	.dataa(\inst2|count [3]),
	.datab(\inst2|count [2]),
	.datac(\inst2|LessThan2~1_combout ),
	.datad(\inst2|LessThan2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~3 .lut_mask = "5010";
defparam \inst2|LessThan2~3 .operation_mode = "normal";
defparam \inst2|LessThan2~3 .output_mode = "comb_only";
defparam \inst2|LessThan2~3 .register_cascade_mode = "off";
defparam \inst2|LessThan2~3 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \inst2|LessThan2~6 (
// Equation(s):
// \inst2|LessThan2~6_combout  = (((!\inst2|LessThan2~3_combout ) # (!\inst2|LessThan2~0_combout )) # (!\inst2|LessThan2~4_combout )) # (!\inst2|LessThan2~5_combout )

	.clk(gnd),
	.dataa(\inst2|LessThan2~5_combout ),
	.datab(\inst2|LessThan2~4_combout ),
	.datac(\inst2|LessThan2~0_combout ),
	.datad(\inst2|LessThan2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|LessThan2~6 .lut_mask = "7fff";
defparam \inst2|LessThan2~6 .operation_mode = "normal";
defparam \inst2|LessThan2~6 .output_mode = "comb_only";
defparam \inst2|LessThan2~6 .register_cascade_mode = "off";
defparam \inst2|LessThan2~6 .sum_lutc_input = "datac";
defparam \inst2|LessThan2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \inst2|wait_flag (
// Equation(s):
// \inst2|wait_flag~regout  = DFFEAS((!\inst2|LessThan2~6_combout  & ((\inst2|wait_flag~regout ) # ((!\inst2|LessThan1~1  & !\inst2|pre_flag~regout )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|LessThan1~1 ),
	.datab(\inst2|wait_flag~regout ),
	.datac(\inst2|pre_flag~regout ),
	.datad(\inst2|LessThan2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|wait_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|wait_flag .lut_mask = "00cd";
defparam \inst2|wait_flag .operation_mode = "normal";
defparam \inst2|wait_flag .output_mode = "reg_only";
defparam \inst2|wait_flag .register_cascade_mode = "off";
defparam \inst2|wait_flag .sum_lutc_input = "datac";
defparam \inst2|wait_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \inst2|Trigger (
// Equation(s):
// \inst2|Trigger~regout  = DFFEAS((\inst2|LessThan1~1  & (((\inst2|wait_flag~2  & \inst2|LessThan2~6_combout )))) # (!\inst2|LessThan1~1  & ((\inst2|Trigger~regout ) # ((\inst2|wait_flag~2  & \inst2|LessThan2~6_combout )))), 
// GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst2|LessThan1~1 ),
	.datab(\inst2|Trigger~regout ),
	.datac(\inst2|wait_flag~2 ),
	.datad(\inst2|LessThan2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|Trigger~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Trigger .lut_mask = "f444";
defparam \inst2|Trigger .operation_mode = "normal";
defparam \inst2|Trigger .output_mode = "reg_only";
defparam \inst2|Trigger .register_cascade_mode = "off";
defparam \inst2|Trigger .sum_lutc_input = "datac";
defparam \inst2|Trigger .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \inst2|Chan1~0 (
// Equation(s):
// \inst2|Chan1~0_combout  = ((\inst2|Trigger~regout  & ((\MCU_Chan1~combout ))) # (!\inst2|Trigger~regout  & (\RCV_Chan1~combout )))

	.clk(gnd),
	.dataa(\RCV_Chan1~combout ),
	.datab(vcc),
	.datac(\MCU_Chan1~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan1~0 .lut_mask = "f0aa";
defparam \inst2|Chan1~0 .operation_mode = "normal";
defparam \inst2|Chan1~0 .output_mode = "comb_only";
defparam \inst2|Chan1~0 .register_cascade_mode = "off";
defparam \inst2|Chan1~0 .sum_lutc_input = "datac";
defparam \inst2|Chan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan2~combout ),
	.padio(MCU_Chan2));
// synopsys translate_off
defparam \MCU_Chan2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan2~combout ),
	.padio(RCV_Chan2));
// synopsys translate_off
defparam \RCV_Chan2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \inst2|Chan2~0 (
// Equation(s):
// \inst2|Chan2~0_combout  = ((\inst2|Trigger~regout  & (\MCU_Chan2~combout )) # (!\inst2|Trigger~regout  & ((\RCV_Chan2~combout ))))

	.clk(gnd),
	.dataa(\MCU_Chan2~combout ),
	.datab(\RCV_Chan2~combout ),
	.datac(vcc),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan2~0 .lut_mask = "aacc";
defparam \inst2|Chan2~0 .operation_mode = "normal";
defparam \inst2|Chan2~0 .output_mode = "comb_only";
defparam \inst2|Chan2~0 .register_cascade_mode = "off";
defparam \inst2|Chan2~0 .sum_lutc_input = "datac";
defparam \inst2|Chan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan3~combout ),
	.padio(RCV_Chan3));
// synopsys translate_off
defparam \RCV_Chan3~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan3~combout ),
	.padio(MCU_Chan3));
// synopsys translate_off
defparam \MCU_Chan3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \inst2|Chan3~0 (
// Equation(s):
// \inst2|Chan3~0_combout  = ((\inst2|Trigger~regout  & ((\MCU_Chan3~combout ))) # (!\inst2|Trigger~regout  & (\RCV_Chan3~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RCV_Chan3~combout ),
	.datac(\MCU_Chan3~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan3~0 .lut_mask = "f0cc";
defparam \inst2|Chan3~0 .operation_mode = "normal";
defparam \inst2|Chan3~0 .output_mode = "comb_only";
defparam \inst2|Chan3~0 .register_cascade_mode = "off";
defparam \inst2|Chan3~0 .sum_lutc_input = "datac";
defparam \inst2|Chan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \MCU_Chan4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\MCU_Chan4~combout ),
	.padio(MCU_Chan4));
// synopsys translate_off
defparam \MCU_Chan4~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \RCV_Chan4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RCV_Chan4~combout ),
	.padio(RCV_Chan4));
// synopsys translate_off
defparam \RCV_Chan4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \inst2|Chan4~0 (
// Equation(s):
// \inst2|Chan4~0_combout  = ((\inst2|Trigger~regout  & (\MCU_Chan4~combout )) # (!\inst2|Trigger~regout  & ((\RCV_Chan4~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\MCU_Chan4~combout ),
	.datac(\RCV_Chan4~combout ),
	.datad(\inst2|Trigger~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Chan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Chan4~0 .lut_mask = "ccf0";
defparam \inst2|Chan4~0 .operation_mode = "normal";
defparam \inst2|Chan4~0 .output_mode = "comb_only";
defparam \inst2|Chan4~0 .register_cascade_mode = "off";
defparam \inst2|Chan4~0 .sum_lutc_input = "datac";
defparam \inst2|Chan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \inst12|pre_PulIn (
// Equation(s):
// \inst12|Equal1~0  = (((B1_pre_PulIn & !\RCV_Chan4~combout )))
// \inst12|pre_PulIn~regout  = DFFEAS(\inst12|Equal1~0 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , \RCV_Chan4~combout , , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan4~combout ),
	.datad(\RCV_Chan4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst12|Equal1~0 ),
	.regout(\inst12|pre_PulIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|pre_PulIn .lut_mask = "00f0";
defparam \inst12|pre_PulIn .operation_mode = "normal";
defparam \inst12|pre_PulIn .output_mode = "reg_and_comb";
defparam \inst12|pre_PulIn .register_cascade_mode = "off";
defparam \inst12|pre_PulIn .sum_lutc_input = "qfbk";
defparam \inst12|pre_PulIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \inst12|Equal1~1 (
// Equation(s):
// \inst12|Equal1~1_combout  = (((\RCV_Chan4~combout  & !\inst12|pre_PulIn~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan4~combout ),
	.datad(\inst12|pre_PulIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst12|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|Equal1~1 .lut_mask = "00f0";
defparam \inst12|Equal1~1 .operation_mode = "normal";
defparam \inst12|Equal1~1 .output_mode = "comb_only";
defparam \inst12|Equal1~1 .register_cascade_mode = "off";
defparam \inst12|Equal1~1 .sum_lutc_input = "datac";
defparam \inst12|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \inst12|temp[0] (
// Equation(s):
// \inst12|temp [0] = DFFEAS(((!\inst12|temp [0])), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[0]~15  = CARRY(((\inst12|temp [0])))
// \inst12|temp[0]~15COUT1_17  = CARRY(((\inst12|temp [0])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst12|temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [0]),
	.cout(),
	.cout0(\inst12|temp[0]~15 ),
	.cout1(\inst12|temp[0]~15COUT1_17 ));
// synopsys translate_off
defparam \inst12|temp[0] .lut_mask = "33cc";
defparam \inst12|temp[0] .operation_mode = "arithmetic";
defparam \inst12|temp[0] .output_mode = "reg_only";
defparam \inst12|temp[0] .register_cascade_mode = "off";
defparam \inst12|temp[0] .sum_lutc_input = "datac";
defparam \inst12|temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \inst12|temp[1] (
// Equation(s):
// \inst12|temp [1] = DFFEAS((\inst12|temp [1] $ ((\inst12|temp[0]~15 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[1]~3  = CARRY(((!\inst12|temp[0]~15 ) # (!\inst12|temp [1])))
// \inst12|temp[1]~3COUT1_18  = CARRY(((!\inst12|temp[0]~15COUT1_17 ) # (!\inst12|temp [1])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst12|temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(gnd),
	.cin0(\inst12|temp[0]~15 ),
	.cin1(\inst12|temp[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [1]),
	.cout(),
	.cout0(\inst12|temp[1]~3 ),
	.cout1(\inst12|temp[1]~3COUT1_18 ));
// synopsys translate_off
defparam \inst12|temp[1] .cin0_used = "true";
defparam \inst12|temp[1] .cin1_used = "true";
defparam \inst12|temp[1] .lut_mask = "3c3f";
defparam \inst12|temp[1] .operation_mode = "arithmetic";
defparam \inst12|temp[1] .output_mode = "reg_only";
defparam \inst12|temp[1] .register_cascade_mode = "off";
defparam \inst12|temp[1] .sum_lutc_input = "cin";
defparam \inst12|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \inst12|temp[2] (
// Equation(s):
// \inst12|temp [2] = DFFEAS((\inst12|temp [2] $ ((!\inst12|temp[1]~3 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[2]~1  = CARRY(((\inst12|temp [2] & !\inst12|temp[1]~3 )))
// \inst12|temp[2]~1COUT1_19  = CARRY(((\inst12|temp [2] & !\inst12|temp[1]~3COUT1_18 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst12|temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(gnd),
	.cin0(\inst12|temp[1]~3 ),
	.cin1(\inst12|temp[1]~3COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [2]),
	.cout(),
	.cout0(\inst12|temp[2]~1 ),
	.cout1(\inst12|temp[2]~1COUT1_19 ));
// synopsys translate_off
defparam \inst12|temp[2] .cin0_used = "true";
defparam \inst12|temp[2] .cin1_used = "true";
defparam \inst12|temp[2] .lut_mask = "c30c";
defparam \inst12|temp[2] .operation_mode = "arithmetic";
defparam \inst12|temp[2] .output_mode = "reg_only";
defparam \inst12|temp[2] .register_cascade_mode = "off";
defparam \inst12|temp[2] .sum_lutc_input = "cin";
defparam \inst12|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \inst12|temp[3] (
// Equation(s):
// \inst12|temp [3] = DFFEAS(\inst12|temp [3] $ ((((\inst12|temp[2]~1 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[3]~5  = CARRY(((!\inst12|temp[2]~1 )) # (!\inst12|temp [3]))
// \inst12|temp[3]~5COUT1_20  = CARRY(((!\inst12|temp[2]~1COUT1_19 )) # (!\inst12|temp [3]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst12|temp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(gnd),
	.cin0(\inst12|temp[2]~1 ),
	.cin1(\inst12|temp[2]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [3]),
	.cout(),
	.cout0(\inst12|temp[3]~5 ),
	.cout1(\inst12|temp[3]~5COUT1_20 ));
// synopsys translate_off
defparam \inst12|temp[3] .cin0_used = "true";
defparam \inst12|temp[3] .cin1_used = "true";
defparam \inst12|temp[3] .lut_mask = "5a5f";
defparam \inst12|temp[3] .operation_mode = "arithmetic";
defparam \inst12|temp[3] .output_mode = "reg_only";
defparam \inst12|temp[3] .register_cascade_mode = "off";
defparam \inst12|temp[3] .sum_lutc_input = "cin";
defparam \inst12|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \inst12|temp[4] (
// Equation(s):
// \inst12|temp [4] = DFFEAS(\inst12|temp [4] $ ((((!\inst12|temp[3]~5 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[4]~7  = CARRY((\inst12|temp [4] & ((!\inst12|temp[3]~5COUT1_20 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst12|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(gnd),
	.cin0(\inst12|temp[3]~5 ),
	.cin1(\inst12|temp[3]~5COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [4]),
	.cout(\inst12|temp[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|temp[4] .cin0_used = "true";
defparam \inst12|temp[4] .cin1_used = "true";
defparam \inst12|temp[4] .lut_mask = "a50a";
defparam \inst12|temp[4] .operation_mode = "arithmetic";
defparam \inst12|temp[4] .output_mode = "reg_only";
defparam \inst12|temp[4] .register_cascade_mode = "off";
defparam \inst12|temp[4] .sum_lutc_input = "cin";
defparam \inst12|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \inst12|temp[5] (
// Equation(s):
// \inst12|temp [5] = DFFEAS(\inst12|temp [5] $ ((((\inst12|temp[4]~7 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[5]~11  = CARRY(((!\inst12|temp[4]~7 )) # (!\inst12|temp [5]))
// \inst12|temp[5]~11COUT1_21  = CARRY(((!\inst12|temp[4]~7 )) # (!\inst12|temp [5]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst12|temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(\inst12|temp[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [5]),
	.cout(),
	.cout0(\inst12|temp[5]~11 ),
	.cout1(\inst12|temp[5]~11COUT1_21 ));
// synopsys translate_off
defparam \inst12|temp[5] .cin_used = "true";
defparam \inst12|temp[5] .lut_mask = "5a5f";
defparam \inst12|temp[5] .operation_mode = "arithmetic";
defparam \inst12|temp[5] .output_mode = "reg_only";
defparam \inst12|temp[5] .register_cascade_mode = "off";
defparam \inst12|temp[5] .sum_lutc_input = "cin";
defparam \inst12|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \inst12|d[5]~reg0 (
// Equation(s):
// \inst12|d[5]~reg0_regout  = DFFEAS((((\inst12|temp [5]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[5]~reg0 .lut_mask = "ff00";
defparam \inst12|d[5]~reg0 .operation_mode = "normal";
defparam \inst12|d[5]~reg0 .output_mode = "reg_only";
defparam \inst12|d[5]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[5]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \inst12|temp[6] (
// Equation(s):
// \inst12|temp [6] = DFFEAS(\inst12|temp [6] $ ((((!(!\inst12|temp[4]~7  & \inst12|temp[5]~11 ) # (\inst12|temp[4]~7  & \inst12|temp[5]~11COUT1_21 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )
// \inst12|temp[6]~9  = CARRY((\inst12|temp [6] & ((!\inst12|temp[5]~11 ))))
// \inst12|temp[6]~9COUT1_22  = CARRY((\inst12|temp [6] & ((!\inst12|temp[5]~11COUT1_21 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst12|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(\inst12|temp[4]~7 ),
	.cin0(\inst12|temp[5]~11 ),
	.cin1(\inst12|temp[5]~11COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [6]),
	.cout(),
	.cout0(\inst12|temp[6]~9 ),
	.cout1(\inst12|temp[6]~9COUT1_22 ));
// synopsys translate_off
defparam \inst12|temp[6] .cin0_used = "true";
defparam \inst12|temp[6] .cin1_used = "true";
defparam \inst12|temp[6] .cin_used = "true";
defparam \inst12|temp[6] .lut_mask = "a50a";
defparam \inst12|temp[6] .operation_mode = "arithmetic";
defparam \inst12|temp[6] .output_mode = "reg_only";
defparam \inst12|temp[6] .register_cascade_mode = "off";
defparam \inst12|temp[6] .sum_lutc_input = "cin";
defparam \inst12|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \inst12|temp[7] (
// Equation(s):
// \inst12|temp [7] = DFFEAS((\inst12|temp [7] $ (((!\inst12|temp[4]~7  & \inst12|temp[6]~9 ) # (\inst12|temp[4]~7  & \inst12|temp[6]~9COUT1_22 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan4~combout , , , \inst12|Equal1~1_combout , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst12|temp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst12|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan4~combout ),
	.cin(\inst12|temp[4]~7 ),
	.cin0(\inst12|temp[6]~9 ),
	.cin1(\inst12|temp[6]~9COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|temp[7] .cin0_used = "true";
defparam \inst12|temp[7] .cin1_used = "true";
defparam \inst12|temp[7] .cin_used = "true";
defparam \inst12|temp[7] .lut_mask = "3c3c";
defparam \inst12|temp[7] .operation_mode = "normal";
defparam \inst12|temp[7] .output_mode = "reg_only";
defparam \inst12|temp[7] .register_cascade_mode = "off";
defparam \inst12|temp[7] .sum_lutc_input = "cin";
defparam \inst12|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \inst12|d[7]~reg0 (
// Equation(s):
// \inst12|d[7]~reg0_regout  = DFFEAS((((\inst12|temp [7]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[7]~reg0 .lut_mask = "ff00";
defparam \inst12|d[7]~reg0 .operation_mode = "normal";
defparam \inst12|d[7]~reg0 .output_mode = "reg_only";
defparam \inst12|d[7]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[7]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \inst12|d[4]~reg0 (
// Equation(s):
// \inst12|d[4]~reg0_regout  = DFFEAS((((\inst12|temp [4]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[4]~reg0 .lut_mask = "ff00";
defparam \inst12|d[4]~reg0 .operation_mode = "normal";
defparam \inst12|d[4]~reg0 .output_mode = "reg_only";
defparam \inst12|d[4]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[4]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \inst12|d[3]~reg0 (
// Equation(s):
// \inst12|d[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , \inst12|temp [3], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[3]~reg0 .lut_mask = "0000";
defparam \inst12|d[3]~reg0 .operation_mode = "normal";
defparam \inst12|d[3]~reg0 .output_mode = "reg_only";
defparam \inst12|d[3]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[3]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \inst12|d[1]~reg0 (
// Equation(s):
// \inst12|d[1]~reg0_regout  = DFFEAS((((\inst12|temp [1]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst12|temp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[1]~reg0 .lut_mask = "ff00";
defparam \inst12|d[1]~reg0 .operation_mode = "normal";
defparam \inst12|d[1]~reg0 .output_mode = "reg_only";
defparam \inst12|d[1]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[1]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \inst12|d[2]~reg0 (
// Equation(s):
// \inst2|LessThan0~0  = ((!\inst12|d[3]~reg0_regout  & ((!\inst12|d[1]~reg0_regout ) # (!B1L5Q)))) # (!\inst12|d[4]~reg0_regout )
// \inst12|d[2]~reg0_regout  = DFFEAS(\inst2|LessThan0~0 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , \inst12|temp [2], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst12|d[4]~reg0_regout ),
	.datab(\inst12|d[3]~reg0_regout ),
	.datac(\inst12|temp [2]),
	.datad(\inst12|d[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|LessThan0~0 ),
	.regout(\inst12|d[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[2]~reg0 .lut_mask = "5777";
defparam \inst12|d[2]~reg0 .operation_mode = "normal";
defparam \inst12|d[2]~reg0 .output_mode = "reg_and_comb";
defparam \inst12|d[2]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[2]~reg0 .sum_lutc_input = "qfbk";
defparam \inst12|d[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \inst12|d[6]~reg0 (
// Equation(s):
// \inst12|d[6]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , \inst12|temp [6], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|temp [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[6]~reg0 .lut_mask = "0000";
defparam \inst12|d[6]~reg0 .operation_mode = "normal";
defparam \inst12|d[6]~reg0 .output_mode = "reg_only";
defparam \inst12|d[6]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[6]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \inst2|Alter (
// Equation(s):
// \inst2|Alter~regout  = DFFEAS((\inst12|d[7]~reg0_regout  & ((\inst12|d[5]~reg0_regout ) # ((\inst12|d[6]~reg0_regout ) # (!\inst2|LessThan0~0 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst12|d[5]~reg0_regout ),
	.datab(\inst12|d[7]~reg0_regout ),
	.datac(\inst2|LessThan0~0 ),
	.datad(\inst12|d[6]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|Alter~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Alter .lut_mask = "cc8c";
defparam \inst2|Alter .operation_mode = "normal";
defparam \inst2|Alter .output_mode = "reg_only";
defparam \inst2|Alter .register_cascade_mode = "off";
defparam \inst2|Alter .sum_lutc_input = "datac";
defparam \inst2|Alter .synch_mode = "off";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \NADV~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\NADV~combout ),
	.padio(NADV));
// synopsys translate_off
defparam \NADV~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \inst21|14 (
// Equation(s):
// \inst21|14~combout  = ((GLOBAL(\NADV~combout ) & ((\inst21|14~combout ))) # (!GLOBAL(\NADV~combout ) & (\AD~13 )))

	.clk(gnd),
	.dataa(\AD~13 ),
	.datab(vcc),
	.datac(\NADV~combout ),
	.datad(\inst21|14~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst21|14~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst21|14 .lut_mask = "fa0a";
defparam \inst21|14 .operation_mode = "normal";
defparam \inst21|14 .output_mode = "comb_only";
defparam \inst21|14 .register_cascade_mode = "off";
defparam \inst21|14 .sum_lutc_input = "datac";
defparam \inst21|14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \inst21|13 (
// Equation(s):
// \inst21|13~combout  = ((GLOBAL(\NADV~combout ) & ((\inst21|13~combout ))) # (!GLOBAL(\NADV~combout ) & (\AD~14 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\AD~14 ),
	.datac(\NADV~combout ),
	.datad(\inst21|13~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst21|13~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst21|13 .lut_mask = "fc0c";
defparam \inst21|13 .operation_mode = "normal";
defparam \inst21|13 .output_mode = "comb_only";
defparam \inst21|13 .register_cascade_mode = "off";
defparam \inst21|13 .sum_lutc_input = "datac";
defparam \inst21|13 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \NE1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\NE1~combout ),
	.padio(NE1));
// synopsys translate_off
defparam \NE1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \NOE~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\NOE~combout ),
	.padio(NOE));
// synopsys translate_off
defparam \NOE~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \inst6|Mux1~1 (
// Equation(s):
// \inst6|Mux1~1_combout  = (\inst21|14~combout ) # ((\inst21|13~combout ) # ((\NE1~combout ) # (\NOE~combout )))

	.clk(gnd),
	.dataa(\inst21|14~combout ),
	.datab(\inst21|13~combout ),
	.datac(\NE1~combout ),
	.datad(\NOE~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|Mux1~1 .lut_mask = "fffe";
defparam \inst6|Mux1~1 .operation_mode = "normal";
defparam \inst6|Mux1~1 .output_mode = "comb_only";
defparam \inst6|Mux1~1 .register_cascade_mode = "off";
defparam \inst6|Mux1~1 .sum_lutc_input = "datac";
defparam \inst6|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst9|pre_PulIn (
// Equation(s):
// \inst9|Equal1~0  = (((B3_pre_PulIn & !\RCV_Chan1~combout )))
// \inst9|pre_PulIn~regout  = DFFEAS(\inst9|Equal1~0 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , \RCV_Chan1~combout , , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan1~combout ),
	.datad(\RCV_Chan1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|Equal1~0 ),
	.regout(\inst9|pre_PulIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|pre_PulIn .lut_mask = "00f0";
defparam \inst9|pre_PulIn .operation_mode = "normal";
defparam \inst9|pre_PulIn .output_mode = "reg_and_comb";
defparam \inst9|pre_PulIn .register_cascade_mode = "off";
defparam \inst9|pre_PulIn .sum_lutc_input = "qfbk";
defparam \inst9|pre_PulIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \inst9|Equal1~1 (
// Equation(s):
// \inst9|Equal1~1_combout  = ((\RCV_Chan1~combout  & ((!\inst9|pre_PulIn~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\RCV_Chan1~combout ),
	.datac(vcc),
	.datad(\inst9|pre_PulIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|Equal1~1 .lut_mask = "00cc";
defparam \inst9|Equal1~1 .operation_mode = "normal";
defparam \inst9|Equal1~1 .output_mode = "comb_only";
defparam \inst9|Equal1~1 .register_cascade_mode = "off";
defparam \inst9|Equal1~1 .sum_lutc_input = "datac";
defparam \inst9|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \inst9|temp[0] (
// Equation(s):
// \inst9|temp [0] = DFFEAS(((!\inst9|temp [0])), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[0]~15  = CARRY(((\inst9|temp [0])))
// \inst9|temp[0]~15COUT1_17  = CARRY(((\inst9|temp [0])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst9|temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [0]),
	.cout(),
	.cout0(\inst9|temp[0]~15 ),
	.cout1(\inst9|temp[0]~15COUT1_17 ));
// synopsys translate_off
defparam \inst9|temp[0] .lut_mask = "33cc";
defparam \inst9|temp[0] .operation_mode = "arithmetic";
defparam \inst9|temp[0] .output_mode = "reg_only";
defparam \inst9|temp[0] .register_cascade_mode = "off";
defparam \inst9|temp[0] .sum_lutc_input = "datac";
defparam \inst9|temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \inst9|temp[1] (
// Equation(s):
// \inst9|temp [1] = DFFEAS((\inst9|temp [1] $ ((\inst9|temp[0]~15 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[1]~13  = CARRY(((!\inst9|temp[0]~15 ) # (!\inst9|temp [1])))
// \inst9|temp[1]~13COUT1_18  = CARRY(((!\inst9|temp[0]~15COUT1_17 ) # (!\inst9|temp [1])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst9|temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(gnd),
	.cin0(\inst9|temp[0]~15 ),
	.cin1(\inst9|temp[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [1]),
	.cout(),
	.cout0(\inst9|temp[1]~13 ),
	.cout1(\inst9|temp[1]~13COUT1_18 ));
// synopsys translate_off
defparam \inst9|temp[1] .cin0_used = "true";
defparam \inst9|temp[1] .cin1_used = "true";
defparam \inst9|temp[1] .lut_mask = "3c3f";
defparam \inst9|temp[1] .operation_mode = "arithmetic";
defparam \inst9|temp[1] .output_mode = "reg_only";
defparam \inst9|temp[1] .register_cascade_mode = "off";
defparam \inst9|temp[1] .sum_lutc_input = "cin";
defparam \inst9|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst9|temp[2] (
// Equation(s):
// \inst9|temp [2] = DFFEAS((\inst9|temp [2] $ ((!\inst9|temp[1]~13 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[2]~11  = CARRY(((\inst9|temp [2] & !\inst9|temp[1]~13 )))
// \inst9|temp[2]~11COUT1_19  = CARRY(((\inst9|temp [2] & !\inst9|temp[1]~13COUT1_18 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst9|temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(gnd),
	.cin0(\inst9|temp[1]~13 ),
	.cin1(\inst9|temp[1]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [2]),
	.cout(),
	.cout0(\inst9|temp[2]~11 ),
	.cout1(\inst9|temp[2]~11COUT1_19 ));
// synopsys translate_off
defparam \inst9|temp[2] .cin0_used = "true";
defparam \inst9|temp[2] .cin1_used = "true";
defparam \inst9|temp[2] .lut_mask = "c30c";
defparam \inst9|temp[2] .operation_mode = "arithmetic";
defparam \inst9|temp[2] .output_mode = "reg_only";
defparam \inst9|temp[2] .register_cascade_mode = "off";
defparam \inst9|temp[2] .sum_lutc_input = "cin";
defparam \inst9|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \inst9|temp[3] (
// Equation(s):
// \inst9|temp [3] = DFFEAS(\inst9|temp [3] $ ((((\inst9|temp[2]~11 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[3]~9  = CARRY(((!\inst9|temp[2]~11 )) # (!\inst9|temp [3]))
// \inst9|temp[3]~9COUT1_20  = CARRY(((!\inst9|temp[2]~11COUT1_19 )) # (!\inst9|temp [3]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst9|temp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(gnd),
	.cin0(\inst9|temp[2]~11 ),
	.cin1(\inst9|temp[2]~11COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [3]),
	.cout(),
	.cout0(\inst9|temp[3]~9 ),
	.cout1(\inst9|temp[3]~9COUT1_20 ));
// synopsys translate_off
defparam \inst9|temp[3] .cin0_used = "true";
defparam \inst9|temp[3] .cin1_used = "true";
defparam \inst9|temp[3] .lut_mask = "5a5f";
defparam \inst9|temp[3] .operation_mode = "arithmetic";
defparam \inst9|temp[3] .output_mode = "reg_only";
defparam \inst9|temp[3] .register_cascade_mode = "off";
defparam \inst9|temp[3] .sum_lutc_input = "cin";
defparam \inst9|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \inst9|temp[4] (
// Equation(s):
// \inst9|temp [4] = DFFEAS(\inst9|temp [4] $ ((((!\inst9|temp[3]~9 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[4]~7  = CARRY((\inst9|temp [4] & ((!\inst9|temp[3]~9COUT1_20 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst9|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(gnd),
	.cin0(\inst9|temp[3]~9 ),
	.cin1(\inst9|temp[3]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [4]),
	.cout(\inst9|temp[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|temp[4] .cin0_used = "true";
defparam \inst9|temp[4] .cin1_used = "true";
defparam \inst9|temp[4] .lut_mask = "a50a";
defparam \inst9|temp[4] .operation_mode = "arithmetic";
defparam \inst9|temp[4] .output_mode = "reg_only";
defparam \inst9|temp[4] .register_cascade_mode = "off";
defparam \inst9|temp[4] .sum_lutc_input = "cin";
defparam \inst9|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst9|temp[5] (
// Equation(s):
// \inst9|temp [5] = DFFEAS(\inst9|temp [5] $ ((((\inst9|temp[4]~7 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[5]~5  = CARRY(((!\inst9|temp[4]~7 )) # (!\inst9|temp [5]))
// \inst9|temp[5]~5COUT1_21  = CARRY(((!\inst9|temp[4]~7 )) # (!\inst9|temp [5]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst9|temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(\inst9|temp[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [5]),
	.cout(),
	.cout0(\inst9|temp[5]~5 ),
	.cout1(\inst9|temp[5]~5COUT1_21 ));
// synopsys translate_off
defparam \inst9|temp[5] .cin_used = "true";
defparam \inst9|temp[5] .lut_mask = "5a5f";
defparam \inst9|temp[5] .operation_mode = "arithmetic";
defparam \inst9|temp[5] .output_mode = "reg_only";
defparam \inst9|temp[5] .register_cascade_mode = "off";
defparam \inst9|temp[5] .sum_lutc_input = "cin";
defparam \inst9|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst9|temp[6] (
// Equation(s):
// \inst9|temp [6] = DFFEAS(\inst9|temp [6] $ ((((!(!\inst9|temp[4]~7  & \inst9|temp[5]~5 ) # (\inst9|temp[4]~7  & \inst9|temp[5]~5COUT1_21 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )
// \inst9|temp[6]~3  = CARRY((\inst9|temp [6] & ((!\inst9|temp[5]~5 ))))
// \inst9|temp[6]~3COUT1_22  = CARRY((\inst9|temp [6] & ((!\inst9|temp[5]~5COUT1_21 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst9|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(\inst9|temp[4]~7 ),
	.cin0(\inst9|temp[5]~5 ),
	.cin1(\inst9|temp[5]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [6]),
	.cout(),
	.cout0(\inst9|temp[6]~3 ),
	.cout1(\inst9|temp[6]~3COUT1_22 ));
// synopsys translate_off
defparam \inst9|temp[6] .cin0_used = "true";
defparam \inst9|temp[6] .cin1_used = "true";
defparam \inst9|temp[6] .cin_used = "true";
defparam \inst9|temp[6] .lut_mask = "a50a";
defparam \inst9|temp[6] .operation_mode = "arithmetic";
defparam \inst9|temp[6] .output_mode = "reg_only";
defparam \inst9|temp[6] .register_cascade_mode = "off";
defparam \inst9|temp[6] .sum_lutc_input = "cin";
defparam \inst9|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst9|temp[7] (
// Equation(s):
// \inst9|temp [7] = DFFEAS((\inst9|temp [7] $ (((!\inst9|temp[4]~7  & \inst9|temp[6]~3 ) # (\inst9|temp[4]~7  & \inst9|temp[6]~3COUT1_22 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan1~combout , , , \inst9|Equal1~1_combout , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst9|temp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst9|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan1~combout ),
	.cin(\inst9|temp[4]~7 ),
	.cin0(\inst9|temp[6]~3 ),
	.cin1(\inst9|temp[6]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|temp[7] .cin0_used = "true";
defparam \inst9|temp[7] .cin1_used = "true";
defparam \inst9|temp[7] .cin_used = "true";
defparam \inst9|temp[7] .lut_mask = "3c3c";
defparam \inst9|temp[7] .operation_mode = "normal";
defparam \inst9|temp[7] .output_mode = "reg_only";
defparam \inst9|temp[7] .register_cascade_mode = "off";
defparam \inst9|temp[7] .sum_lutc_input = "cin";
defparam \inst9|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst9|d[7]~reg0 (
// Equation(s):
// \inst9|d[7]~reg0_regout  = DFFEAS((((\inst9|temp [7]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|temp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[7]~reg0 .lut_mask = "ff00";
defparam \inst9|d[7]~reg0 .operation_mode = "normal";
defparam \inst9|d[7]~reg0 .output_mode = "reg_only";
defparam \inst9|d[7]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[7]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \inst11|pre_PulIn (
// Equation(s):
// \inst11|Equal1~0  = (!\RCV_Chan3~combout  & (((B5_pre_PulIn))))
// \inst11|pre_PulIn~regout  = DFFEAS(\inst11|Equal1~0 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , \RCV_Chan3~combout , , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\RCV_Chan3~combout ),
	.datab(vcc),
	.datac(\RCV_Chan3~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|Equal1~0 ),
	.regout(\inst11|pre_PulIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|pre_PulIn .lut_mask = "5050";
defparam \inst11|pre_PulIn .operation_mode = "normal";
defparam \inst11|pre_PulIn .output_mode = "reg_and_comb";
defparam \inst11|pre_PulIn .register_cascade_mode = "off";
defparam \inst11|pre_PulIn .sum_lutc_input = "qfbk";
defparam \inst11|pre_PulIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \inst11|Equal1~1 (
// Equation(s):
// \inst11|Equal1~1_combout  = (((\RCV_Chan3~combout  & !\inst11|pre_PulIn~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan3~combout ),
	.datad(\inst11|pre_PulIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|Equal1~1 .lut_mask = "00f0";
defparam \inst11|Equal1~1 .operation_mode = "normal";
defparam \inst11|Equal1~1 .output_mode = "comb_only";
defparam \inst11|Equal1~1 .register_cascade_mode = "off";
defparam \inst11|Equal1~1 .sum_lutc_input = "datac";
defparam \inst11|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \inst11|temp[0] (
// Equation(s):
// \inst11|temp [0] = DFFEAS(((!\inst11|temp [0])), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[0]~15  = CARRY(((\inst11|temp [0])))
// \inst11|temp[0]~15COUT1_17  = CARRY(((\inst11|temp [0])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst11|temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [0]),
	.cout(),
	.cout0(\inst11|temp[0]~15 ),
	.cout1(\inst11|temp[0]~15COUT1_17 ));
// synopsys translate_off
defparam \inst11|temp[0] .lut_mask = "33cc";
defparam \inst11|temp[0] .operation_mode = "arithmetic";
defparam \inst11|temp[0] .output_mode = "reg_only";
defparam \inst11|temp[0] .register_cascade_mode = "off";
defparam \inst11|temp[0] .sum_lutc_input = "datac";
defparam \inst11|temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \inst11|temp[1] (
// Equation(s):
// \inst11|temp [1] = DFFEAS((\inst11|temp [1] $ ((\inst11|temp[0]~15 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[1]~13  = CARRY(((!\inst11|temp[0]~15 ) # (!\inst11|temp [1])))
// \inst11|temp[1]~13COUT1_18  = CARRY(((!\inst11|temp[0]~15COUT1_17 ) # (!\inst11|temp [1])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst11|temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(gnd),
	.cin0(\inst11|temp[0]~15 ),
	.cin1(\inst11|temp[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [1]),
	.cout(),
	.cout0(\inst11|temp[1]~13 ),
	.cout1(\inst11|temp[1]~13COUT1_18 ));
// synopsys translate_off
defparam \inst11|temp[1] .cin0_used = "true";
defparam \inst11|temp[1] .cin1_used = "true";
defparam \inst11|temp[1] .lut_mask = "3c3f";
defparam \inst11|temp[1] .operation_mode = "arithmetic";
defparam \inst11|temp[1] .output_mode = "reg_only";
defparam \inst11|temp[1] .register_cascade_mode = "off";
defparam \inst11|temp[1] .sum_lutc_input = "cin";
defparam \inst11|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \inst11|temp[2] (
// Equation(s):
// \inst11|temp [2] = DFFEAS((\inst11|temp [2] $ ((!\inst11|temp[1]~13 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[2]~11  = CARRY(((\inst11|temp [2] & !\inst11|temp[1]~13 )))
// \inst11|temp[2]~11COUT1_19  = CARRY(((\inst11|temp [2] & !\inst11|temp[1]~13COUT1_18 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst11|temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(gnd),
	.cin0(\inst11|temp[1]~13 ),
	.cin1(\inst11|temp[1]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [2]),
	.cout(),
	.cout0(\inst11|temp[2]~11 ),
	.cout1(\inst11|temp[2]~11COUT1_19 ));
// synopsys translate_off
defparam \inst11|temp[2] .cin0_used = "true";
defparam \inst11|temp[2] .cin1_used = "true";
defparam \inst11|temp[2] .lut_mask = "c30c";
defparam \inst11|temp[2] .operation_mode = "arithmetic";
defparam \inst11|temp[2] .output_mode = "reg_only";
defparam \inst11|temp[2] .register_cascade_mode = "off";
defparam \inst11|temp[2] .sum_lutc_input = "cin";
defparam \inst11|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \inst11|temp[3] (
// Equation(s):
// \inst11|temp [3] = DFFEAS(\inst11|temp [3] $ ((((\inst11|temp[2]~11 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[3]~9  = CARRY(((!\inst11|temp[2]~11 )) # (!\inst11|temp [3]))
// \inst11|temp[3]~9COUT1_20  = CARRY(((!\inst11|temp[2]~11COUT1_19 )) # (!\inst11|temp [3]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst11|temp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(gnd),
	.cin0(\inst11|temp[2]~11 ),
	.cin1(\inst11|temp[2]~11COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [3]),
	.cout(),
	.cout0(\inst11|temp[3]~9 ),
	.cout1(\inst11|temp[3]~9COUT1_20 ));
// synopsys translate_off
defparam \inst11|temp[3] .cin0_used = "true";
defparam \inst11|temp[3] .cin1_used = "true";
defparam \inst11|temp[3] .lut_mask = "5a5f";
defparam \inst11|temp[3] .operation_mode = "arithmetic";
defparam \inst11|temp[3] .output_mode = "reg_only";
defparam \inst11|temp[3] .register_cascade_mode = "off";
defparam \inst11|temp[3] .sum_lutc_input = "cin";
defparam \inst11|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \inst11|temp[4] (
// Equation(s):
// \inst11|temp [4] = DFFEAS(\inst11|temp [4] $ ((((!\inst11|temp[3]~9 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[4]~7  = CARRY((\inst11|temp [4] & ((!\inst11|temp[3]~9COUT1_20 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst11|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(gnd),
	.cin0(\inst11|temp[3]~9 ),
	.cin1(\inst11|temp[3]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [4]),
	.cout(\inst11|temp[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|temp[4] .cin0_used = "true";
defparam \inst11|temp[4] .cin1_used = "true";
defparam \inst11|temp[4] .lut_mask = "a50a";
defparam \inst11|temp[4] .operation_mode = "arithmetic";
defparam \inst11|temp[4] .output_mode = "reg_only";
defparam \inst11|temp[4] .register_cascade_mode = "off";
defparam \inst11|temp[4] .sum_lutc_input = "cin";
defparam \inst11|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \inst11|temp[5] (
// Equation(s):
// \inst11|temp [5] = DFFEAS(\inst11|temp [5] $ ((((\inst11|temp[4]~7 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[5]~5  = CARRY(((!\inst11|temp[4]~7 )) # (!\inst11|temp [5]))
// \inst11|temp[5]~5COUT1_21  = CARRY(((!\inst11|temp[4]~7 )) # (!\inst11|temp [5]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst11|temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(\inst11|temp[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [5]),
	.cout(),
	.cout0(\inst11|temp[5]~5 ),
	.cout1(\inst11|temp[5]~5COUT1_21 ));
// synopsys translate_off
defparam \inst11|temp[5] .cin_used = "true";
defparam \inst11|temp[5] .lut_mask = "5a5f";
defparam \inst11|temp[5] .operation_mode = "arithmetic";
defparam \inst11|temp[5] .output_mode = "reg_only";
defparam \inst11|temp[5] .register_cascade_mode = "off";
defparam \inst11|temp[5] .sum_lutc_input = "cin";
defparam \inst11|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \inst11|temp[6] (
// Equation(s):
// \inst11|temp [6] = DFFEAS(\inst11|temp [6] $ ((((!(!\inst11|temp[4]~7  & \inst11|temp[5]~5 ) # (\inst11|temp[4]~7  & \inst11|temp[5]~5COUT1_21 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )
// \inst11|temp[6]~3  = CARRY((\inst11|temp [6] & ((!\inst11|temp[5]~5 ))))
// \inst11|temp[6]~3COUT1_22  = CARRY((\inst11|temp [6] & ((!\inst11|temp[5]~5COUT1_21 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst11|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(\inst11|temp[4]~7 ),
	.cin0(\inst11|temp[5]~5 ),
	.cin1(\inst11|temp[5]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [6]),
	.cout(),
	.cout0(\inst11|temp[6]~3 ),
	.cout1(\inst11|temp[6]~3COUT1_22 ));
// synopsys translate_off
defparam \inst11|temp[6] .cin0_used = "true";
defparam \inst11|temp[6] .cin1_used = "true";
defparam \inst11|temp[6] .cin_used = "true";
defparam \inst11|temp[6] .lut_mask = "a50a";
defparam \inst11|temp[6] .operation_mode = "arithmetic";
defparam \inst11|temp[6] .output_mode = "reg_only";
defparam \inst11|temp[6] .register_cascade_mode = "off";
defparam \inst11|temp[6] .sum_lutc_input = "cin";
defparam \inst11|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \inst11|temp[7] (
// Equation(s):
// \inst11|temp [7] = DFFEAS((\inst11|temp [7] $ (((!\inst11|temp[4]~7  & \inst11|temp[6]~3 ) # (\inst11|temp[4]~7  & \inst11|temp[6]~3COUT1_22 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan3~combout , , , \inst11|Equal1~1_combout , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst11|temp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst11|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan3~combout ),
	.cin(\inst11|temp[4]~7 ),
	.cin0(\inst11|temp[6]~3 ),
	.cin1(\inst11|temp[6]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst11|temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|temp[7] .cin0_used = "true";
defparam \inst11|temp[7] .cin1_used = "true";
defparam \inst11|temp[7] .cin_used = "true";
defparam \inst11|temp[7] .lut_mask = "3c3c";
defparam \inst11|temp[7] .operation_mode = "normal";
defparam \inst11|temp[7] .output_mode = "reg_only";
defparam \inst11|temp[7] .register_cascade_mode = "off";
defparam \inst11|temp[7] .sum_lutc_input = "cin";
defparam \inst11|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \inst21|12 (
// Equation(s):
// \inst21|12~combout  = ((GLOBAL(\NADV~combout ) & ((\inst21|12~combout ))) # (!GLOBAL(\NADV~combout ) & (\AD~15 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\AD~15 ),
	.datac(\NADV~combout ),
	.datad(\inst21|12~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst21|12~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst21|12 .lut_mask = "fc0c";
defparam \inst21|12 .operation_mode = "normal";
defparam \inst21|12 .output_mode = "comb_only";
defparam \inst21|12 .register_cascade_mode = "off";
defparam \inst21|12 .sum_lutc_input = "datac";
defparam \inst21|12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = (\inst21|14~combout ) # ((\inst21|12~combout ) # ((\NE1~combout ) # (\NOE~combout )))

	.clk(gnd),
	.dataa(\inst21|14~combout ),
	.datab(\inst21|12~combout ),
	.datac(\NE1~combout ),
	.datad(\NOE~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|Mux1~0 .lut_mask = "fffe";
defparam \inst6|Mux1~0 .operation_mode = "normal";
defparam \inst6|Mux1~0 .output_mode = "comb_only";
defparam \inst6|Mux1~0 .register_cascade_mode = "off";
defparam \inst6|Mux1~0 .sum_lutc_input = "datac";
defparam \inst6|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \inst11|d[7]~reg0 (
// Equation(s):
// \inst6|Mux7~0  = (\inst6|Mux1~1_combout  & (((B5L10Q) # (\inst6|Mux1~0_combout )))) # (!\inst6|Mux1~1_combout  & (\inst9|d[7]~reg0_regout  & ((!\inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst9|d[7]~reg0_regout ),
	.datac(\inst11|temp [7]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux7~0 ),
	.regout(\inst11|d[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[7]~reg0 .lut_mask = "aae4";
defparam \inst11|d[7]~reg0 .operation_mode = "normal";
defparam \inst11|d[7]~reg0 .output_mode = "comb_only";
defparam \inst11|d[7]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[7]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \inst10|pre_PulIn (
// Equation(s):
// \inst10|Equal1~0  = (((B4_pre_PulIn & !\RCV_Chan2~combout )))
// \inst10|pre_PulIn~regout  = DFFEAS(\inst10|Equal1~0 , GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , , \RCV_Chan2~combout , , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan2~combout ),
	.datad(\RCV_Chan2~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Equal1~0 ),
	.regout(\inst10|pre_PulIn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|pre_PulIn .lut_mask = "00f0";
defparam \inst10|pre_PulIn .operation_mode = "normal";
defparam \inst10|pre_PulIn .output_mode = "reg_and_comb";
defparam \inst10|pre_PulIn .register_cascade_mode = "off";
defparam \inst10|pre_PulIn .sum_lutc_input = "qfbk";
defparam \inst10|pre_PulIn .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \inst10|Equal1~1 (
// Equation(s):
// \inst10|Equal1~1_combout  = (((\RCV_Chan2~combout  & !\inst10|pre_PulIn~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RCV_Chan2~combout ),
	.datad(\inst10|pre_PulIn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|Equal1~1 .lut_mask = "00f0";
defparam \inst10|Equal1~1 .operation_mode = "normal";
defparam \inst10|Equal1~1 .output_mode = "comb_only";
defparam \inst10|Equal1~1 .register_cascade_mode = "off";
defparam \inst10|Equal1~1 .sum_lutc_input = "datac";
defparam \inst10|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \inst10|temp[0] (
// Equation(s):
// \inst10|temp [0] = DFFEAS(((!\inst10|temp [0])), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[0]~15  = CARRY(((\inst10|temp [0])))
// \inst10|temp[0]~15COUT1_17  = CARRY(((\inst10|temp [0])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst10|temp [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [0]),
	.cout(),
	.cout0(\inst10|temp[0]~15 ),
	.cout1(\inst10|temp[0]~15COUT1_17 ));
// synopsys translate_off
defparam \inst10|temp[0] .lut_mask = "33cc";
defparam \inst10|temp[0] .operation_mode = "arithmetic";
defparam \inst10|temp[0] .output_mode = "reg_only";
defparam \inst10|temp[0] .register_cascade_mode = "off";
defparam \inst10|temp[0] .sum_lutc_input = "datac";
defparam \inst10|temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \inst10|temp[1] (
// Equation(s):
// \inst10|temp [1] = DFFEAS((\inst10|temp [1] $ ((\inst10|temp[0]~15 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[1]~13  = CARRY(((!\inst10|temp[0]~15 ) # (!\inst10|temp [1])))
// \inst10|temp[1]~13COUT1_18  = CARRY(((!\inst10|temp[0]~15COUT1_17 ) # (!\inst10|temp [1])))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst10|temp [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(gnd),
	.cin0(\inst10|temp[0]~15 ),
	.cin1(\inst10|temp[0]~15COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [1]),
	.cout(),
	.cout0(\inst10|temp[1]~13 ),
	.cout1(\inst10|temp[1]~13COUT1_18 ));
// synopsys translate_off
defparam \inst10|temp[1] .cin0_used = "true";
defparam \inst10|temp[1] .cin1_used = "true";
defparam \inst10|temp[1] .lut_mask = "3c3f";
defparam \inst10|temp[1] .operation_mode = "arithmetic";
defparam \inst10|temp[1] .output_mode = "reg_only";
defparam \inst10|temp[1] .register_cascade_mode = "off";
defparam \inst10|temp[1] .sum_lutc_input = "cin";
defparam \inst10|temp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \inst10|temp[2] (
// Equation(s):
// \inst10|temp [2] = DFFEAS((\inst10|temp [2] $ ((!\inst10|temp[1]~13 ))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[2]~11  = CARRY(((\inst10|temp [2] & !\inst10|temp[1]~13 )))
// \inst10|temp[2]~11COUT1_19  = CARRY(((\inst10|temp [2] & !\inst10|temp[1]~13COUT1_18 )))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst10|temp [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(gnd),
	.cin0(\inst10|temp[1]~13 ),
	.cin1(\inst10|temp[1]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [2]),
	.cout(),
	.cout0(\inst10|temp[2]~11 ),
	.cout1(\inst10|temp[2]~11COUT1_19 ));
// synopsys translate_off
defparam \inst10|temp[2] .cin0_used = "true";
defparam \inst10|temp[2] .cin1_used = "true";
defparam \inst10|temp[2] .lut_mask = "c30c";
defparam \inst10|temp[2] .operation_mode = "arithmetic";
defparam \inst10|temp[2] .output_mode = "reg_only";
defparam \inst10|temp[2] .register_cascade_mode = "off";
defparam \inst10|temp[2] .sum_lutc_input = "cin";
defparam \inst10|temp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \inst10|temp[3] (
// Equation(s):
// \inst10|temp [3] = DFFEAS(\inst10|temp [3] $ ((((\inst10|temp[2]~11 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[3]~9  = CARRY(((!\inst10|temp[2]~11 )) # (!\inst10|temp [3]))
// \inst10|temp[3]~9COUT1_20  = CARRY(((!\inst10|temp[2]~11COUT1_19 )) # (!\inst10|temp [3]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst10|temp [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(gnd),
	.cin0(\inst10|temp[2]~11 ),
	.cin1(\inst10|temp[2]~11COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [3]),
	.cout(),
	.cout0(\inst10|temp[3]~9 ),
	.cout1(\inst10|temp[3]~9COUT1_20 ));
// synopsys translate_off
defparam \inst10|temp[3] .cin0_used = "true";
defparam \inst10|temp[3] .cin1_used = "true";
defparam \inst10|temp[3] .lut_mask = "5a5f";
defparam \inst10|temp[3] .operation_mode = "arithmetic";
defparam \inst10|temp[3] .output_mode = "reg_only";
defparam \inst10|temp[3] .register_cascade_mode = "off";
defparam \inst10|temp[3] .sum_lutc_input = "cin";
defparam \inst10|temp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \inst10|temp[4] (
// Equation(s):
// \inst10|temp [4] = DFFEAS(\inst10|temp [4] $ ((((!\inst10|temp[3]~9 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[4]~7  = CARRY((\inst10|temp [4] & ((!\inst10|temp[3]~9COUT1_20 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst10|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(gnd),
	.cin0(\inst10|temp[3]~9 ),
	.cin1(\inst10|temp[3]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [4]),
	.cout(\inst10|temp[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|temp[4] .cin0_used = "true";
defparam \inst10|temp[4] .cin1_used = "true";
defparam \inst10|temp[4] .lut_mask = "a50a";
defparam \inst10|temp[4] .operation_mode = "arithmetic";
defparam \inst10|temp[4] .output_mode = "reg_only";
defparam \inst10|temp[4] .register_cascade_mode = "off";
defparam \inst10|temp[4] .sum_lutc_input = "cin";
defparam \inst10|temp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \inst10|temp[5] (
// Equation(s):
// \inst10|temp [5] = DFFEAS(\inst10|temp [5] $ ((((\inst10|temp[4]~7 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[5]~5  = CARRY(((!\inst10|temp[4]~7 )) # (!\inst10|temp [5]))
// \inst10|temp[5]~5COUT1_21  = CARRY(((!\inst10|temp[4]~7 )) # (!\inst10|temp [5]))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst10|temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(\inst10|temp[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [5]),
	.cout(),
	.cout0(\inst10|temp[5]~5 ),
	.cout1(\inst10|temp[5]~5COUT1_21 ));
// synopsys translate_off
defparam \inst10|temp[5] .cin_used = "true";
defparam \inst10|temp[5] .lut_mask = "5a5f";
defparam \inst10|temp[5] .operation_mode = "arithmetic";
defparam \inst10|temp[5] .output_mode = "reg_only";
defparam \inst10|temp[5] .register_cascade_mode = "off";
defparam \inst10|temp[5] .sum_lutc_input = "cin";
defparam \inst10|temp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \inst10|temp[6] (
// Equation(s):
// \inst10|temp [6] = DFFEAS(\inst10|temp [6] $ ((((!(!\inst10|temp[4]~7  & \inst10|temp[5]~5 ) # (\inst10|temp[4]~7  & \inst10|temp[5]~5COUT1_21 ))))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )
// \inst10|temp[6]~3  = CARRY((\inst10|temp [6] & ((!\inst10|temp[5]~5 ))))
// \inst10|temp[6]~3COUT1_22  = CARRY((\inst10|temp [6] & ((!\inst10|temp[5]~5COUT1_21 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst10|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(\inst10|temp[4]~7 ),
	.cin0(\inst10|temp[5]~5 ),
	.cin1(\inst10|temp[5]~5COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [6]),
	.cout(),
	.cout0(\inst10|temp[6]~3 ),
	.cout1(\inst10|temp[6]~3COUT1_22 ));
// synopsys translate_off
defparam \inst10|temp[6] .cin0_used = "true";
defparam \inst10|temp[6] .cin1_used = "true";
defparam \inst10|temp[6] .cin_used = "true";
defparam \inst10|temp[6] .lut_mask = "a50a";
defparam \inst10|temp[6] .operation_mode = "arithmetic";
defparam \inst10|temp[6] .output_mode = "reg_only";
defparam \inst10|temp[6] .register_cascade_mode = "off";
defparam \inst10|temp[6] .sum_lutc_input = "cin";
defparam \inst10|temp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \inst10|temp[7] (
// Equation(s):
// \inst10|temp [7] = DFFEAS((\inst10|temp [7] $ (((!\inst10|temp[4]~7  & \inst10|temp[6]~3 ) # (\inst10|temp[4]~7  & \inst10|temp[6]~3COUT1_22 )))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \RCV_Chan2~combout , , , \inst10|Equal1~1_combout , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(\inst10|temp [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst10|Equal1~1_combout ),
	.sload(gnd),
	.ena(\RCV_Chan2~combout ),
	.cin(\inst10|temp[4]~7 ),
	.cin0(\inst10|temp[6]~3 ),
	.cin1(\inst10|temp[6]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|temp[7] .cin0_used = "true";
defparam \inst10|temp[7] .cin1_used = "true";
defparam \inst10|temp[7] .cin_used = "true";
defparam \inst10|temp[7] .lut_mask = "3c3c";
defparam \inst10|temp[7] .operation_mode = "normal";
defparam \inst10|temp[7] .output_mode = "reg_only";
defparam \inst10|temp[7] .register_cascade_mode = "off";
defparam \inst10|temp[7] .sum_lutc_input = "cin";
defparam \inst10|temp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \inst10|d[7]~reg0 (
// Equation(s):
// \inst6|Mux7~1  = (\inst6|Mux7~0  & ((\inst12|d[7]~reg0_regout ) # ((!\inst6|Mux1~0_combout )))) # (!\inst6|Mux7~0  & (((B4L10Q & \inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux7~0 ),
	.datab(\inst12|d[7]~reg0_regout ),
	.datac(\inst10|temp [7]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux7~1 ),
	.regout(\inst10|d[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[7]~reg0 .lut_mask = "d8aa";
defparam \inst10|d[7]~reg0 .operation_mode = "normal";
defparam \inst10|d[7]~reg0 .output_mode = "comb_only";
defparam \inst10|d[7]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[7]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \inst6|Mux1~2 (
// Equation(s):
// \inst6|Mux1~2_combout  = (!\inst21|14~combout  & (((!\NE1~combout  & !\NOE~combout ))))

	.clk(gnd),
	.dataa(\inst21|14~combout ),
	.datab(vcc),
	.datac(\NE1~combout ),
	.datad(\NOE~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|Mux1~2 .lut_mask = "0005";
defparam \inst6|Mux1~2 .operation_mode = "normal";
defparam \inst6|Mux1~2 .output_mode = "comb_only";
defparam \inst6|Mux1~2 .register_cascade_mode = "off";
defparam \inst6|Mux1~2 .sum_lutc_input = "datac";
defparam \inst6|Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst9|d[6]~reg0 (
// Equation(s):
// \inst9|d[6]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , \inst9|temp [6], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst9|temp [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[6]~reg0 .lut_mask = "0000";
defparam \inst9|d[6]~reg0 .operation_mode = "normal";
defparam \inst9|d[6]~reg0 .output_mode = "reg_only";
defparam \inst9|d[6]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[6]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \inst10|d[6]~reg0 (
// Equation(s):
// \inst6|Mux6~0  = (\inst6|Mux1~1_combout  & (\inst6|Mux1~0_combout )) # (!\inst6|Mux1~1_combout  & ((\inst6|Mux1~0_combout  & (B4L9Q)) # (!\inst6|Mux1~0_combout  & ((\inst9|d[6]~reg0_regout )))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst6|Mux1~0_combout ),
	.datac(\inst10|temp [6]),
	.datad(\inst9|d[6]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux6~0 ),
	.regout(\inst10|d[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[6]~reg0 .lut_mask = "d9c8";
defparam \inst10|d[6]~reg0 .operation_mode = "normal";
defparam \inst10|d[6]~reg0 .output_mode = "comb_only";
defparam \inst10|d[6]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[6]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \inst11|d[6]~reg0 (
// Equation(s):
// \inst6|Mux6~1  = (\inst6|Mux1~1_combout  & ((\inst6|Mux6~0  & (\inst12|d[6]~reg0_regout )) # (!\inst6|Mux6~0  & ((B5L9Q))))) # (!\inst6|Mux1~1_combout  & (((\inst6|Mux6~0 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst12|d[6]~reg0_regout ),
	.datac(\inst11|temp [6]),
	.datad(\inst6|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux6~1 ),
	.regout(\inst11|d[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[6]~reg0 .lut_mask = "dda0";
defparam \inst11|d[6]~reg0 .operation_mode = "normal";
defparam \inst11|d[6]~reg0 .output_mode = "comb_only";
defparam \inst11|d[6]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[6]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst9|d[5]~reg0 (
// Equation(s):
// \inst9|d[5]~reg0_regout  = DFFEAS((((\inst9|temp [5]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[5]~reg0 .lut_mask = "ff00";
defparam \inst9|d[5]~reg0 .operation_mode = "normal";
defparam \inst9|d[5]~reg0 .output_mode = "reg_only";
defparam \inst9|d[5]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[5]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \inst11|d[5]~reg0 (
// Equation(s):
// \inst6|Mux5~0  = (\inst6|Mux1~1_combout  & ((\inst6|Mux1~0_combout ) # ((B5L8Q)))) # (!\inst6|Mux1~1_combout  & (!\inst6|Mux1~0_combout  & ((\inst9|d[5]~reg0_regout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst6|Mux1~0_combout ),
	.datac(\inst11|temp [5]),
	.datad(\inst9|d[5]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux5~0 ),
	.regout(\inst11|d[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[5]~reg0 .lut_mask = "b9a8";
defparam \inst11|d[5]~reg0 .operation_mode = "normal";
defparam \inst11|d[5]~reg0 .output_mode = "comb_only";
defparam \inst11|d[5]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[5]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \inst10|d[5]~reg0 (
// Equation(s):
// \inst6|Mux5~1  = (\inst6|Mux5~0  & ((\inst12|d[5]~reg0_regout ) # ((!\inst6|Mux1~0_combout )))) # (!\inst6|Mux5~0  & (((B4L8Q & \inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux5~0 ),
	.datab(\inst12|d[5]~reg0_regout ),
	.datac(\inst10|temp [5]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux5~1 ),
	.regout(\inst10|d[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[5]~reg0 .lut_mask = "d8aa";
defparam \inst10|d[5]~reg0 .operation_mode = "normal";
defparam \inst10|d[5]~reg0 .output_mode = "comb_only";
defparam \inst10|d[5]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[5]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \inst9|d[4]~reg0 (
// Equation(s):
// \inst9|d[4]~reg0_regout  = DFFEAS((((\inst9|temp [4]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[4]~reg0 .lut_mask = "ff00";
defparam \inst9|d[4]~reg0 .operation_mode = "normal";
defparam \inst9|d[4]~reg0 .output_mode = "reg_only";
defparam \inst9|d[4]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[4]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \inst10|d[4]~reg0 (
// Equation(s):
// \inst6|Mux4~0  = (\inst6|Mux1~1_combout  & (\inst6|Mux1~0_combout )) # (!\inst6|Mux1~1_combout  & ((\inst6|Mux1~0_combout  & (B4L7Q)) # (!\inst6|Mux1~0_combout  & ((\inst9|d[4]~reg0_regout )))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst6|Mux1~0_combout ),
	.datac(\inst10|temp [4]),
	.datad(\inst9|d[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux4~0 ),
	.regout(\inst10|d[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[4]~reg0 .lut_mask = "d9c8";
defparam \inst10|d[4]~reg0 .operation_mode = "normal";
defparam \inst10|d[4]~reg0 .output_mode = "comb_only";
defparam \inst10|d[4]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[4]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \inst11|d[4]~reg0 (
// Equation(s):
// \inst6|Mux4~1  = (\inst6|Mux1~1_combout  & ((\inst6|Mux4~0  & ((\inst12|d[4]~reg0_regout ))) # (!\inst6|Mux4~0  & (B5L7Q)))) # (!\inst6|Mux1~1_combout  & (\inst6|Mux4~0 ))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst6|Mux4~0 ),
	.datac(\inst11|temp [4]),
	.datad(\inst12|d[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux4~1 ),
	.regout(\inst11|d[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[4]~reg0 .lut_mask = "ec64";
defparam \inst11|d[4]~reg0 .operation_mode = "normal";
defparam \inst11|d[4]~reg0 .output_mode = "comb_only";
defparam \inst11|d[4]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[4]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst9|d[3]~reg0 (
// Equation(s):
// \inst9|d[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , \inst9|temp [3], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst9|temp [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[3]~reg0 .lut_mask = "0000";
defparam \inst9|d[3]~reg0 .operation_mode = "normal";
defparam \inst9|d[3]~reg0 .output_mode = "reg_only";
defparam \inst9|d[3]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[3]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \inst11|d[3]~reg0 (
// Equation(s):
// \inst6|Mux3~0  = (\inst6|Mux1~1_combout  & (((B5L6Q) # (\inst6|Mux1~0_combout )))) # (!\inst6|Mux1~1_combout  & (\inst9|d[3]~reg0_regout  & ((!\inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst9|d[3]~reg0_regout ),
	.datac(\inst11|temp [3]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux3~0 ),
	.regout(\inst11|d[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[3]~reg0 .lut_mask = "aae4";
defparam \inst11|d[3]~reg0 .operation_mode = "normal";
defparam \inst11|d[3]~reg0 .output_mode = "comb_only";
defparam \inst11|d[3]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[3]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \inst10|d[3]~reg0 (
// Equation(s):
// \inst6|Mux3~1  = (\inst6|Mux3~0  & ((\inst12|d[3]~reg0_regout ) # ((!\inst6|Mux1~0_combout )))) # (!\inst6|Mux3~0  & (((B4L6Q & \inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux3~0 ),
	.datab(\inst12|d[3]~reg0_regout ),
	.datac(\inst10|temp [3]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux3~1 ),
	.regout(\inst10|d[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[3]~reg0 .lut_mask = "d8aa";
defparam \inst10|d[3]~reg0 .operation_mode = "normal";
defparam \inst10|d[3]~reg0 .output_mode = "comb_only";
defparam \inst10|d[3]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[3]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \inst9|d[2]~reg0 (
// Equation(s):
// \inst9|d[2]~reg0_regout  = DFFEAS((((\inst9|temp [2]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|temp [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[2]~reg0 .lut_mask = "ff00";
defparam \inst9|d[2]~reg0 .operation_mode = "normal";
defparam \inst9|d[2]~reg0 .output_mode = "reg_only";
defparam \inst9|d[2]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[2]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \inst10|d[2]~reg0 (
// Equation(s):
// \inst6|Mux2~0  = (\inst6|Mux1~1_combout  & (((\inst6|Mux1~0_combout )))) # (!\inst6|Mux1~1_combout  & ((\inst6|Mux1~0_combout  & ((B4L5Q))) # (!\inst6|Mux1~0_combout  & (\inst9|d[2]~reg0_regout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst9|d[2]~reg0_regout ),
	.datac(\inst10|temp [2]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux2~0 ),
	.regout(\inst10|d[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[2]~reg0 .lut_mask = "fa44";
defparam \inst10|d[2]~reg0 .operation_mode = "normal";
defparam \inst10|d[2]~reg0 .output_mode = "comb_only";
defparam \inst10|d[2]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[2]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \inst11|d[2]~reg0 (
// Equation(s):
// \inst6|Mux2~1  = (\inst6|Mux1~1_combout  & ((\inst6|Mux2~0  & ((\inst12|d[2]~reg0_regout ))) # (!\inst6|Mux2~0  & (B5L5Q)))) # (!\inst6|Mux1~1_combout  & (\inst6|Mux2~0 ))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst6|Mux2~0 ),
	.datac(\inst11|temp [2]),
	.datad(\inst12|d[2]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux2~1 ),
	.regout(\inst11|d[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[2]~reg0 .lut_mask = "ec64";
defparam \inst11|d[2]~reg0 .operation_mode = "normal";
defparam \inst11|d[2]~reg0 .output_mode = "comb_only";
defparam \inst11|d[2]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[2]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \inst9|d[1]~reg0 (
// Equation(s):
// \inst9|d[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , \inst9|temp [1], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst9|temp [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[1]~reg0 .lut_mask = "0000";
defparam \inst9|d[1]~reg0 .operation_mode = "normal";
defparam \inst9|d[1]~reg0 .output_mode = "reg_only";
defparam \inst9|d[1]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[1]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \inst11|d[1]~reg0 (
// Equation(s):
// \inst6|Mux1~3  = (\inst6|Mux1~1_combout  & (((B5L4Q) # (\inst6|Mux1~0_combout )))) # (!\inst6|Mux1~1_combout  & (\inst9|d[1]~reg0_regout  & ((!\inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst9|d[1]~reg0_regout ),
	.datac(\inst11|temp [1]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux1~3 ),
	.regout(\inst11|d[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[1]~reg0 .lut_mask = "aae4";
defparam \inst11|d[1]~reg0 .operation_mode = "normal";
defparam \inst11|d[1]~reg0 .output_mode = "comb_only";
defparam \inst11|d[1]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[1]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \inst10|d[1]~reg0 (
// Equation(s):
// \inst6|Mux1~4  = (\inst6|Mux1~3  & ((\inst12|d[1]~reg0_regout ) # ((!\inst6|Mux1~0_combout )))) # (!\inst6|Mux1~3  & (((B4L4Q & \inst6|Mux1~0_combout ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~3 ),
	.datab(\inst12|d[1]~reg0_regout ),
	.datac(\inst10|temp [1]),
	.datad(\inst6|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux1~4 ),
	.regout(\inst10|d[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[1]~reg0 .lut_mask = "d8aa";
defparam \inst10|d[1]~reg0 .operation_mode = "normal";
defparam \inst10|d[1]~reg0 .output_mode = "comb_only";
defparam \inst10|d[1]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[1]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \inst12|d[0]~reg0 (
// Equation(s):
// \inst12|d[0]~reg0_regout  = DFFEAS(GND, GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst12|Equal1~0 , \inst12|temp [0], , , VCC)

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst12|temp [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst12|d[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst12|d[0]~reg0 .lut_mask = "0000";
defparam \inst12|d[0]~reg0 .operation_mode = "normal";
defparam \inst12|d[0]~reg0 .output_mode = "reg_only";
defparam \inst12|d[0]~reg0 .register_cascade_mode = "off";
defparam \inst12|d[0]~reg0 .sum_lutc_input = "datac";
defparam \inst12|d[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst9|d[0]~reg0 (
// Equation(s):
// \inst9|d[0]~reg0_regout  = DFFEAS((((\inst9|temp [0]))), GLOBAL(\inst4|auto_generated|safe_q [7]), VCC, , \inst9|Equal1~0 , , , , )

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst9|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst9|d[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9|d[0]~reg0 .lut_mask = "ff00";
defparam \inst9|d[0]~reg0 .operation_mode = "normal";
defparam \inst9|d[0]~reg0 .output_mode = "reg_only";
defparam \inst9|d[0]~reg0 .register_cascade_mode = "off";
defparam \inst9|d[0]~reg0 .sum_lutc_input = "datac";
defparam \inst9|d[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \inst10|d[0]~reg0 (
// Equation(s):
// \inst6|Mux0~0  = (\inst6|Mux1~1_combout  & (\inst6|Mux1~0_combout )) # (!\inst6|Mux1~1_combout  & ((\inst6|Mux1~0_combout  & (B4L3Q)) # (!\inst6|Mux1~0_combout  & ((\inst9|d[0]~reg0_regout )))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst6|Mux1~0_combout ),
	.datac(\inst10|temp [0]),
	.datad(\inst9|d[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux0~0 ),
	.regout(\inst10|d[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|d[0]~reg0 .lut_mask = "d9c8";
defparam \inst10|d[0]~reg0 .operation_mode = "normal";
defparam \inst10|d[0]~reg0 .output_mode = "comb_only";
defparam \inst10|d[0]~reg0 .register_cascade_mode = "off";
defparam \inst10|d[0]~reg0 .sum_lutc_input = "qfbk";
defparam \inst10|d[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \inst11|d[0]~reg0 (
// Equation(s):
// \inst6|Mux0~1  = (\inst6|Mux1~1_combout  & ((\inst6|Mux0~0  & (\inst12|d[0]~reg0_regout )) # (!\inst6|Mux0~0  & ((B5L3Q))))) # (!\inst6|Mux1~1_combout  & (((\inst6|Mux0~0 ))))

	.clk(\inst4|auto_generated|safe_q [7]),
	.dataa(\inst6|Mux1~1_combout ),
	.datab(\inst12|d[0]~reg0_regout ),
	.datac(\inst11|temp [0]),
	.datad(\inst6|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux0~1 ),
	.regout(\inst11|d[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|d[0]~reg0 .lut_mask = "dda0";
defparam \inst11|d[0]~reg0 .operation_mode = "normal";
defparam \inst11|d[0]~reg0 .output_mode = "comb_only";
defparam \inst11|d[0]~reg0 .register_cascade_mode = "off";
defparam \inst11|d[0]~reg0 .sum_lutc_input = "qfbk";
defparam \inst11|d[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan1~I (
	.datain(\inst2|Chan1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan1));
// synopsys translate_off
defparam \Chan1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan2~I (
	.datain(\inst2|Chan2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan2));
// synopsys translate_off
defparam \Chan2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan3~I (
	.datain(\inst2|Chan3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan3));
// synopsys translate_off
defparam \Chan3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Chan4~I (
	.datain(\inst2|Chan4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(Chan4));
// synopsys translate_off
defparam \Chan4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Trigger~I (
	.datain(\inst2|Trigger~regout ),
	.oe(vcc),
	.combout(),
	.padio(Trigger));
// synopsys translate_off
defparam \Trigger~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \Alter~I (
	.datain(\inst2|Alter~regout ),
	.oe(vcc),
	.combout(),
	.padio(Alter));
// synopsys translate_off
defparam \Alter~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \src1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(src1));
// synopsys translate_off
defparam \src1~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \src2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(src2));
// synopsys translate_off
defparam \src2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \src3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(src3));
// synopsys translate_off
defparam \src3~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \src4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(src4));
// synopsys translate_off
defparam \src4~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \NWE~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(NWE));
// synopsys translate_off
defparam \NWE~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[15]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[15]));
// synopsys translate_off
defparam \AD[15]~I .open_drain_output = "true";
defparam \AD[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[14]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[14]));
// synopsys translate_off
defparam \AD[14]~I .open_drain_output = "true";
defparam \AD[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[13]));
// synopsys translate_off
defparam \AD[13]~I .open_drain_output = "true";
defparam \AD[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[12]));
// synopsys translate_off
defparam \AD[12]~I .open_drain_output = "true";
defparam \AD[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[11]));
// synopsys translate_off
defparam \AD[11]~I .open_drain_output = "true";
defparam \AD[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[10]));
// synopsys translate_off
defparam \AD[10]~I .open_drain_output = "true";
defparam \AD[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[9]));
// synopsys translate_off
defparam \AD[9]~I .open_drain_output = "true";
defparam \AD[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[8]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(AD[8]));
// synopsys translate_off
defparam \AD[8]~I .open_drain_output = "true";
defparam \AD[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[7]~I (
	.datain(\inst6|Mux7~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(),
	.padio(AD[7]));
// synopsys translate_off
defparam \AD[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[6]~I (
	.datain(\inst6|Mux6~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(),
	.padio(AD[6]));
// synopsys translate_off
defparam \AD[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[5]~I (
	.datain(\inst6|Mux5~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(),
	.padio(AD[5]));
// synopsys translate_off
defparam \AD[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[4]~I (
	.datain(\inst6|Mux4~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(),
	.padio(AD[4]));
// synopsys translate_off
defparam \AD[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \AD[3]~I (
	.datain(\inst6|Mux3~1 ),
	.oe(\inst6|Mux1~2_combout ),
	.combout(),
	.padio(AD[3]));
// synopsys translate_off
defparam \AD[3]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
