// Seed: 1231631710
module module_0 (
    input wire id_0,
    input tri  id_1
);
  wand id_3;
  assign id_3 = 1 && id_1;
  assign #1 id_3 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_12 = 32'd71
) (
    output wire  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output wire  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    output uwire id_6,
    output tri0  id_7
);
  wire id_9;
  id_10(
      .id_0(id_7),
      .id_1(id_5),
      .id_2(id_5),
      .id_3(1),
      .id_4(id_4),
      .id_5((1'b0)),
      .id_6(id_5),
      .id_7(!1 - 1),
      .id_8(id_1),
      .id_9(1),
      .id_10(id_4),
      .id_11(id_3),
      .id_12(id_4 - id_1),
      .id_13()
  ); defparam id_11.id_12 = id_1 >= id_2;
  wire id_13;
  module_0(
      id_5, id_2
  );
endmodule
