FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2012 Texas Instruments
 * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
/* bench 21272.4.0 1e1b36da7b1a */
/* bench 21272.4.1 4d28616ac167 */
/* bench 21272.4.2 592eb0210834 */
/* bench 21272.4.3 7a844793a372 */
/* bench 21272.4.4 48a7783a5659 */
/* bench 21272.4.5 47547b5faf7c */
/* bench 21272.4.6 3d1f7b6068eb */
/* bench 21272.4.7 8dd31544bafe */
/* bench 21272.4.8 daac09b74f2f */
/* bench 21272.4.9 a9c6b1539fdf */
#define __OMAP2_DSS_DISPC_COMPAT_H

void dispc_mgr_enable_sync(enum omap_channel channel);
void dispc_mgr_disable_sync(enum omap_channel channel);

int omap_dispc_wait_for_irq_interruptible_timeout(u32 irqmask,
		unsigned long timeout);

int dss_dispc_initialize_irq(void);
void dss_dispc_uninitialize_irq(void);

#endif
/* bench 3750.4.0 de8b16ece982 */
/* bench 3750.4.1 b7e6ec1dd0bc */
/* bench 3750.4.2 37fc3a3c0de6 */
/* bench 3750.4.3 00969acf65aa */
/* bench 3750.4.4 55b88b4ac8ce */
/* bench 3750.4.5 00f0ee5cbd4f */
/* bench 3750.4.6 df0353e1f4ad */
/* bench 3750.4.7 19da6a5d0ed4 */
/* bench 3750.4.8 efd47ea5852d */
/* bench 3750.4.9 3ca23ad9b53b */
/* bench 3750.4.10 40cee150f818 */
