0.6
2019.1
May 24 2019
14:51:52
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sim_1/new/Adder_tb.v,1659027802,verilog,,,,Adder_tb,,,,,,,,
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Carry_Lookahead_Adder.v,1659027538,verilog,,/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Carry_Out_Generator.v,,Carry_Lookahead_Adder,,,,,,,,
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Carry_Out_Generator.v,1659027485,verilog,,/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Full_Adder.v,,Carry_Out_Generator,,,,,,,,
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Full_Adder.v,1659027148,verilog,,/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Half_Adder.v,,Full_Adder,,,,,,,,
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Half_Adder.v,1659026974,verilog,,/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Ripple_Carry_Adder.v,,Half_Adder,,,,,,,,
/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sources_1/new/Ripple_Carry_Adder.v,1659027392,verilog,,/ad/eng/users/n/i/niksmith/Verilog/Basic_Verilog_Modules/Adders/Adders.srcs/sim_1/new/Adder_tb.v,,Ripple_Carry_Adder,,,,,,,,
