// Seed: 625494481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output uwire id_2,
    input supply0 id_3
);
  wire id_5;
  xor (id_0, id_7, id_5, id_3, id_6);
  supply0 id_6 = 1;
  supply1 id_7 = 1'b0 - 1'b0;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6, id_6, id_5, id_6, id_6, id_7, id_5, id_7, id_7
  );
endmodule
