design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_quad_spi_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_1_0/sim/design_1_axi_quad_spi_1_0.vhd,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_MUX_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MUX_0_0/sim/design_1_MUX_0_0.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_MUX_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MUX_0_1/sim/design_1_MUX_0_1.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_DEMUX_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DEMUX_0_0/sim/design_1_DEMUX_0_0.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_MUX_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MUX_1_0/sim/design_1_MUX_1_0.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../adc_controller_PYNQ-Z2.srcs/sources_1/bd/design_1/ipshared/6b2b/hdl"incdir="../../../../adc_controller_PYNQ-Z2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
