2017,IEEE TCAD,"Incremental Layer Assignment Driven by an External Signoff Timing Engine.",Vinicius S. Livramento; Derong Liu 0002; Salim Chowdhury; Bei Yu 0001; Xiaoqing Xu; David Z. Pan; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2016.2638450,null,J,no_arxiv,1
2016,ACM TODAES,"Clock-Tree-Aware Incremental Timing-Driven Placement.",Vinicius S. Livramento; Renan Netto; Chrystian Guth; José Luís Güntzel; Luiz Cláudio Villar dos Santos,https://doi.org/10.1145/2858793,top,J,no_arxiv,0
2015,ICCAD,"Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.",Vinicius S. Livramento; Chrystian Guth; Renan Netto; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD.2015.7372615,top,C,no_arxiv,0
2014,ACM TODAES,"A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.",Vinicius S. Livramento; Chrystian Guth; José Luís Almada Güntzel; Marcelo de Oliveira Johann,https://doi.org/10.1145/2647956,top,J,no_arxiv,5
