// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2023 ARM Ltd.
 */

#include <linux/kvm_host.h>

#include <asm/kvm_emulate.h>
#include <asm/kvm_mmu.h>
#include <asm/rmi_cmds.h>
#include <asm/virt.h>

#include <asm/kvm_pgtable.h>
#include <asm/kvm_rme_hisi_cca.h>
#include <asm/cca_base.h>
#ifdef CONFIG_HISI_CCADA_HOST
#include <asm/hisi_cca_da.h>
#endif

static unsigned long rmm_feat_reg0;

#define RMM_PAGE_SHIFT		12
#define RMM_PAGE_SIZE		BIT(RMM_PAGE_SHIFT)

#define RMM_RTT_BLOCK_LEVEL	2
#define RMM_RTT_MAX_LEVEL	3

/* See ARM64_HW_PGTABLE_LEVEL_SHIFT() */
#define RMM_RTT_LEVEL_SHIFT(l)	\
	((RMM_PAGE_SHIFT - 3) * (4 - (l)) + 3)
#define RMM_L2_BLOCK_SIZE	BIT(RMM_RTT_LEVEL_SHIFT(2))
#define RMM_L1_BLOCK_SIZE	BIT(RMM_RTT_LEVEL_SHIFT(1))

static inline unsigned long rme_rtt_level_mapsize(int level)
{
	if (WARN_ON(level > RMM_RTT_MAX_LEVEL))
		return RMM_PAGE_SIZE;

	return (1UL << RMM_RTT_LEVEL_SHIFT(level));
}

static bool rme_has_feature(unsigned long feature)
{
	return !!u64_get_bits(rmm_feat_reg0, feature);
}

/**
 * rmi_granule_delegate() - Delegate a granule
 * @phys: PA of the granule
 *
 * Delegate a granule for use by the realm world.
 *
 * Return: RMI return code
 */
static int _rmi_granule_delegate(unsigned long phys)
{
	struct arm_smccc_res res;

	arm_smccc_1_1_invoke(SMC_RMI_GRANULE_DELEGATE, phys, &res);

	return res.a0;
}

int rmi_granule_delegate(unsigned long phys)
{
#ifdef CONFIG_HISI_CCA
	struct folio *folio = page_folio(phys_to_page(phys));

	if (folio_test_hugetlb(folio)) {
		if (rme_isolate_hugetlb(folio))
			folio_put(folio);
	} else if (folio_test_lru(folio)) {
		if (folio_isolate_lru(folio))
			folio_put(folio);
	}
#endif
	return _rmi_granule_delegate(phys);
}
EXPORT_SYMBOL_GPL(rmi_granule_delegate);

#ifdef CONFIG_HISI_CCA
bool rme_isolate_hugetlb(struct folio *folio)
{
	bool ret = true;

	spin_lock_irq(&hugetlb_lock);
	if (!folio_test_hugetlb(folio) ||
		!folio_test_hugetlb_migratable(folio) ||
		!folio_try_get(folio)) {
		ret = false;
		goto unlock;
	}
	folio_clear_hugetlb_migratable(folio);
unlock:
	spin_unlock_irq(&hugetlb_lock);
	return ret;
}
#endif

bool kvm_rme_supports_sve(void)
{
	return rme_has_feature(RMI_FEATURE_REGISTER_0_SVE_EN);
}

static int rmi_check_version(void)
{
	struct arm_smccc_res res;
	unsigned short version_major, version_minor;
	unsigned long host_version = RMI_ABI_VERSION(RMI_ABI_MAJOR_VERSION,
						     RMI_ABI_MINOR_VERSION);

	arm_smccc_1_1_invoke(SMC_RMI_VERSION, host_version, &res);

	if (res.a0 == SMCCC_RET_NOT_SUPPORTED)
		return -ENXIO;

	version_major = RMI_ABI_VERSION_GET_MAJOR(res.a1);
	version_minor = RMI_ABI_VERSION_GET_MINOR(res.a1);

	if (res.a0 != RMI_SUCCESS) {
		unsigned short high_version_major, high_version_minor;

		high_version_major = RMI_ABI_VERSION_GET_MAJOR(res.a2);
		high_version_minor = RMI_ABI_VERSION_GET_MINOR(res.a2);

		kvm_err("Unsupported RMI ABI (v%d.%d - v%d.%d) we want v%d.%d\n",
			version_major, version_minor,
			high_version_major, high_version_minor,
			RMI_ABI_MAJOR_VERSION,
			RMI_ABI_MINOR_VERSION);
		return -ENXIO;
	}

	kvm_info("RMI ABI version %d.%d\n", version_major, version_minor);

	return 0;
}

u32 kvm_realm_ipa_limit(void)
{
	return u64_get_bits(rmm_feat_reg0, RMI_FEATURE_REGISTER_0_S2SZ);
}

u32 _kvm_realm_vgic_nr_lr(void)
{
	return u64_get_bits(rmm_feat_reg0, RMI_FEATURE_REGISTER_0_GICV3_NUM_LRS);
}

u8 kvm_realm_max_pmu_counters(void)
{
	return u64_get_bits(rmm_feat_reg0, RMI_FEATURE_REGISTER_0_PMU_NUM_CTRS);
}

unsigned int kvm_realm_sve_max_vl(void)
{
	return sve_vl_from_vq(u64_get_bits(rmm_feat_reg0,
					   RMI_FEATURE_REGISTER_0_SVE_VL) + 1);
}

u64 kvm_realm_reset_id_aa64dfr0_el1(const struct kvm_vcpu *vcpu, u64 val)
{
	u32 bps = u64_get_bits(rmm_feat_reg0, RMI_FEATURE_REGISTER_0_NUM_BPS);
	u32 wps = u64_get_bits(rmm_feat_reg0, RMI_FEATURE_REGISTER_0_NUM_WPS);
	u32 ctx_cmps;

	if (!kvm_is_realm(vcpu->kvm))
		return val;

	/* Ensure CTX_CMPs is still valid */
	ctx_cmps = FIELD_GET(ID_AA64DFR0_EL1_CTX_CMPs, val);
	ctx_cmps = min(bps, ctx_cmps);

	val &= ~(ID_AA64DFR0_EL1_BRPs_MASK | ID_AA64DFR0_EL1_WRPs_MASK |
		 ID_AA64DFR0_EL1_CTX_CMPs);
	val |= FIELD_PREP(ID_AA64DFR0_EL1_BRPs_MASK, bps) |
	       FIELD_PREP(ID_AA64DFR0_EL1_WRPs_MASK, wps) |
	       FIELD_PREP(ID_AA64DFR0_EL1_CTX_CMPs, ctx_cmps);

	return val;
}

static int get_start_level(struct realm *realm)
{
	return 4 - ((realm->ia_bits - 8) / (RMM_PAGE_SHIFT - 3));
}

static int find_map_level(struct realm *realm,
			  unsigned long start,
			  unsigned long end)
{
	int level = RMM_RTT_MAX_LEVEL;

	while (level > get_start_level(realm)) {
		unsigned long map_size = rme_rtt_level_mapsize(level - 1);

		if (!IS_ALIGNED(start, map_size) ||
		    (start + map_size) > end)
			break;

		level--;
	}

	return level;
}

static phys_addr_t alloc_delegated_granule(struct kvm_mmu_memory_cache *mc)
{
	phys_addr_t phys;
	void *virt;

	if (mc)
		virt = kvm_mmu_memory_cache_alloc(mc);
	else
		virt = (void *)__get_free_page(GFP_KERNEL_ACCOUNT);

	if (!virt)
		return PHYS_ADDR_MAX;

	phys = virt_to_phys(virt);

	if (rmi_granule_delegate(phys)) {
		free_page((unsigned long)virt);

		return PHYS_ADDR_MAX;
	}

	kvm_account_pgtable_pages(virt, 1);

	return phys;
}

static void free_delegated_granule(phys_addr_t phys)
{
	if (WARN_ON(rmi_granule_undelegate(phys))) {
		/* Undelegate failed: leak the page */
		return;
	}

	kvm_account_pgtable_pages(phys_to_virt(phys), -1);

	free_page((unsigned long)phys_to_virt(phys));
}

int _realm_psci_complete(struct kvm_vcpu *source, struct kvm_vcpu *target,
			unsigned long status)
{
	int ret;

	ret = rmi_psci_complete(virt_to_phys(source->arch.rec->rec_page),
				virt_to_phys(target->arch.rec->rec_page),
				status);
	if (ret)
		return -EINVAL;

	return 0;
}

static int realm_rtt_create(struct realm *realm,
			    unsigned long addr,
			    int level,
			    phys_addr_t phys)
{
	addr = ALIGN_DOWN(addr, rme_rtt_level_mapsize(level - 1));
	return rmi_rtt_create(virt_to_phys(realm->rd), phys, addr, level);
}

static int realm_rtt_fold(struct realm *realm,
			  unsigned long addr,
			  int level,
			  phys_addr_t *rtt_granule)
{
	unsigned long out_rtt;
	int ret;

	addr = ALIGN_DOWN(addr, rme_rtt_level_mapsize(level - 1));
	ret = rmi_rtt_fold(virt_to_phys(realm->rd), addr, level, &out_rtt);

	if (RMI_RETURN_STATUS(ret) == RMI_SUCCESS && rtt_granule)
		*rtt_granule = out_rtt;

	return ret;
}

static int realm_destroy_private_granule(struct realm *realm,
					 unsigned long ipa,
					 unsigned long *next_addr,
					 phys_addr_t *out_rtt)
{
	unsigned long rd = virt_to_phys(realm->rd);
	unsigned long rtt_addr;
	phys_addr_t rtt;
	int ret;

retry:
	ret = rmi_data_destroy(rd, ipa, &rtt_addr, next_addr);
	if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
		if (*next_addr > ipa)
			return 0; /* UNASSIGNED */
		rtt = alloc_delegated_granule(NULL);
		if (WARN_ON(rtt == PHYS_ADDR_MAX))
			return -ENOMEM;
		/*
		 * ASSIGNED - ipa is mapped as a block, so split. The index
		 * from the return code should be 2 otherwise it appears
		 * there's a huge page bigger than KVM currently supports
		 */
		WARN_ON(RMI_RETURN_INDEX(ret) != 2);
		ret = realm_rtt_create(realm, ipa, 3, rtt);
		if (WARN_ON(ret)) {
			free_delegated_granule(rtt);
			return -ENXIO;
		}
		goto retry;
	} else if (WARN_ON(ret)) {
		return -ENXIO;
	}

	ret = rmi_granule_undelegate(rtt_addr);
	if (WARN_ON(ret))
		return -ENXIO;

	*out_rtt = rtt_addr;

	return 0;
}

#ifdef CONFIG_HISI_CCADA_HOST
static bool realm_is_addr_dev(struct realm *realm, unsigned long addr)
{
	phys_addr_t rd = virt_to_phys(realm->rd);
	struct rtt_entry rtt;

	if (rmi_rtt_read_entry(rd, addr, RMM_RTT_MAX_LEVEL, &rtt))
		return false;

	if (rtt.ripas == RMI_DEV && rtt.state == RMI_ASSIGNED_DEV)
		return true;

	return false;
}

static int realm_destroy_private_dev_granule(struct realm *realm,
					     unsigned long ipa,
					     unsigned long *next_addr,
					     phys_addr_t *out_rtt)
{
	unsigned long rd = virt_to_phys(realm->rd);
	unsigned long rtt_addr;
	phys_addr_t rtt;
	int ret;

retry:
	ret = rmi_dev_unmap(rd, ipa, &rtt_addr, next_addr);
	if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
		if (*next_addr > ipa)
			return 0; /* UNASSIGNED */
		rtt = alloc_delegated_granule(NULL);
		if (WARN_ON(rtt == PHYS_ADDR_MAX))
			return -ENOMEM;
		/*
		 * ASSIGNED - ipa is mapped as a block, so split. The index
		 * from the return code should be 2 otherwise it appears
		 * there's a huge page bigger than KVM currently supports
		 */
		WARN_ON(RMI_RETURN_INDEX(ret) != 2);
		ret = realm_rtt_create(realm, ipa, 3, rtt);
		if (WARN_ON(ret)) {
			free_delegated_granule(rtt);
			return -ENXIO;
		}
		goto retry;
	} else if (WARN_ON(ret)) {
		return -ENXIO;
	}

	/*
	 * Device is not allowed to switch from Realm to NS,
	 * thus don't need to undelegate device mmio.
	 */

	*out_rtt = rtt_addr;

	return 0;
}
#endif

static int realm_unmap_private_page(struct realm *realm,
				    unsigned long ipa,
				    unsigned long *next_addr)
{
	unsigned long end = ALIGN(ipa + 1, PAGE_SIZE);
	unsigned long addr;
	phys_addr_t out_rtt = PHYS_ADDR_MAX;
	int ret;

	for (addr = ipa; addr < end; addr = *next_addr) {
#ifdef CONFIG_HISI_CCADA_HOST
		if (realm_is_addr_dev(realm, addr))
			ret = realm_destroy_private_dev_granule(realm, addr,
								next_addr,
								&out_rtt);
		else
			ret = realm_destroy_private_granule(realm, addr,
							    next_addr, &out_rtt);
#else
		ret = realm_destroy_private_granule(realm, addr, next_addr,
						    &out_rtt);
#endif
		if (ret)
			return ret;
	}

	return 0;
}

#ifdef CONFIG_HISI_CCA
static int hisi_cca_realm_unmap_private(struct realm *realm,
					unsigned long ipa,
					unsigned long *next_addr)
{
	phys_addr_t rd = virt_to_phys(realm->rd);
	int ret;
	struct rtt_entry rtt;
	unsigned long rtt_addr = 0;
	unsigned long map_level;

	ret = rmi_rtt_read_entry(rd, ipa, RMM_RTT_MAX_LEVEL, &rtt);
	if (WARN_ON(ret))
		return -ENXIO;

	if (rtt.walk_level == RMM_RTT_MAX_LEVEL)
		return realm_unmap_private_page(realm, ipa, next_addr);

	ret = rmi_cca_hisi_data_destroy_level(rd, ipa, &rtt_addr, next_addr, &map_level);
	if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT)
		return 0;
	else if (ret) {
		pr_warn("CCA data destroy with level fail:%d.\n", ret);
		return -ENXIO;
	}

	if (map_level > RMM_RTT_MAX_LEVEL)
		return -ENXIO;

	ret = rmi_cca_hisi_undelegate_range(rtt_addr, rme_rtt_level_mapsize(map_level));
	if (WARN_ON(ret))
		return -ENXIO;

	return 0;
}
#endif /* CONFIG_HISI_CCA */

/*
 * Returns 0 on successful fold, a negative value on error, a positive value if
 * we were not able to fold all tables at this level.
 */
static int realm_fold_rtt_level(struct realm *realm, int level,
				unsigned long start, unsigned long end)
{
	int not_folded = 0;
	ssize_t map_size;
	unsigned long addr, next_addr;

	if (WARN_ON(level > RMM_RTT_MAX_LEVEL))
		return -EINVAL;

	map_size = rme_rtt_level_mapsize(level - 1);

	for (addr = start; addr < end; addr = next_addr) {
		phys_addr_t rtt_granule;
		int ret;
		unsigned long align_addr = ALIGN(addr, map_size);

		next_addr = ALIGN(addr + 1, map_size);

		ret = realm_rtt_fold(realm, align_addr, level, &rtt_granule);

		switch (RMI_RETURN_STATUS(ret)) {
		case RMI_SUCCESS:
			free_delegated_granule(rtt_granule);
			break;
		case RMI_ERROR_RTT:
			if (level == RMM_RTT_MAX_LEVEL ||
			    RMI_RETURN_INDEX(ret) < level) {
				not_folded++;
				break;
			}
			/* Recurse a level deeper */
			ret = realm_fold_rtt_level(realm,
						   level + 1,
						   addr,
						   next_addr);
			if (ret < 0)
				return ret;
			else if (ret == 0)
				/* Try again at this level */
				next_addr = addr;
			break;
		default:
			WARN_ON(1);
			return -ENXIO;
		}
	}

	return not_folded;
}

static void realm_unmap_shared_range(struct kvm *kvm,
				     int level,
				     unsigned long start,
				     unsigned long end,
				     bool may_block)
{
	struct realm *realm = &kvm->arch.realm;
	unsigned long rd = virt_to_phys(realm->rd);
	ssize_t map_size = rme_rtt_level_mapsize(level);
	unsigned long next_addr, addr;
	unsigned long shared_bit = BIT(realm->ia_bits - 1);

	if (WARN_ON(level > RMM_RTT_MAX_LEVEL))
		return;

	start |= shared_bit;
	end |= shared_bit;

	for (addr = start; addr < end; addr = next_addr) {
		unsigned long align_addr = ALIGN(addr, map_size);
		int ret;

		next_addr = ALIGN(addr + 1, map_size);

		if (align_addr != addr || next_addr > end) {
			/* Need to recurse deeper */
			if (addr < align_addr)
				next_addr = align_addr;
			realm_unmap_shared_range(kvm, level + 1, addr,
						 min(next_addr, end), may_block);
			continue;
		}

		ret = rmi_rtt_unmap_unprotected(rd, addr, level, &next_addr);
		switch (RMI_RETURN_STATUS(ret)) {
		case RMI_SUCCESS:
			break;
		case RMI_ERROR_RTT:
			if (next_addr == addr) {
				/*
				 * There's a mapping here, but it's not a block
				 * mapping, so reset next_addr to the next block
				 * boundary and recurse to clear out the pages
				 * one level deeper.
				 */
				next_addr = ALIGN(addr + 1, map_size);
				realm_unmap_shared_range(kvm, level + 1, addr,
							 next_addr, may_block);
			}
			break;
		default:
			WARN_ON(1);
			return;
		}
		if (may_block)
			cond_resched_rwlock_write(&kvm->mmu_lock);
	}
	realm_fold_rtt_level(realm, get_start_level(realm) + 1, start, end);
}

static int realm_init_sve_param(struct kvm *kvm, struct realm_params *params)
{
	int ret = 0;
	unsigned long i;
	struct kvm_vcpu *vcpu;
	int vl, last_vl = -1;

	/*
	 * Get the preferred SVE configuration, set by userspace with the
	 * KVM_ARM_VCPU_SVE feature and KVM_REG_ARM64_SVE_VLS pseudo-register.
	 */
	kvm_for_each_vcpu(i, vcpu, kvm) {
		mutex_lock(&vcpu->mutex);
		if (vcpu_has_sve(vcpu)) {
			if (!kvm_arm_vcpu_sve_finalized(vcpu))
				ret = -EINVAL;
			vl = vcpu->arch.sve_max_vl;
		} else {
			vl = 0;
		}
		mutex_unlock(&vcpu->mutex);
		if (ret)
			return ret;

		/* We need all vCPUs to have the same SVE config */
		if (last_vl >= 0 && last_vl != vl)
			return -EINVAL;

		last_vl = vl;
	}

	if (last_vl > 0) {
		params->sve_vl = sve_vq_from_vl(last_vl) - 1;
		params->flags |= RMI_REALM_PARAM_FLAG_SVE;
	}
	return 0;
}

/* Calculate the number of s2 root rtts needed */
static int realm_num_root_rtts(struct realm *realm)
{
	unsigned int ipa_bits = realm->ia_bits;
	unsigned int levels = 3 - get_start_level(realm);
	unsigned int sl_ipa_bits = (levels + 1) * (RMM_PAGE_SHIFT - 3) +
				   RMM_PAGE_SHIFT;

	if (sl_ipa_bits >= ipa_bits)
		return 1;

	return 1 << (ipa_bits - sl_ipa_bits);
}

static int realm_create_rd(struct kvm *kvm)
{
	struct realm *realm = &kvm->arch.realm;
	struct realm_params *params = realm->params;
	void *rd = NULL;
	phys_addr_t rd_phys, params_phys;
	size_t pgd_size = kvm_pgtable_stage2_pgd_size(kvm->arch.vtcr);
	u64 dfr0 = kvm_read_vm_id_reg(kvm, SYS_ID_AA64DFR0_EL1);
	int i, r;
	int rtt_num_start;

	realm->ia_bits = VTCR_EL2_IPA(kvm->arch.vtcr);
	rtt_num_start = realm_num_root_rtts(realm);

	if (WARN_ON(realm->rd || !realm->params))
		return -EEXIST;

	if (pgd_size / RMM_PAGE_SIZE < rtt_num_start)
		return -EINVAL;

	rd = (void *)__get_free_page(GFP_KERNEL);
	if (!rd)
		return -ENOMEM;

	rd_phys = virt_to_phys(rd);
	if (rmi_granule_delegate(rd_phys)) {
		r = -ENXIO;
		goto free_rd;
	}

	for (i = 0; i < pgd_size; i += RMM_PAGE_SIZE) {
		phys_addr_t pgd_phys = kvm->arch.mmu.pgd_phys + i;

		if (rmi_granule_delegate(pgd_phys)) {
			r = -ENXIO;
			goto out_undelegate_tables;
		}
	}

	params->s2sz = VTCR_EL2_IPA(kvm->arch.vtcr);
	params->rtt_level_start = get_start_level(realm);
	params->rtt_num_start = rtt_num_start;
	params->rtt_base = kvm->arch.mmu.pgd_phys;
	params->vmid = realm->vmid;
	params->num_bps = SYS_FIELD_GET(ID_AA64DFR0_EL1, BRPs, dfr0);
	params->num_wps = SYS_FIELD_GET(ID_AA64DFR0_EL1, WRPs, dfr0);

	if (kvm->arch.arm_pmu) {
		params->pmu_num_ctrs = kvm->arch.pmcr_n;
		params->flags |= RMI_REALM_PARAM_FLAG_PMU;
	}

	r = realm_init_sve_param(kvm, params);
	if (r)
		goto out_undelegate_tables;

	params_phys = virt_to_phys(params);

	if (rmi_realm_create(rd_phys, params_phys)) {
		r = -ENXIO;
		goto out_undelegate_tables;
	}

	if (WARN_ON(rmi_rec_aux_count(rd_phys, &realm->num_aux))) {
		WARN_ON(rmi_realm_destroy(rd_phys));
		goto out_undelegate_tables;
	}

	realm->rd = rd;

	return 0;

out_undelegate_tables:
	while (i > 0) {
		i -= RMM_PAGE_SIZE;

		phys_addr_t pgd_phys = kvm->arch.mmu.pgd_phys + i;

		if (WARN_ON(rmi_granule_undelegate(pgd_phys))) {
			/* Leak the pages if they cannot be returned */
			kvm->arch.mmu.pgt = NULL;
			break;
		}
	}
	if (WARN_ON(rmi_granule_undelegate(rd_phys))) {
		/* Leak the page if it isn't returned */
		return r;
	}
free_rd:
	free_page((unsigned long)rd);
	return r;
}

static int realm_rtt_destroy(struct realm *realm, unsigned long addr,
			     int level, phys_addr_t *rtt_granule,
			     unsigned long *next_addr)
{
	unsigned long out_rtt;
	int ret;

	ret = rmi_rtt_destroy(virt_to_phys(realm->rd), addr, level,
			      &out_rtt, next_addr);

	*rtt_granule = out_rtt;

	return ret;
}

int realm_create_rtt_levels(struct realm *realm, unsigned long ipa,
			    int level, int max_level,
			    struct kvm_mmu_memory_cache *mc)
{
	if (level == max_level)
		return 0;

	while (level++ < max_level) {
		phys_addr_t rtt = alloc_delegated_granule(mc);
		int ret;

		if (rtt == PHYS_ADDR_MAX)
			return -ENOMEM;

		ret = realm_rtt_create(realm, ipa, level, rtt);

		if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT &&
		    RMI_RETURN_INDEX(ret) == level - 1) {
			/* The RTT already exists, continue */
			free_delegated_granule(rtt);
			continue;
		}
		if (ret) {
			WARN(1, "Failed to create RTT at level %d: %d\n",
			     level, ret);
			free_delegated_granule(rtt);
			return -ENXIO;
		}
	}

	return 0;
}

static int realm_tear_down_rtt_level(struct realm *realm, int level,
				     unsigned long start, unsigned long end)
{
	ssize_t map_size;
	unsigned long addr, next_addr;

	if (WARN_ON(level > RMM_RTT_MAX_LEVEL))
		return -EINVAL;

	map_size = rme_rtt_level_mapsize(level - 1);

	for (addr = start; addr < end; addr = next_addr) {
		phys_addr_t rtt_granule;
		int ret;
		unsigned long align_addr = ALIGN(addr, map_size);

		next_addr = ALIGN(addr + 1, map_size);

		if (next_addr > end || align_addr != addr) {
			/*
			 * The target range is smaller than what this level
			 * covers, recurse deeper.
			 */
			ret = realm_tear_down_rtt_level(realm,
							level + 1,
							addr,
							min(next_addr, end));
			if (ret)
				return ret;
			continue;
		}

		ret = realm_rtt_destroy(realm, addr, level,
					&rtt_granule, &next_addr);

		switch (RMI_RETURN_STATUS(ret)) {
		case RMI_SUCCESS:
			free_delegated_granule(rtt_granule);
			break;
		case RMI_ERROR_RTT:
			if (next_addr > addr) {
				/* Missing RTT, skip */
				break;
			}
			/*
			 * We tear down the RTT range for the full IPA
			 * space, after everything is unmapped. Also we
			 * descend down only if we cannot tear down a
			 * top level RTT. Thus RMM must be able to walk
			 * to the requested level. e.g., a block mapping
			 * exists at L1 or L2.
			 */
			if (WARN_ON(RMI_RETURN_INDEX(ret) != level))
				return -EBUSY;
			if (WARN_ON(level == RMM_RTT_MAX_LEVEL))
				return -EBUSY;

			/*
			 * The table has active entries in it, recurse deeper
			 * and tear down the RTTs.
			 */
			next_addr = ALIGN(addr + 1, map_size);
			ret = realm_tear_down_rtt_level(realm,
							level + 1,
							addr,
							next_addr);
			if (ret)
				return ret;
			/*
			 * Now that the child RTTs are destroyed,
			 * retry at this level.
			 */
			next_addr = addr;
			break;
		default:
			WARN_ON(1);
			return -ENXIO;
		}
	}

	return 0;
}

static int realm_tear_down_rtt_range(struct realm *realm,
				     unsigned long start, unsigned long end)
{
	return realm_tear_down_rtt_level(realm, get_start_level(realm) + 1,
					 start, end);
}

void kvm_realm_destroy_rtts(struct kvm *kvm, u32 ia_bits)
{
	struct realm *realm = &kvm->arch.realm;

	WARN_ON(realm_tear_down_rtt_range(realm, 0, (1UL << ia_bits)));
}

static void realm_unmap_private_range(struct kvm *kvm,
				      unsigned long start,
				      unsigned long end,
				      bool may_block)
{
	struct realm *realm = &kvm->arch.realm;
	unsigned long next_addr, addr;
	int ret;

	for (addr = start; addr < end; addr = next_addr) {
#ifdef CONFIG_HISI_CCA
		if (kvm_realm_supports_hisi_cca(realm))
			ret = hisi_cca_realm_unmap_private(realm, addr, &next_addr);
		else
#endif
			ret = realm_unmap_private_page(realm, addr, &next_addr);

		if (ret || next_addr == addr)
			break;

		if (may_block)
			cond_resched_rwlock_write(&kvm->mmu_lock);
	}

	realm_fold_rtt_level(realm, get_start_level(realm) + 1,
			     start, end);
}

void kvm_realm_unmap_range(struct kvm *kvm, unsigned long start,
			   unsigned long size, bool unmap_private,
			   bool may_block)
{
	unsigned long end = start + size;
	struct realm *realm = &kvm->arch.realm;

	end = min(BIT(realm->ia_bits - 1), end);

	if (realm->state == REALM_STATE_NONE)
		return;

	realm_unmap_shared_range(kvm, find_map_level(realm, start, end),
				 start, end, may_block);
	if (unmap_private)
		realm_unmap_private_range(kvm, start, end, may_block);
}

static int realm_create_protected_data_granule(struct realm *realm,
					       unsigned long ipa,
					       phys_addr_t dst_phys,
					       phys_addr_t src_phys,
					       unsigned long flags)
{
	phys_addr_t rd = virt_to_phys(realm->rd);
	int ret;

	if (rmi_granule_delegate_get(dst_phys, realm))
		return -ENXIO;

	ret = rmi_data_create(rd, dst_phys, ipa, src_phys, flags);
	if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
		/* Create missing RTTs and retry */
		int level = RMI_RETURN_INDEX(ret);

		WARN_ON(level == RMM_RTT_MAX_LEVEL);

		ret = realm_create_rtt_levels(realm, ipa, level,
					      RMM_RTT_MAX_LEVEL, NULL);
		if (ret)
			return -EIO;

		ret = rmi_data_create(rd, dst_phys, ipa, src_phys, flags);
	}
	if (ret)
		return -EIO;

	return 0;
}

int realm_create_protected_data_page(struct realm *realm,
				     unsigned long ipa,
				     struct page *dst_page,
				     struct page *src_page,
				     unsigned long flags)
{
	unsigned long rd = virt_to_phys(realm->rd);
	phys_addr_t dst_phys, src_phys;
	bool undelegate_failed = false;
	int ret, offset;

	dst_phys = page_to_phys(dst_page);
	src_phys = page_to_phys(src_page);
	copy_page(page_address(src_page), page_address(dst_page));

	for (offset = 0; offset < PAGE_SIZE; offset += RMM_PAGE_SIZE) {

		ret = realm_create_protected_data_granule(realm,
							  ipa,
							  dst_phys,
							  src_phys,
							  flags);
		if (ret)
			goto err;

		ipa += RMM_PAGE_SIZE;
		dst_phys += RMM_PAGE_SIZE;
		src_phys += RMM_PAGE_SIZE;
	}

	return 0;

err:
	if (ret == -EIO) {
		/* current offset needs undelegating */
		if (WARN_ON(rmi_granule_undelegate(dst_phys)))
			undelegate_failed = true;
	}
	while (offset > 0) {
		ipa -= RMM_PAGE_SIZE;
		offset -= RMM_PAGE_SIZE;
		dst_phys -= RMM_PAGE_SIZE;

		rmi_data_destroy(rd, ipa, NULL, NULL);

		if (WARN_ON(rmi_granule_undelegate(dst_phys)))
			undelegate_failed = true;
	}

	if (undelegate_failed) {
		/*
		 * A granule could not be undelegated,
		 * so the page has to be leaked
		 */
		get_page(dst_page);
	}

	return -ENXIO;
}

int fold_rtt(struct realm *realm, unsigned long addr, int level)
{
	phys_addr_t rtt_addr;
	int ret;

	ret = realm_rtt_fold(realm, addr, level, &rtt_addr);
	if (ret)
		return ret;

	free_delegated_granule(rtt_addr);

	return 0;
}

#ifdef CONFIG_HISI_CCADA_HOST
int realm_map_mmio_protected(struct realm *realm, unsigned long ipa,
			     kvm_pfn_t pfn, unsigned long map_size,
			     struct kvm_mmu_memory_cache *memcache)
{
	phys_addr_t phys = __pfn_to_phys(pfn);
	phys_addr_t rd = virt_to_phys(realm->rd);
	unsigned long base_ipa = ipa;
	unsigned long size;
	unsigned long data;
	unsigned long top;
	int map_level;
	int level;
	int ret = 0;

	if (WARN_ON(!IS_ALIGNED(map_size, RMM_PAGE_SIZE)))
		return -EINVAL;

	if (WARN_ON(!IS_ALIGNED(ipa, map_size)))
		return -EINVAL;

	if (IS_ALIGNED(map_size, RMM_L2_BLOCK_SIZE))
		map_level = 2;
	else
		map_level = 3;

	if (map_level < RMM_RTT_MAX_LEVEL) {
		/*
		 * A temporary RTT is needed during the map, precreate it,
		 * however if there is an error (e.g. missing parent tables)
		 * this will be handled below.
		 */
		realm_create_rtt_levels(realm, ipa, map_level,
					RMM_RTT_MAX_LEVEL, memcache);
	}

	for (size = 0; size < map_size; size += RMM_PAGE_SIZE) {
		ret = rmi_dev_map(rd, phys, ipa);
		if (ret == RMI_ERROR_DEV_ADDR) {
			/*
			 * It's likely we raced with another VCPU on the same
			 * fault. Assume the other VCPU has handled the fault
			 * and return to the guest.
			 */
			return 0;
		}
		if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
			/* Create missing RTTs and retry */
			level = RMI_RETURN_INDEX(ret);

			WARN_ON(level == RMM_RTT_MAX_LEVEL);

			ret = realm_create_rtt_levels(realm, ipa, level,
						      RMM_RTT_MAX_LEVEL,
						      memcache);
			if (ret)
				goto err;

			ret = rmi_dev_map(rd, phys, ipa);
		}

		if (WARN_ON(ret))
			goto err;

		phys += RMM_PAGE_SIZE;
		ipa += RMM_PAGE_SIZE;
	}

	if (map_size == RMM_L2_BLOCK_SIZE) {
		ret = fold_rtt(realm, base_ipa, map_level + 1);
		if (WARN_ON(ret))
			goto err;
	}

	return 0;

err:
	while (size > 0) {
		phys -= RMM_PAGE_SIZE;
		size -= RMM_PAGE_SIZE;
		ipa -= RMM_PAGE_SIZE;

		WARN_ON(rmi_dev_unmap(rd, ipa, &data, &top));
	}
	return -ENXIO;
}
#endif

int realm_map_protected(struct realm *realm,
			unsigned long ipa,
			kvm_pfn_t pfn,
			unsigned long map_size,
			struct kvm_mmu_memory_cache *memcache)
{
	phys_addr_t phys = __pfn_to_phys(pfn);
	phys_addr_t rd = virt_to_phys(realm->rd);
	unsigned long base_ipa = ipa;
	unsigned long size;
	int map_level;
	int ret = 0;

#ifdef CONFIG_HISI_CCADA_HOST
	/* If pfn is not map memory, it is device */
	if (!pfn_is_map_memory(pfn))
		return realm_map_mmio_protected(realm, ipa, pfn, map_size,
						memcache);
#endif

	if (WARN_ON(!IS_ALIGNED(map_size, RMM_PAGE_SIZE)))
		return -EINVAL;

	if (WARN_ON(!IS_ALIGNED(ipa, map_size)))
		return -EINVAL;

	if (IS_ALIGNED(map_size, RMM_L1_BLOCK_SIZE))
		map_level = 1;
	else if (IS_ALIGNED(map_size, RMM_L2_BLOCK_SIZE))
		map_level = 2;
	else
		map_level = 3;

	if (map_level < RMM_RTT_MAX_LEVEL) {
		/*
		 * A temporary RTT is needed during the map, precreate it,
		 * however if there is an error (e.g. missing parent tables)
		 * this will be handled below.
		 */
		realm_create_rtt_levels(realm, ipa, map_level,
					RMM_RTT_MAX_LEVEL, memcache);
	}

	for (size = 0; size < map_size; size += RMM_PAGE_SIZE) {
		if (rmi_granule_delegate_get(phys, realm)) {
			/*
			 * It's likely we raced with another VCPU on the same
			 * fault. Assume the other VCPU has handled the fault
			 * and return to the guest.
			 */
			return 0;
		}

		ret = rmi_data_create_unknown(rd, phys, ipa);

		if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
			/* Create missing RTTs and retry */
			int level = RMI_RETURN_INDEX(ret);

			WARN_ON(level == RMM_RTT_MAX_LEVEL);

			ret = realm_create_rtt_levels(realm, ipa, level,
						      RMM_RTT_MAX_LEVEL,
						      memcache);
			if (ret)
				goto err_undelegate;

			ret = rmi_data_create_unknown(rd, phys, ipa);
		}

		if (WARN_ON(ret))
			goto err_undelegate;

		phys += RMM_PAGE_SIZE;
		ipa += RMM_PAGE_SIZE;
	}

	if (map_size == RMM_L2_BLOCK_SIZE) {
		ret = fold_rtt(realm, base_ipa, map_level + 1);
		if (WARN_ON(ret))
			goto err;
	}

	return 0;

err_undelegate:
	if (WARN_ON(rmi_granule_undelegate(phys))) {
		/* Page can't be returned to NS world so is lost */
		get_page(phys_to_page(phys));
	}
err:
	while (size > 0) {
		unsigned long data, top;

		phys -= RMM_PAGE_SIZE;
		size -= RMM_PAGE_SIZE;
		ipa -= RMM_PAGE_SIZE;

		WARN_ON(rmi_data_destroy(rd, ipa, &data, &top));

		if (WARN_ON(rmi_granule_undelegate(phys))) {
			/* Page can't be returned to NS world so is lost */
			get_page(phys_to_page(phys));
		}
	}
	return -ENXIO;
}

int realm_map_non_secure(struct realm *realm,
			 unsigned long ipa,
			 kvm_pfn_t pfn,
			 unsigned long size,
			 struct kvm_mmu_memory_cache *memcache)
{
	phys_addr_t rd = virt_to_phys(realm->rd);
	phys_addr_t phys = __pfn_to_phys(pfn);
	unsigned long offset;
	int map_size, map_level;
	int ret = 0;

	if (WARN_ON(!IS_ALIGNED(size, RMM_PAGE_SIZE)))
		return -EINVAL;

	if (WARN_ON(!IS_ALIGNED(ipa, size)))
		return -EINVAL;

	if (IS_ALIGNED(size, RMM_L1_BLOCK_SIZE)) {
		map_level = 1;
		map_size = RMM_L1_BLOCK_SIZE;
	} else if (IS_ALIGNED(size, RMM_L2_BLOCK_SIZE)) {
		map_level = 2;
		map_size = RMM_L2_BLOCK_SIZE;
	} else {
		map_level = 3;
		map_size = RMM_PAGE_SIZE;
	}

	for (offset = 0; offset < size; offset += map_size) {
		/*
		 * realm_map_ipa() enforces that the memory is writable,
		 * so for now we permit both read and write.
		 */
		unsigned long desc = phys |
				     PTE_S2_MEMATTR(MT_S2_FWB_NORMAL) |
				     (3 << 6);
		ret = rmi_rtt_map_unprotected(rd, ipa, map_level, desc);

		if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
			/* Create missing RTTs and retry */
			int level = RMI_RETURN_INDEX(ret);

			ret = realm_create_rtt_levels(realm, ipa, level,
						      map_level, memcache);
			if (ret)
				return -ENXIO;

			ret = rmi_rtt_map_unprotected(rd, ipa, map_level, desc);
		}
		/*
		 * RMI_ERROR_RTT can be reported for two reasons: either the
		 * RTT tables are not there, or there is an RTTE already
		 * present for the address.  The call to
		 * realm_create_rtt_levels() above handles the first case, and
		 * in the second case this indicates that another thread has
		 * already populated the RTTE for us, so we can ignore the
		 * error and continue.
		 */
		if (ret && RMI_RETURN_STATUS(ret) != RMI_ERROR_RTT)
			return -ENXIO;

		ipa += map_size;
		phys += map_size;
	}

	return 0;
}

static int populate_region(struct kvm *kvm,
			   phys_addr_t ipa_base,
			   phys_addr_t ipa_end,
			   unsigned long data_flags)
{
	struct realm *realm = &kvm->arch.realm;
	struct kvm_memory_slot *memslot;
	gfn_t base_gfn, end_gfn;
	int idx;
	phys_addr_t ipa = ipa_base;
	struct page *tmp_page;
	int ret = 0;

	base_gfn = gpa_to_gfn(ipa_base);
	end_gfn = gpa_to_gfn(ipa_end);

	idx = srcu_read_lock(&kvm->srcu);
	memslot = gfn_to_memslot(kvm, base_gfn);
	if (!memslot) {
		ret = -EFAULT;
		goto out;
	}

	/* We require the region to be contained within a single memslot */
	if (memslot->base_gfn + memslot->npages < end_gfn) {
		ret = -EINVAL;
		goto out;
	}

	tmp_page = alloc_page(GFP_KERNEL);
	if (!tmp_page) {
		ret = -ENOMEM;
		goto out;
	}

	mmap_read_lock(current->mm);

	while (ipa < ipa_end) {
		struct vm_area_struct *vma;
		unsigned long hva;
		struct page *page;
		kvm_pfn_t pfn;

		hva = gfn_to_hva_memslot(memslot, gpa_to_gfn(ipa));
		vma = vma_lookup(current->mm, hva);
		if (!vma) {
			ret = -EFAULT;
			break;
		}

		pfn = gfn_to_pfn_memslot(memslot, gpa_to_gfn(ipa));

		if (is_error_pfn(pfn)) {
			ret = -EFAULT;
			break;
		}

		page = pfn_to_page(pfn);

		ret = realm_create_protected_data_page(realm, ipa,
						       page,
						       tmp_page,
						       data_flags);
		if (ret) {
			kvm_release_page_clean(page);
			break;
		}

		ipa += PAGE_SIZE;
		kvm_release_pfn_dirty(pfn);
	}
out:
	mmap_read_unlock(current->mm);
	__free_page(tmp_page);
	srcu_read_unlock(&kvm->srcu, idx);
	return ret;
}

static int kvm_populate_realm(struct kvm *kvm,
			      struct arm_rme_populate_realm *args)
{
	phys_addr_t ipa_base, ipa_end;
	unsigned long data_flags = 0;

	if (kvm_realm_state(kvm) != REALM_STATE_NEW)
		return -EPERM;

	if (!IS_ALIGNED(args->base, PAGE_SIZE) ||
	    !IS_ALIGNED(args->size, PAGE_SIZE) ||
	    (args->flags & ~RMI_MEASURE_CONTENT))
		return -EINVAL;

	ipa_base = args->base;
	ipa_end = ipa_base + args->size;

	if (ipa_end < ipa_base)
		return -EINVAL;

	if (args->flags & RMI_MEASURE_CONTENT)
		data_flags |= RMI_MEASURE_CONTENT;

	/*
	 * Perform the population in parts to ensure locks are not held for too
	 * long
	 */
	while (ipa_base < ipa_end) {
		phys_addr_t end = min(ipa_end, ipa_base + SZ_2M);
		int ret;

#ifdef CONFIG_HISI_CCA
		if (kvm_realm_supports_hisi_cca(&kvm->arch.realm) &&
			ipa_base >= RMM_L1_BLOCK_SIZE)
			ret = realm_hisi_cca_populate_region(kvm, ipa_base,
							     ipa_end, &end,
							     args->flags);
		else
#endif
			ret = populate_region(kvm, ipa_base, end, args->flags);

		if (ret)
			return ret;

		ipa_base = end;

		cond_resched();
	}

	return 0;
}

static int realm_set_ipa_state(struct kvm_vcpu *vcpu,
			       unsigned long start,
			       unsigned long end,
			       unsigned long ripas,
			       unsigned long *top_ipa)
{
	struct kvm *kvm = vcpu->kvm;
	struct realm *realm = &kvm->arch.realm;
	struct realm_rec *rec = vcpu->arch.rec;
	phys_addr_t rd_phys = virt_to_phys(realm->rd);
	phys_addr_t rec_phys = virt_to_phys(rec->rec_page);
	struct kvm_mmu_memory_cache *memcache = &vcpu->arch.mmu_page_cache;
	unsigned long ipa = start;
	int ret = 0;

	while (ipa < end) {
		unsigned long next;

		ret = rmi_rtt_set_ripas(rd_phys, rec_phys, ipa, end, &next);

		if (RMI_RETURN_STATUS(ret) == RMI_SUCCESS) {
			ipa = next;
		} else if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
			int walk_level = RMI_RETURN_INDEX(ret);
			int level = find_map_level(realm, ipa, end);

			/*
			 * If the RMM walk ended early then more tables are
			 * needed to reach the required depth to set the RIPAS.
			 */
			if (walk_level >= level)
				return -EINVAL;

			ret = realm_create_rtt_levels(realm, ipa,
							      walk_level,
							      level,
							      memcache);
			if (ret)
				return ret;
			/* Retry with the RTT levels in place */
			break;
		} else {
			WARN(1, "Unexpected error in %s: %#x\n", __func__,
			     ret);
			ret = -ENXIO;
			break;
		}
	}

	*top_ipa = ipa;

	if (ripas == RMI_EMPTY && ipa != start)
		realm_unmap_private_range(kvm, start, ipa, false);

	return ret;
}

static int realm_init_ipa_state(struct realm *realm,
				unsigned long ipa,
				unsigned long end)
{
	phys_addr_t rd_phys = virt_to_phys(realm->rd);
	int ret;

	while (ipa < end) {
		unsigned long next;

		ret = rmi_rtt_init_ripas(rd_phys, ipa, end, &next);

		if (RMI_RETURN_STATUS(ret) == RMI_ERROR_RTT) {
			int err_level = RMI_RETURN_INDEX(ret);
			int level = find_map_level(realm, ipa, end);

			if (WARN_ON(err_level >= level))
				return -ENXIO;

			ret = realm_create_rtt_levels(realm, ipa,
						      err_level,
						      level, NULL);
			if (ret)
				return ret;
			/* Retry with the RTT levels in place */
			continue;
		} else if (WARN_ON(ret)) {
			return -ENXIO;
		}

		ipa = next;
	}

	return 0;
}

static int kvm_init_ipa_range_realm(struct kvm *kvm,
				    struct arm_rme_init_ripas *args)
{
	gpa_t addr, end;
	struct realm *realm = &kvm->arch.realm;

	addr = args->base;
	end = addr + args->size;

	if (end < addr)
		return -EINVAL;

	if (kvm_realm_state(kvm) != REALM_STATE_NEW)
		return -EPERM;

	return realm_init_ipa_state(realm, addr, end);
}

static int kvm_activate_realm(struct kvm *kvm)
{
	struct realm *realm = &kvm->arch.realm;

	if (kvm_realm_state(kvm) != REALM_STATE_NEW)
		return -EINVAL;

	if (rmi_realm_activate(virt_to_phys(realm->rd)))
		return -ENXIO;

	WRITE_ONCE(realm->state, REALM_STATE_ACTIVE);
	return 0;
}

/* Protects access to rme_vmid_bitmap */
static DEFINE_SPINLOCK(rme_vmid_lock);
static unsigned long *rme_vmid_bitmap;

static int rme_vmid_init(void)
{
	unsigned int vmid_count = 1 << kvm_get_vmid_bits();

	rme_vmid_bitmap = bitmap_zalloc(vmid_count, GFP_KERNEL);
	if (!rme_vmid_bitmap) {
		kvm_err("%s: Couldn't allocate rme vmid bitmap\n", __func__);
		return -ENOMEM;
	}

	return 0;
}

static int rme_vmid_reserve(void)
{
	int ret;
	unsigned int vmid_count = 1 << kvm_get_vmid_bits();

	spin_lock(&rme_vmid_lock);
	ret = bitmap_find_free_region(rme_vmid_bitmap, vmid_count, 0);
	spin_unlock(&rme_vmid_lock);

	return ret;
}

static void rme_vmid_release(unsigned int vmid)
{
	spin_lock(&rme_vmid_lock);
	bitmap_release_region(rme_vmid_bitmap, vmid, 0);
	spin_unlock(&rme_vmid_lock);
}

static int kvm_create_realm(struct kvm *kvm)
{
	struct realm *realm = &kvm->arch.realm;
	int ret;

	if (!kvm_is_realm(kvm))
		return -EINVAL;
	if (kvm_realm_is_created(kvm))
		return -EEXIST;

	ret = rme_vmid_reserve();
	if (ret < 0)
		return ret;
	realm->vmid = ret;

	ret = realm_create_rd(kvm);
	if (ret) {
		rme_vmid_release(realm->vmid);
		return ret;
	}

	WRITE_ONCE(realm->state, REALM_STATE_NEW);
	INIT_LIST_HEAD(&realm->page_list);
	INIT_LIST_HEAD(&realm->hugetlb_page_list);
	realm->cur_rhf = NULL;
	/* The realm is up, free the parameters.  */
	free_page((unsigned long)realm->params);
	realm->params = NULL;

#ifdef CONFIG_HISI_CCADA_HOST
	ret = realm_attach_devs(realm);
	if (ret) {
		kvm_err("Fail to attach devs\n");
		kvm_destroy_realm(kvm);
		return ret;
	}
#endif

	return 0;
}

static int config_realm_hash_algo(struct realm *realm,
				  struct arm_rme_config *cfg)
{
	switch (cfg->hash_algo) {
	case ARM_RME_CONFIG_MEASUREMENT_ALGO_SHA256:
		if (!rme_has_feature(RMI_FEATURE_REGISTER_0_HASH_SHA_256))
			return -EINVAL;
		break;
	case ARM_RME_CONFIG_MEASUREMENT_ALGO_SHA512:
		if (!rme_has_feature(RMI_FEATURE_REGISTER_0_HASH_SHA_512))
			return -EINVAL;
		break;
	default:
		return -EINVAL;
	}
	realm->params->hash_algo = cfg->hash_algo;
	return 0;
}

static int kvm_rme_config_realm(struct kvm *kvm, struct kvm_enable_cap *cap)
{
	struct arm_rme_config cfg;
	struct realm *realm = &kvm->arch.realm;
	int r = 0;

	if (kvm_realm_is_created(kvm))
		return -EBUSY;

	if (copy_from_user(&cfg, (void __user *)cap->args[1], sizeof(cfg)))
		return -EFAULT;

	switch (cfg.cfg) {
	case ARM_RME_CONFIG_RPV:
		memcpy(&realm->params->rpv, &cfg.rpv, sizeof(cfg.rpv));
		break;
	case ARM_RME_CONFIG_HASH_ALGO:
		r = config_realm_hash_algo(realm, &cfg);
		break;
#ifdef CONFIG_HISI_CCA
	case ARM_RME_CONFIG_HISI_CCA:
		realm->hisi_cca_enable = !!cfg.hisi_cca_enable;
		realm->params->flags |= RMI_REALM_PARAM_FLAG_CCAL;
		break;
#endif
	default:
		r = -EINVAL;
	}

	return r;
}

int _kvm_realm_enable_cap(struct kvm *kvm, struct kvm_enable_cap *cap)
{
	int r = 0;

	if (!kvm_is_realm(kvm))
		return -EINVAL;

	switch (cap->args[0]) {
	case KVM_CAP_ARM_RME_CONFIG_REALM:
		r = kvm_rme_config_realm(kvm, cap);
		break;
	case KVM_CAP_ARM_RME_CREATE_REALM:
		r = kvm_create_realm(kvm);
		break;
	case KVM_CAP_ARM_RME_INIT_RIPAS_REALM: {
		struct arm_rme_init_ripas args;
		void __user *argp = u64_to_user_ptr(cap->args[1]);

		if (copy_from_user(&args, argp, sizeof(args))) {
			r = -EFAULT;
			break;
		}

		r = kvm_init_ipa_range_realm(kvm, &args);
		break;
	}
	case KVM_CAP_ARM_RME_POPULATE_REALM: {
		struct arm_rme_populate_realm args;
		void __user *argp = u64_to_user_ptr(cap->args[1]);

		if (copy_from_user(&args, argp, sizeof(args))) {
			r = -EFAULT;
			break;
		}

		r = kvm_populate_realm(kvm, &args);
		break;
	}
	case KVM_CAP_ARM_RME_ACTIVATE_REALM:
		r = kvm_activate_realm(kvm);
		break;
#ifdef CONFIG_HISI_CCA
	case KVM_CAP_ARM_RME_MAP_RAM_REALM: {
		struct arm_rme_map_ram_args args;
		void __user *argp = u64_to_user_ptr(cap->args[1]);

		if (copy_from_user(&args, argp, sizeof(args))) {
			r = -EFAULT;
			break;
		}
		if (kvm_realm_supports_hisi_cca(&kvm->arch.realm))
			r = realm_hisi_cca_map_ram(kvm, &args);
		break;
	}
#endif
	default:
		r = -EINVAL;
		break;
	}

	return r;
}

int realm_add_hugetlb_folios(struct realm *realm, struct folio *folio)
{
	int ret = 0;
	unsigned long flags;
	struct realm_hugetlb_folios *rhf;
	struct realm_hugetlb_folios *free_rhf = NULL;

	spin_lock_irqsave(&realm->realm_lock, flags);
	rhf = realm->cur_rhf;
	if (!rhf || rhf->folio_num >= REALM_HUGETLB_FOLIO_NUM) {
		realm->cur_rhf = NULL;
		spin_unlock_irqrestore(&realm->realm_lock, flags);
		free_rhf = (struct realm_hugetlb_folios *)get_zeroed_page(GFP_KERNEL);
		if (!free_rhf)
			return -ENOMEM;
		pr_info("Alloc new hugetlb_folio page.\n");
		INIT_LIST_HEAD(&free_rhf->page_node);

		spin_lock_irqsave(&realm->realm_lock, flags);
		if (!realm->cur_rhf) {
			realm->cur_rhf = free_rhf;
			list_add(&free_rhf->page_node, &realm->hugetlb_page_list);
			free_rhf = NULL;
		}
		rhf = realm->cur_rhf;
		if (rhf->folio_num >= REALM_HUGETLB_FOLIO_NUM) {
			ret = -ENOMEM;
			goto out;
		}
	}
	rhf->folio_addr[rhf->folio_num] = (unsigned long)folio;
	rhf->folio_num++;

out:
	spin_unlock_irqrestore(&realm->realm_lock, flags);
	if (free_rhf)
		free_page((unsigned long)free_rhf);
	return ret;
}

int rmi_granule_delegate_get(unsigned long phys, void *realm_p)
{
#ifdef CONFIG_HISI_CCA
	int ret;
	struct realm *realm = (struct realm *)realm_p;
	struct folio *folio = page_folio(phys_to_page(phys));

	if (folio_test_hugetlb(folio)) {
		if (rme_isolate_hugetlb(folio)) {
			folio_put(folio);
			if (realm) {
				ret = realm_add_hugetlb_folios(realm, folio);
				if (ret)
					return ret;
			}
		}
	} else if (folio_test_lru(folio)) {
		if (folio_isolate_lru(folio)) {
			folio_put(folio);
			if (realm) {
				unsigned long flags;

				spin_lock_irqsave(&realm->realm_lock, flags);
				folio_get(folio);
				list_add(&folio->lru, &realm->page_list);
				spin_unlock_irqrestore(&realm->realm_lock, flags);
			}
		}
	}
#endif
	return _rmi_granule_delegate(phys);
}

static void realm_put_folios(struct realm *realm)
{
	unsigned long flags;
	struct folio *folio, *next;
	struct realm_hugetlb_folios *rhf, *node;
	unsigned long i;
	LIST_HEAD(free_list);

	spin_lock_irqsave(&realm->realm_lock, flags);
	list_for_each_entry_safe(folio, next, &realm->page_list, lru) {
		list_del(&folio->lru);
		folio_put(folio);
	}

	list_for_each_entry_safe(rhf, node, &realm->hugetlb_page_list, page_node) {
		for (i = 0; i < rhf->folio_num; i++)
			folio_put((struct folio *)rhf->folio_addr[i]);
		list_move(&rhf->page_node, &free_list);
	}
	realm->cur_rhf = NULL;
	spin_unlock_irqrestore(&realm->realm_lock, flags);

	list_for_each_entry_safe(rhf, node, &free_list, page_node) {
		list_del(&rhf->page_node);
		free_page((unsigned long)rhf);
	}
}

void _kvm_destroy_realm(struct kvm *kvm)
{
	struct realm *realm = &kvm->arch.realm;
	size_t pgd_size = kvm_pgtable_stage2_pgd_size(kvm->arch.vtcr);
	int i;

	if (realm->params) {
		free_page((unsigned long)realm->params);
		realm->params = NULL;
	}

	if (!kvm_realm_is_created(kvm))
		return;

#ifdef CONFIG_HISI_CCADA_HOST
	write_lock(&kvm->mmu_lock);
	unmap_stage2_range(&kvm->arch.mmu, 0, BIT(realm->ia_bits - 1), true);
	write_unlock(&kvm->mmu_lock);
	kvm_realm_destroy_rtts(kvm, kvm->arch.mmu.pgt->ia_bits);
	/* undelegate and detach dev from realm */
	realm_destroy_dev_list(realm);
#endif
	realm_put_folios(realm);

	WRITE_ONCE(realm->state, REALM_STATE_DYING);

	if (realm->rd) {
		phys_addr_t rd_phys = virt_to_phys(realm->rd);

		if (WARN_ON(rmi_realm_destroy(rd_phys)))
			return;
		free_delegated_granule(rd_phys);
		realm->rd = NULL;
	}

	rme_vmid_release(realm->vmid);

	for (i = 0; i < pgd_size; i += RMM_PAGE_SIZE) {
		phys_addr_t pgd_phys = kvm->arch.mmu.pgd_phys + i;

		if (WARN_ON(rmi_granule_undelegate(pgd_phys)))
			return;
	}

	WRITE_ONCE(realm->state, REALM_STATE_DEAD);

	/* Now that the Realm is destroyed, free the entry level RTTs */
	kvm_free_stage2_pgd(&kvm->arch.mmu);
}

static void kvm_complete_ripas_change(struct kvm_vcpu *vcpu)
{
	struct kvm *kvm = vcpu->kvm;
	struct realm_rec *rec = vcpu->arch.rec;
	unsigned long base = rec->run->exit.ripas_base;
	unsigned long top = rec->run->exit.ripas_top;
	unsigned long ripas = rec->run->exit.ripas_value;
	unsigned long top_ipa;
	int ret;

	do {
		kvm_mmu_topup_memory_cache(&vcpu->arch.mmu_page_cache,
					   kvm_mmu_cache_min_pages(kvm));
		write_lock(&kvm->mmu_lock);
		ret = realm_set_ipa_state(vcpu, base, top, ripas, &top_ipa);
		write_unlock(&kvm->mmu_lock);

		if (WARN_RATELIMIT(ret && ret != -ENOMEM,
				   "Unable to satisfy RIPAS_CHANGE for %#lx - %#lx, ripas: %#lx\n",
				   base, top, ripas))
			break;

		base = top_ipa;
	} while (base < top);
	rec->run->exit.ripas_base = base;
}
/*
 * _kvm_rec_pre_enter - Complete operations before entering a REC
 *
 * Some operations require work to be completed before entering a realm. That
 * work may require memory allocation so cannot be done in the kvm_rec_enter()
 * call.
 *
 * Return: 1 if we should enter the guest
 *	   0 if we should exit to userspace
 *	   < 0 if we should exit to userspace, where the return value indicates
 *	   an error
 */
int _kvm_rec_pre_enter(struct kvm_vcpu *vcpu)
{
	struct realm_rec *rec = vcpu->arch.rec;
	if (kvm_realm_state(vcpu->kvm) != REALM_STATE_ACTIVE)
		return -EINVAL;
	switch (rec->run->exit.exit_reason) {
	case RMI_EXIT_HOST_CALL:
	case RMI_EXIT_PSCI:
		for (int i = 0; i < REC_RUN_GPRS; i++)
			rec->run->enter.gprs[i] = vcpu_get_reg(vcpu, i);
		break;
	case RMI_EXIT_RIPAS_CHANGE:
		kvm_complete_ripas_change(vcpu);
		break;
#ifdef CONFIG_HISI_CCADA_HOST
	case RMI_EXIT_DEV_VALIDATE:
	case RMI_EXIT_DEV_START:
		kvm_complete_dev_op(vcpu);
#endif
	}

	return 1;
}

int _kvm_rec_enter(struct kvm_vcpu *vcpu)
{
	struct realm_rec *rec = vcpu->arch.rec;

#ifdef CONFIG_HISI_CCA
	if (vcpu->arch.hcr_el2 & HCR_TWI)
		rec->run->enter.flags |= REC_ENTER_FLAG_TRAP_WFI;
	else
		rec->run->enter.flags &= ~REC_ENTER_FLAG_TRAP_WFI;

	if (vcpu->arch.hcr_el2 & HCR_TWE)
		rec->run->enter.flags |= REC_ENTER_FLAG_TRAP_WFE;
	else
		rec->run->enter.flags &= ~REC_ENTER_FLAG_TRAP_WFE;
#endif

	return rmi_rec_enter(virt_to_phys(rec->rec_page),
			     virt_to_phys(rec->run));
}

static void free_rec_aux(struct page **aux_pages,
			 unsigned int num_aux)
{
	unsigned int i, j;
	unsigned int page_count = 0;

	for (i = 0; i < num_aux;) {
		struct page *aux_page = aux_pages[page_count++];
		phys_addr_t aux_page_phys = page_to_phys(aux_page);
		bool should_free = true;

		for (j = 0; j < PAGE_SIZE && i < num_aux; j += RMM_PAGE_SIZE) {
			if (WARN_ON(rmi_granule_undelegate(aux_page_phys)))
				should_free = false;
			aux_page_phys += RMM_PAGE_SIZE;
			i++;
		}
		/* Only free if all the undelegate calls were successful */
		if (should_free)
			__free_page(aux_page);
	}
}

static int alloc_rec_aux(struct page **aux_pages,
			 u64 *aux_phys_pages,
			 unsigned int num_aux)
{
	struct page *aux_page;
	int page_count = 0;
	unsigned int i, j;
	int ret;

	for (i = 0; i < num_aux;) {
		phys_addr_t aux_page_phys;

		aux_page = alloc_page(GFP_KERNEL);
		if (!aux_page) {
			ret = -ENOMEM;
			goto out_err;
		}

		aux_page_phys = page_to_phys(aux_page);
		for (j = 0; j < PAGE_SIZE && i < num_aux; j += RMM_PAGE_SIZE) {
			if (rmi_granule_delegate(aux_page_phys)) {
				ret = -ENXIO;
				goto err_undelegate;
			}
			aux_phys_pages[i++] = aux_page_phys;
			aux_page_phys += RMM_PAGE_SIZE;
		}
		aux_pages[page_count++] = aux_page;
	}

	return 0;
err_undelegate:
	while (j > 0) {
		j -= RMM_PAGE_SIZE;
		i--;
		if (WARN_ON(rmi_granule_undelegate(aux_phys_pages[i]))) {
			/* Leak the page if the undelegate fails */
			goto out_err;
		}
	}
	__free_page(aux_page);
out_err:
	free_rec_aux(aux_pages, i);
	return ret;
}

int _kvm_create_rec(struct kvm_vcpu *vcpu)
{
	struct user_pt_regs *vcpu_regs = vcpu_gp_regs(vcpu);
	unsigned long mpidr = kvm_vcpu_get_mpidr_aff(vcpu);
	struct realm *realm = &vcpu->kvm->arch.realm;
	struct realm_rec *rec = vcpu->arch.rec;
	unsigned long rec_page_phys;
	struct rec_params *params;
	int r, i;

	if (kvm_realm_state(vcpu->kvm) != REALM_STATE_NEW)
		return -ENOENT;

	if (rec->run)
		return -EBUSY;

	/*
	 * The RMM will report PSCI v1.0 to Realms and the KVM_ARM_VCPU_PSCI_0_2
	 * flag covers v0.2 and onwards.
	 */
	if (!vcpu_has_feature(vcpu, KVM_ARM_VCPU_PSCI_0_2))
		return -EINVAL;

	if (vcpu->kvm->arch.arm_pmu && !kvm_vcpu_has_pmu(vcpu))
		return -EINVAL;

	BUILD_BUG_ON(sizeof(*params) > PAGE_SIZE);
	BUILD_BUG_ON(sizeof(*rec->run) > PAGE_SIZE);

	params = (struct rec_params *)get_zeroed_page(GFP_KERNEL);
	rec->rec_page = (void *)__get_free_page(GFP_KERNEL);
	rec->run = (void *)get_zeroed_page(GFP_KERNEL);
	if (!params || !rec->rec_page || !rec->run) {
		r = -ENOMEM;
		goto out_free_pages;
	}

	for (i = 0; i < ARRAY_SIZE(params->gprs); i++)
		params->gprs[i] = vcpu_regs->regs[i];

	params->pc = vcpu_regs->pc;

	if (vcpu->vcpu_id == 0)
		params->flags |= REC_PARAMS_FLAG_RUNNABLE;

	rec_page_phys = virt_to_phys(rec->rec_page);

	if (rmi_granule_delegate(rec_page_phys)) {
		r = -ENXIO;
		goto out_free_pages;
	}

	r = alloc_rec_aux(rec->aux_pages, params->aux, realm->num_aux);
	if (r)
		goto out_undelegate_rmm_rec;

	params->num_rec_aux = realm->num_aux;
	params->mpidr = mpidr;

	if (rmi_rec_create(virt_to_phys(realm->rd),
			   rec_page_phys,
			   virt_to_phys(params))) {
		r = -ENXIO;
		goto out_free_rec_aux;
	}

	rec->mpidr = mpidr;

	free_page((unsigned long)params);
	return 0;

out_free_rec_aux:
	free_rec_aux(rec->aux_pages, realm->num_aux);
out_undelegate_rmm_rec:
	if (WARN_ON(rmi_granule_undelegate(rec_page_phys)))
		rec->rec_page = NULL;
out_free_pages:
	free_page((unsigned long)rec->run);
	free_page((unsigned long)rec->rec_page);
	free_page((unsigned long)params);
	return r;
}

void _kvm_destroy_rec(struct kvm_vcpu *vcpu)
{
	struct realm *realm = &vcpu->kvm->arch.realm;
	struct realm_rec *rec = vcpu->arch.rec;
	unsigned long rec_page_phys;

	if (!vcpu_is_rec(vcpu))
		return;

	if (!rec->run) {
		/* Nothing to do if the VCPU hasn't been finalized */
		return;
	}

	free_page((unsigned long)rec->run);

	rec_page_phys = virt_to_phys(rec->rec_page);

	/*
	 * The REC and any AUX pages cannot be reclaimed until the REC is
	 * destroyed. So if the REC destroy fails then the REC page and any AUX
	 * pages will be leaked.
	 */
	if (WARN_ON(rmi_rec_destroy(rec_page_phys)))
		return;

	free_rec_aux(rec->aux_pages, realm->num_aux);

	free_delegated_granule(rec_page_phys);
}

int _kvm_init_realm_vm(struct kvm *kvm)
{
	kvm->arch.realm.params = (void *)get_zeroed_page(GFP_KERNEL);

	if (!kvm->arch.realm.params)
		return -ENOMEM;

#ifdef CONFIG_HISI_CCADA_HOST
	INIT_LIST_HEAD(&kvm->arch.realm.rdev_list);
#endif
	return 0;
}

void _kvm_init_rme(void)
{
	if (PAGE_SIZE != SZ_4K)
		/* Only 4k page size on the host is supported */
		return;

	if (rmi_check_version())
		/* Continue without realm support */
		return;

	if (WARN_ON(rmi_features(0, &rmm_feat_reg0)))
		return;

	if (rme_vmid_init())
		return;

	static_branch_enable(&kvm_rme_is_available);
}

static struct cca_operations armcca_operations = {
	.enable_cap = _kvm_realm_enable_cap,
	.init_realm_vm = _kvm_init_realm_vm,
	.realm_vm_enter = _kvm_rec_enter,
	.realm_vm_pre_enter = _kvm_rec_pre_enter,
	.realm_vm_exit = _handle_rec_exit,
	.init_sel2_hypervisor = _kvm_init_rme,
	.psci_complete = _realm_psci_complete,
	.destroy_vm = _kvm_destroy_realm,
	.create_vcpu = _kvm_create_rec,
	.destroy_vcpu = _kvm_destroy_rec,
	.vgic_nr_lr = _kvm_realm_vgic_nr_lr,
};

static int __init armcca_register(void)
{
	return cca_operations_register(ARMCCA_CVM, &armcca_operations);
}
core_initcall(armcca_register);
