########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := spec_top
PWD := $(shell pwd)
PROJECT := rv_core_test
PROJECT_FILE := $(PROJECT).xise
TOOL_PATH := /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64
TCL_INTERPRETER := xtclsh
ifneq ($(strip $(TOOL_PATH)),)
TCL_INTERPRETER := $(TOOL_PATH)/$(TCL_INTERPRETER)
endif

SYN_FAMILY := Spartan6
SYN_DEVICE := xc6slx45t
SYN_PACKAGE := fgg484
SYN_GRADE := -3

TCL_CREATE := project new $(PROJECT_FILE)
TCL_OPEN := project open $(PROJECT_FILE)
TCL_SAVE := project save
TCL_CLOSE := project close
ifneq ($(wildcard $(PROJECT_FILE)),)
TCL_CREATE := $(TCL_OPEN)
endif

#target for performing local synthesis
all: bitstream

SOURCES_VerilogFile := \
../ip_cores/urv/urv_fetch.v \
../ip_cores/urv/urv_csr.v \
../ip_cores/urv/urv_exec.v \
../ip_cores/urv/urv_writeback.v \
../ip_cores/urv/urv_multiply.v \
../ip_cores/urv/urv_shifter.v \
../ip_cores/urv/urv_regfile.v \
../ip_cores/urv/urv_iram.v \
../ip_cores/urv/urv_defs.v \
../ip_cores/urv/urv_cpu.v \
../ip_cores/urv/urv_exceptions.v \
../ip_cores/urv/urv_timer.v \
../ip_cores/urv/urv_decode.v \
../ip_cores/urv/urv_config.v

SOURCES_VHDLFile := \
../ip_cores/general-cores/xwb_simple_uart.vhd \
../ip_cores/general-cores/wb_gpio_port.vhd \
../ip_cores/general-cores/wb_simple_uart.vhd \
../ip_cores/general-cores/wishbone_pkg.vhd \
../top/reset_gen.vhd \
../ip_cores/general-cores/uart_baud_gen.vhd \
../top/spec_top.vhd \
../ip_cores/general-cores/gencores_pkg.vhd \
../ip_cores/general-cores/simple_uart_pkg.vhd \
../ip_cores/general-cores/genram_pkg.vhd \
../ip_cores/general-cores/generic_dpram_sameclock.vhd \
../ip_cores/general-cores/generic_sync_fifo.vhd \
../ip_cores/general-cores/xwb_crossbar.vhd \
../ip_cores/general-cores/inferred_sync_fifo.vhd \
../ip_cores/general-cores/generic_dpram.vhd \
../ip_cores/general-cores/simple_uart_wb.vhd \
../ip_cores/general-cores/uart_async_tx.vhd \
../ip_cores/general-cores/memory_loader_pkg.vhd \
../ip_cores/urv/xurv_core.vhd \
../ip_cores/general-cores/gc_sync_ffs.vhd \
../ip_cores/general-cores/xwb_gpio_port.vhd \
../ip_cores/general-cores/generic_dpram_dualclock.vhd \
../ip_cores/general-cores/uart_async_rx.vhd \
../ip_cores/general-cores/wb_slave_adapter.vhd

SOURCES_UCFFile := \
../top/spec_top.ucf

files.tcl:
		@$(foreach sourcefile, $(SOURCES_VerilogFile), echo "xfile add $(sourcefile)" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_VHDLFile), echo "xfile add $(sourcefile)" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_UCFFile), echo "xfile add $(sourcefile)" >> $@ &)

SYN_PRE_PROJECT_CMD := 
SYN_POST_PROJECT_CMD := 

SYN_PRE_SYNTHESIZE_CMD := 
SYN_POST_SYNTHESIZE_CMD := 

SYN_PRE_TRANSLATE_CMD := 
SYN_POST_TRANSLATE_CMD := 

SYN_PRE_MAP_CMD := 
SYN_POST_MAP_CMD := 

SYN_PRE_PAR_CMD := 
SYN_POST_PAR_CMD := 

SYN_PRE_BITSTREAM_CMD := 
SYN_POST_BITSTREAM_CMD := 

project.tcl:
		echo $(TCL_CREATE) >> $@
		echo source files.tcl >> $@
		echo project set \"family\" \"$(SYN_FAMILY)\" >> $@
		echo project set \"device\" \"$(SYN_DEVICE)\" >> $@
		echo project set \"package\" \"$(SYN_PACKAGE)\" >> $@
		echo project set \"speed\" \"$(SYN_GRADE)\" >> $@
		echo project set \"Manual Implementation Compile Order\" \"false\" >> $@
		echo project set \"Auto Implementation Top\" \"false\" >> $@
		echo project set \"Create Binary Configuration File\" \"true\" >> $@
		echo project set \"Other Ngdbuild Command Line Options\" \"-bm spec_top.bmm\" >> $@
		echo set compile_directory . >> $@
		echo project set top $(TOP_MODULE) >> $@
		echo $(TCL_SAVE) >> $@
		echo $(TCL_CLOSE) >> $@

project: files.tcl project.tcl
		$(SYN_PRE_PROJECT_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PROJECT_CMD)
		touch $@

synthesize.tcl:
		echo $(TCL_OPEN) >> $@
		echo set process {Synthesize - XST} >> $@
		echo process run '$$'process >> $@
		echo set result [process get '$$'process status] >> $@
		echo if { '$$'result == \"errors\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_SAVE) >> $@
		echo $(TCL_CLOSE) >> $@

synthesize: project synthesize.tcl
		$(SYN_PRE_SYNTHESIZE_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_SYNTHESIZE_CMD)
		touch $@

translate.tcl:
		echo $(TCL_OPEN) >> $@
		echo set process {Translate} >> $@
		echo process run '$$'process >> $@
		echo set result [process get '$$'process status] >> $@
		echo if { '$$'result == \"errors\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_SAVE) >> $@
		echo $(TCL_CLOSE) >> $@

translate: synthesize translate.tcl
		$(SYN_PRE_TRANSLATE_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_TRANSLATE_CMD)
		touch $@

map.tcl:
		echo $(TCL_OPEN) >> $@
		echo set process {Map} >> $@
		echo process run '$$'process >> $@
		echo set result [process get '$$'process status] >> $@
		echo if { '$$'result == \"errors\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_SAVE) >> $@
		echo $(TCL_CLOSE) >> $@

map: translate map.tcl
		$(SYN_PRE_MAP_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_MAP_CMD)
		touch $@

par.tcl:
		echo $(TCL_OPEN) >> $@
		echo set process {Place '&' Route} >> $@
		echo process run '$$'process >> $@
		echo set result [process get '$$'process status] >> $@
		echo if { '$$'result == \"errors\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_SAVE) >> $@
		echo $(TCL_CLOSE) >> $@

par: map par.tcl
		$(SYN_PRE_PAR_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PAR_CMD)
		touch $@

bitstream.tcl:
		echo $(TCL_OPEN) >> $@
		echo set process {Generate Programming File} >> $@
		echo process run '$$'process >> $@
		echo set result [process get '$$'process status] >> $@
		echo if { '$$'result == \"errors\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_SAVE) >> $@
		echo $(TCL_CLOSE) >> $@

bitstream: par bitstream.tcl
		$(SYN_PRE_BITSTREAM_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_BITSTREAM_CMD)
		touch $@

CLEAN_TARGETS := $(LIBS) xst xlnx_auto_0_xdb iseconfig _xmsgs _ngo *.b *_summary.html *.bld *.cmd_log *.drc *.lso *.ncd *.ngc *.ngd *.ngr *.pad *.par *.pcf *.prj *.ptwx *.stx *.syr *.twr *.twx *.gise *.gise *.bgn *.unroutes *.ut *.xpi *.xst *.xise *.xwbt *_envsettings.html *_guide.ncd *_map.map *_map.mrp *_map.ncd *_map.ngm *_map.xrpt *_ngdbuild.xrpt *_pad.csv *_pad.txt *_par.xrpt *_summary.xml *_usage.xml *_xst.xrpt usage_statistics_webtalk.html webtalk.log par_usage_statistics.html webtalk_pn.xml

clean:
		rm -rf $(CLEAN_TARGETS)
		rm -rf project synthesize translate map par bitstream
		rm -rf project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl

mrproper: clean
		rm -rf *.bit *.bin *.mcs

.PHONY: mrproper clean all
