{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575918454624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575918454638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 12:07:34 2019 " "Processing started: Mon Dec 09 12:07:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575918454638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918454638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplab3 -c toplab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplab3 -c toplab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918454638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575918456335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575918456335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/toplab3_man.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/toplab3_man.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplab3_man " "Found entity 1: toplab3_man" {  } { { "../Verilog/toplab3_man.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3_man.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481868 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "toplab3.v(16) " "Verilog HDL information at toplab3.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575918481882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/toplab3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/toplab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplab3 " "Found entity 1: toplab3" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/print7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/print7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 print7seg " "Found entity 1: print7seg" {  } { { "../Verilog/print7seg.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/print7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/csl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/csl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSL " "Found entity 1: CSL" {  } { { "../Verilog/CSL.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/CSL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/mode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode " "Found entity 1: Mode" {  } { { "../Verilog/Mode.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/Mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/trey/documents/digital logic/lab 3/verilog/create_clock2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/trey/documents/digital logic/lab 3/verilog/create_clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 create_clock2 " "Found entity 1: create_clock2" {  } { { "../Verilog/create_clock2.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/create_clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918481974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918481974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplab3 " "Elaborating entity \"toplab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575918482143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 toplab3.v(23) " "Verilog HDL assignment warning at toplab3.v(23): truncated value with size 32 to match size of target (2)" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575918482157 "|toplab3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY toplab3.v(32) " "Verilog HDL Always Construct warning at toplab3.v(32): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575918482157 "|toplab3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_inputs toplab3.v(35) " "Verilog HDL Always Construct warning at toplab3.v(35): variable \"mem_inputs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575918482157 "|toplab3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_inputs toplab3.v(36) " "Verilog HDL Always Construct warning at toplab3.v(36): variable \"mem_inputs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575918482157 "|toplab3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY toplab3.v(37) " "Verilog HDL Always Construct warning at toplab3.v(37): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575918482157 "|toplab3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalSW toplab3.v(28) " "Verilog HDL Always Construct warning at toplab3.v(28): inferring latch(es) for variable \"finalSW\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575918482158 "|toplab3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalKEY toplab3.v(28) " "Verilog HDL Always Construct warning at toplab3.v(28): inferring latch(es) for variable \"finalKEY\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575918482158 "|toplab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalKEY\[0\] toplab3.v(34) " "Inferred latch for \"finalKEY\[0\]\" at toplab3.v(34)" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482158 "|toplab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalKEY\[1\] toplab3.v(34) " "Inferred latch for \"finalKEY\[1\]\" at toplab3.v(34)" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482158 "|toplab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalSW\[0\] toplab3.v(34) " "Inferred latch for \"finalSW\[0\]\" at toplab3.v(34)" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482158 "|toplab3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalSW\[1\] toplab3.v(34) " "Inferred latch for \"finalSW\[1\]\" at toplab3.v(34)" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482158 "|toplab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_clock2 create_clock2:U0 " "Elaborating entity \"create_clock2\" for hierarchy \"create_clock2:U0\"" {  } { { "../Verilog/toplab3.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:U1 " "Elaborating entity \"mem\" for hierarchy \"mem:U1\"" {  } { { "../Verilog/toplab3.v" "U1" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:U1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:U1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.txt " "Parameter \"init_file\" = \"mem.txt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575918482425 ""}  } { { "mem.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575918482425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q781 " "Found entity 1: altsyncram_q781" {  } { { "db/altsyncram_q781.tdf" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/db/altsyncram_q781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575918482597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q781 mem:U1\|altsyncram:altsyncram_component\|altsyncram_q781:auto_generated " "Elaborating entity \"altsyncram_q781\" for hierarchy \"mem:U1\|altsyncram:altsyncram_component\|altsyncram_q781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482601 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "mem.txt 0 " "Width of data items in \"mem.txt\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.txt" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.txt" 6 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1575918482626 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 4 C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.txt " "Memory depth (32) in the design file differs from memory depth (4) in the Memory Initialization File \"C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.txt\" -- setting initial value for remaining addresses to 0" {  } { { "mem.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1575918482629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplab3_man toplab3_man:U3 " "Elaborating entity \"toplab3_man\" for hierarchy \"toplab3_man:U3\"" {  } { { "../Verilog/toplab3.v" "U3" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_clock2 toplab3_man:U3\|create_clock2:U0 " "Elaborating entity \"create_clock2\" for hierarchy \"toplab3_man:U3\|create_clock2:U0\"" {  } { { "../Verilog/toplab3_man.v" "U0" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3_man.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mode toplab3_man:U3\|Mode:U1 " "Elaborating entity \"Mode\" for hierarchy \"toplab3_man:U3\|Mode:U1\"" {  } { { "../Verilog/toplab3_man.v" "U1" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3_man.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print7seg toplab3_man:U3\|print7seg:U2 " "Elaborating entity \"print7seg\" for hierarchy \"toplab3_man:U3\|print7seg:U2\"" {  } { { "../Verilog/toplab3_man.v" "U2" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3_man.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState toplab3_man:U3\|NextState:U3 " "Elaborating entity \"NextState\" for hierarchy \"toplab3_man:U3\|NextState:U3\"" {  } { { "../Verilog/toplab3_man.v" "U3" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3_man.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482755 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next NextState.v(10) " "Verilog HDL Always Construct warning at NextState.v(10): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575918482760 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] NextState.v(10) " "Inferred latch for \"next\[0\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482760 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] NextState.v(10) " "Inferred latch for \"next\[1\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482760 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] NextState.v(10) " "Inferred latch for \"next\[2\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482760 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] NextState.v(10) " "Inferred latch for \"next\[3\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482760 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] NextState.v(10) " "Inferred latch for \"next\[4\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482761 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[5\] NextState.v(10) " "Inferred latch for \"next\[5\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482761 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[6\] NextState.v(10) " "Inferred latch for \"next\[6\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482761 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[7\] NextState.v(10) " "Inferred latch for \"next\[7\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482761 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[8\] NextState.v(10) " "Inferred latch for \"next\[8\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482761 "|toplab3|NextState:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[9\] NextState.v(10) " "Inferred latch for \"next\[9\]\" at NextState.v(10)" {  } { { "../Verilog/NextState.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/NextState.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918482761 "|toplab3|NextState:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSL toplab3_man:U3\|CSL:U4 " "Elaborating entity \"CSL\" for hierarchy \"toplab3_man:U3\|CSL:U4\"" {  } { { "../Verilog/toplab3_man.v" "U4" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3_man.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918482768 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:U1\|altsyncram:altsyncram_component\|altsyncram_q781:auto_generated\|q_a\[3\] " "Synthesized away node \"mem:U1\|altsyncram:altsyncram_component\|altsyncram_q781:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_q781.tdf" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/db/altsyncram_q781.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 81 0 0 } } { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918482992 "|toplab3|mem:U1|altsyncram:altsyncram_component|altsyncram_q781:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575918482992 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575918482992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575918483762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575918483849 "|toplab3|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575918483849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575918483984 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "mem:U1\|altsyncram:altsyncram_component\|altsyncram_q781:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"mem:U1\|altsyncram:altsyncram_component\|altsyncram_q781:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_q781.tdf" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/db/altsyncram_q781.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mem.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/mem.v" 81 0 0 } } { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 26 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918484562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/toplab3.map.smsg " "Generated suppressed messages file C:/Users/Trey/Documents/Digital Logic/Lab 3/Quartus/toplab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918484663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575918484941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575918484941 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Verilog/toplab3.v" "" { Text "C:/Users/Trey/Documents/Digital Logic/Lab 3/Verilog/toplab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575918485152 "|toplab3|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575918485152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575918485153 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575918485153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575918485153 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575918485153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575918485153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575918485191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 12:08:05 2019 " "Processing ended: Mon Dec 09 12:08:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575918485191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575918485191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575918485191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575918485191 ""}
