// Seed: 3947265089
module module_0;
  logic id_1, id_2, id_3, id_4;
  always @(posedge 1'h0) id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  output wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_6;
  assign id_1 = id_4[(-1)];
  logic \id_8 ;
  ;
endmodule
