Oh no...

Cycle: 7
RARS instruction number: 8	Instruction: addi x8,x0,-2048
Expected:	Register Write to Reg: 0x08 Val: 0xFFFFF800
Got     :	Register Write to Reg: 0x07 Val: 0xFFFFFFFF
Incorrect write

Cycle: 8
RARS instruction number: 9	Instruction: addi x9,x0,-2048
Expected:	Register Write to Reg: 0x09 Val: 0xFFFFF800
Got     :	Register Write to Reg: 0x08 Val: 0xFFFFF800
Incorrect write

Cycle: 9
RARS instruction number: 11	Instruction: addi x11,x0,1
Expected:	Register Write to Reg: 0x0B Val: 0x00000001
Got     :	Register Write to Reg: 0x09 Val: 0xFFFFF800
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


