Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Feb  3 16:33:41 2023
| Host             : LAPTOP-2K825080 running 64-bit major release  (build 9200)
| Command          : report_power -file vga_wrapper_power_routed.rpt -pb vga_wrapper_power_summary_routed.pb -rpx vga_wrapper_power_routed.rpx
| Design           : vga_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.397        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.284        |
| Device Static (W)        | 0.113        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 78.6         |
| Junction Temperature (C) | 31.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.072 |       29 |       --- |             --- |
| Slice Logic              |     0.023 |    33716 |       --- |             --- |
|   LUT as Logic           |     0.018 |    11125 |     63400 |           17.55 |
|   LUT as Distributed RAM |     0.002 |     1234 |     19000 |            6.49 |
|   Register               |     0.002 |    15343 |    126800 |           12.10 |
|   CARRY4                 |    <0.001 |      289 |     15850 |            1.82 |
|   LUT as Shift Register  |    <0.001 |      527 |     19000 |            2.77 |
|   F7/F8 Muxes            |    <0.001 |      257 |     63400 |            0.41 |
|   Others                 |    <0.001 |     1439 |       --- |             --- |
| Signals                  |     0.044 |    24340 |       --- |             --- |
| Block RAM                |     0.060 |       77 |       135 |           57.04 |
| MMCM                     |     0.326 |        3 |         6 |           50.00 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| I/O                      |     0.530 |       62 |       210 |           29.52 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.113 |          |           |                 |
| Total                    |     1.397 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.253 |       0.232 |      0.021 |
| Vccaux    |       1.800 |     0.361 |       0.342 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.242 |       0.238 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.005 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| I                                                                                                                                                         | vga_i/vga/axi_dynclk_0/U0/Inst_mmcme2_drp/I                                                                                                                                                                      |             2.0 |
| axi_dynclk_0_PXL_CLK_O                                                                                                                                    | vga_i/vga/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                                                              |            10.0 |
| clk_out1_vga_clk_wiz_1_0                                                                                                                                  | vga_i/clk_wiz_1/inst/clk_out1_vga_clk_wiz_1_0                                                                                                                                                                    |            10.0 |
| clk_out2_vga_clk_wiz_1_0                                                                                                                                  | vga_i/clk_wiz_1/inst/clk_out2_vga_clk_wiz_1_0                                                                                                                                                                    |             5.0 |
| clk_pll_i                                                                                                                                                 | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            12.3 |
| clkfbout_vga_clk_wiz_1_0                                                                                                                                  | vga_i/clk_wiz_1/inst/clkfbout_vga_clk_wiz_1_0                                                                                                                                                                    |            10.0 |
| freq_refclk                                                                                                                                               | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                            | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.3 |
| mem_refclk                                                                                                                                                | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             3.1 |
| mmcm_fbclk_out                                                                                                                                            | vga_i/vga/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out                                                                                                                                                         |            10.0 |
| oserdes_clk                                                                                                                                               | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.1 |
| oserdes_clk_1                                                                                                                                             | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.1 |
| oserdes_clk_2                                                                                                                                             | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.1 |
| oserdes_clk_3                                                                                                                                             | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.1 |
| oserdes_clkdiv                                                                                                                                            | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_1                                                                                                                                          | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            12.3 |
| pll_clk3_out                                                                                                                                              | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            12.3 |
| pll_clkfbout                                                                                                                                              | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |            10.0 |
| sync_pulse                                                                                                                                                | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            49.2 |
| sys_clk_i                                                                                                                                                 | sys_clk_i                                                                                                                                                                                                        |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | vga_i/mig_7series_2/u_vga_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.1 |
| vga_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                       | vga_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                               |            33.3 |
| vga_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                     | vga_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                       |            33.3 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| vga_wrapper                     |     1.284 |
|   vga_i                         |     1.284 |
|     clk_wiz_1                   |     0.107 |
|       inst                      |     0.107 |
|     microblaze_0                |     0.051 |
|       U0                        |     0.051 |
|     microblaze_0_local_memory   |     0.040 |
|       lmb_bram                  |     0.039 |
|     mig_7series_2               |     0.910 |
|       u_vga_mig_7series_0_1_mig |     0.908 |
|     smartconnect_0              |     0.040 |
|       inst                      |     0.040 |
|     vga                         |     0.134 |
|       axi_dynclk_0              |     0.109 |
|       axi_vdma_0                |     0.007 |
|       v_axi4s_vid_out_0         |     0.003 |
|       v_tc_0                    |     0.016 |
+---------------------------------+-----------+


