
always@(posedge clk)
  if(reset)
    begin
      addr          <= 16'h0000;
      wdata         <=  8'h00;
      wr            <=  1'b0;
      rd            <=  1'b0;
      cs            <=  1'b1;
      exp_rdata     <=  8'h00;
      mask_rdata    <=  8'h00;       
   end



