module top_module( 
    input a, 
    input b, 
    output out );
    assign out=a&b;

endmodule
//gate level
and (out,a,b);
