cocci_test_suite() {
	struct rockchip_cpuclk_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3128.c 97 */[]__initdata;
	struct rockchip_clk_provider *cocci_id/* drivers/clk/rockchip/clk-rk3128.c 615 */;
	struct device_node *cocci_id/* drivers/clk/rockchip/clk-rk3128.c 613 */;
	void __init cocci_id/* drivers/clk/rockchip/clk-rk3128.c 613 */;
	void __iomem *cocci_id/* drivers/clk/rockchip/clk-rk3128.c 579 */;
	struct rockchip_clk_provider *__init cocci_id/* drivers/clk/rockchip/clk-rk3128.c 576 */;
	const char *const cocci_id/* drivers/clk/rockchip/clk-rk3128.c 565 */[]__initconst;
	struct rockchip_pll_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3128.c 21 */[];
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3128.c 196 */[]__initdata;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3128.c 172 */;
	enum rk3128_plls{apll, dpll, cpll, gpll,} cocci_id/* drivers/clk/rockchip/clk-rk3128.c 17 */;
	struct rockchip_pll_clock cocci_id/* drivers/clk/rockchip/clk-rk3128.c 157 */[]__initdata;
	const struct rockchip_cpuclk_reg_data cocci_id/* drivers/clk/rockchip/clk-rk3128.c 119 */;
}
