# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1_Design_Adder.srcs/sim_1/new/addsubtestbench.vhd" \

# Do not sort compile order
nosort
