$date
	Thu Dec 25 14:28:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_flipflop_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module dut $end
$var wire 1 ! Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5
1%
#10
0%
1$
#15
0!
1"
1%
#20
0%
0$
#25
1%
#30
0%
1#
#35
1!
0"
1%
#40
0%
0#
#45
1%
#50
0%
1#
1$
#55
x!
x"
1%
#60
0%
0#
0$
#65
1%
#70
0%
#75
1%
#80
0%
