# darklifeh
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
