Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.39 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.39 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xa3s200-4-ftg256

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : ALU.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/restin.vhd" in Library work.
Architecture behavioral of Entity restin is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/fulladd.vhd" in Library work.
Architecture behavioral of Entity fulladd is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/fulladder.vhd" in Library work.
Architecture behavior of Entity fulladder is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/restador.vhd" in Library work.
Architecture behavioral of Entity restador is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/multicom.vhd" in Library work.
Architecture combmult of Entity multicom is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/leftshifter.vhd" in Library work.
Architecture despleft of Entity leftshifter is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/rightshifter.vhd" in Library work.
Architecture despright of Entity rightshifter is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" in Library work.
WARNING:HDLParsers:1406 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" Line 48. No sensitivity list and no wait in the process
Architecture escoge of Entity mux5 is up to date.
Compiling vhdl file "D:/Documentos/XILINXPROYECTOS/aluparc/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/Documentos/XILINXPROYECTOS/aluparc/alu.vhd" line 119: Unconnected output port 'co' of component 'fulladder'.
WARNING:Xst:753 - "D:/Documentos/XILINXPROYECTOS/aluparc/alu.vhd" line 126: Unconnected output port 'cou' of component 'restador'.
WARNING:Xst:1542 - "D:/Documentos/XILINXPROYECTOS/aluparc/alu.vhd" line 147: No default binding for component: <rightshifter>. Generic <n> is not on the component.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <fulladder> (Architecture <behavior>).
	n = 4

Entity <fulladder> analyzed. Unit <fulladder> generated.

Analyzing Entity <fulladd> (Architecture <behavioral>).
Entity <fulladd> analyzed. Unit <fulladd> generated.

Analyzing generic Entity <restador> (Architecture <behavioral>).
	n = 4

Entity <restador> analyzed. Unit <restador> generated.

Analyzing Entity <restin> (Architecture <behavioral>).
Entity <restin> analyzed. Unit <restin> generated.

Analyzing generic Entity <multicom> (Architecture <combmult>).
	n = 4

Entity <multicom> analyzed. Unit <multicom> generated.

Analyzing generic Entity <leftshifter> (Architecture <despleft>).
	n = 4

Entity <leftshifter> analyzed. Unit <leftshifter> generated.

Analyzing Entity <rightshifter> (Architecture <despright>).
Entity <rightshifter> analyzed. Unit <rightshifter> generated.

Analyzing generic Entity <mux5> (Architecture <escoge>).
	n = 4

WARNING:Xst:1610 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" line 52: Width mismatch. <resulms> has a width of 8 bits but assigned expression is 1-bit wide.
WARNING:Xst:1610 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" line 55: Width mismatch. <resulms> has a width of 8 bits but assigned expression is 1-bit wide.
WARNING:Xst:1610 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" line 57: Width mismatch. <results> has a width of 4 bits but assigned expression is 1-bit wide.
WARNING:Xst:1610 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" line 61: Width mismatch. <resulms> has a width of 8 bits but assigned expression is 1-bit wide.
WARNING:Xst:1610 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" line 64: Width mismatch. <resulms> has a width of 8 bits but assigned expression is 1-bit wide.
WARNING:Xst:819 - "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd" line 48: The following signals are missing in the process sensitivity list:
   selec, ISUM, IRES, IMUL, ISL, ISR, results, resulms.
Entity <mux5> analyzed. Unit <mux5> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <restin>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/restin.vhd".
    Found 1-bit xor3 for signal <res>.
    Summary:
	inferred   1 Xor(s).
Unit <restin> synthesized.


Synthesizing Unit <fulladd>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/fulladd.vhd".
    Found 1-bit xor3 for signal <sum>.
    Summary:
	inferred   1 Xor(s).
Unit <fulladd> synthesized.


Synthesizing Unit <mux5>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/mux5.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <resulms>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefuly review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <results>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefuly review if it was in your intentions to describe such a latch.
    Found 4-bit 5-to-1 multiplexer for signal <$n0009>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux5> synthesized.


Synthesizing Unit <rightshifter>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/rightshifter.vhd".
    Found 4-bit register for signal <tmpo>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <rightshifter> synthesized.


Synthesizing Unit <leftshifter>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/leftshifter.vhd".
    Found 4-bit register for signal <tmp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <leftshifter> synthesized.


Synthesizing Unit <multicom>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/multicom.vhd".
WARNING:Xst:646 - Signal <PCS<0>> is assigned but never used.
WARNING:Xst:653 - Signal <PCS<1><3>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <PCS<1><2:0>> is assigned but never used.
WARNING:Xst:653 - Signal <PCS<2><3>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <PCS<2><2:0>> is assigned but never used.
WARNING:Xst:653 - Signal <PCS<3><3>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <PCS<3><2:0>> is assigned but never used.
    Found 1-bit xor3 for signal <p<6>>.
    Found 1-bit xor2 for signal <p<5>>.
    Found 1-bit xor4 for signal <p<4>>.
    Found 1-bit xor3 for signal <p<3>>.
    Found 1-bit xor2 for signal <p<2>>.
    Found 1-bit xor2 for signal <p<1>>.
    Found 1-bit xor3 for signal <$n0048> created at line 64.
    Found 1-bit xor2 for signal <$n0049> created at line 64.
    Found 1-bit xor2 for signal <$n0050> created at line 64.
    Found 1-bit xor2 for signal <$n0051> created at line 64.
    Found 1-bit xor2 for signal <$n0052> created at line 64.
    Found 1-bit xor2 for signal <$n0053> created at line 64.
    Found 1-bit xor2 for signal <$n0054> created at line 64.
    Summary:
	inferred   4 Xor(s).
Unit <multicom> synthesized.


Synthesizing Unit <restador>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/restador.vhd".
Unit <restador> synthesized.


Synthesizing Unit <fulladder>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/fulladder.vhd".
Unit <fulladder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/Documentos/XILINXPROYECTOS/aluparc/alu.vhd".
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 4-bit register                                        : 2
# Latches                                              : 2
 4-bit latch                                           : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 1
 4-bit 5-to-1 multiplexer                              : 1
# Xors                                                 : 21
 1-bit xor2                                            : 9
 1-bit xor3                                            : 11
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Latches                                              : 2
 4-bit latch                                           : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 1
 4-bit 5-to-1 multiplexer                              : 1
# Xors                                                 : 21
 1-bit xor2                                            : 9
 1-bit xor3                                            : 11
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '3s200.nph' in environment D:\PROGRAMAS\Xilinxs.

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch  <C6/resulms_7> (without init value) has a constant value of 0 in block <ALU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 50
#      GND                         : 1
#      LUT2                        : 7
#      LUT3                        : 6
#      LUT4                        : 36
# FlipFlops/Latches                : 19
#      FD                          : 8
#      LD                          : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 11
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s200ftg256-4 

 Number of Slices:                      28  out of   1920     1%  
 Number of Slice Flip Flops:             8  out of   3840     0%  
 Number of 4 input LUTs:                49  out of   3840     1%  
 Number of bonded IOBs:                 24  out of    173    13%  
    IOB Flip Flops: 11
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 8     |
C6/_n0010(C6/_n00101:O)            | NONE(*)(C6/resulms_6)  | 11    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 11.258ns
   Maximum output required time after clock: 7.078ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.194ns (Levels of Logic = 1)
  Source:            datob<0> (PAD)
  Destination:       C5/tmpo_3 (FF)
  Destination Clock: CLK rising

  Data Path: datob<0> to C5/tmpo_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.821   1.170  datob_0_IBUF (datob_0_IBUF)
     FD:D                      0.203          C5/tmpo_3
    ----------------------------------------
    Total                      2.194ns (1.024ns logic, 1.170ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C6/_n0010'
  Total number of paths / destination ports: 285 / 11
-------------------------------------------------------------------------
Offset:              11.258ns (Levels of Logic = 7)
  Source:            datoa<1> (PAD)
  Destination:       C6/resulms_6 (LATCH)
  Destination Clock: C6/_n0010 falling

  Data Path: datoa<1> to C6/resulms_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.821   1.457  datoa_1_IBUF (datoa_1_IBUF)
     LUT4:I0->O            2   0.551   1.216  C3/_n00011 (C3/_n0001)
     LUT4:I0->O            2   0.551   1.216  C3/_n00041 (C3/_n0004)
     LUT4:I0->O            2   0.551   1.216  C3/_n00071 (C3/_n0007)
     LUT4:I0->O            1   0.551   0.996  C3/_n00101 (C3/_n0010)
     LUT4:I1->O            1   0.551   0.827  C6/_n0008<6>_SW0 (N48)
     LUT4:I3->O            1   0.551   0.000  C6/_n0008<6> (C6/_n0008<6>)
     LD:D                      0.203          C6/resulms_6
    ----------------------------------------
    Total                     11.258ns (4.330ns logic, 6.928ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C6/_n0010'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            C6/resulms_6 (LATCH)
  Destination:       resm<6> (PAD)
  Source Clock:      C6/_n0010 falling

  Data Path: C6/resulms_6 to resm<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.801  C6/resulms_6 (C6/resulms_6)
     OBUF:I->O                 5.644          resm_6_OBUF (resm<6>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
CPU : 14.23 / 14.69 s | Elapsed : 14.00 / 15.00 s
 
--> 

Total memory usage is 110008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    3 (   0 filtered)

