
finalProg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fc0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08008190  08008190  00009190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008520  08008520  0000a230  2**0
                  CONTENTS
  4 .ARM          00000008  08008520  08008520  00009520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008528  08008528  0000a230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008528  08008528  00009528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800852c  0800852c  0000952c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  20000000  08008530  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000230  08008760  0000a230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08008760  0000a4d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a230  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed7c  00000000  00000000  0000a260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020f4  00000000  00000000  00018fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  0001b0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b0f  00000000  00000000  0001bef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e55  00000000  00000000  0001c9ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000109d9  00000000  00000000  00040854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df746  00000000  00000000  0005122d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130973  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d10  00000000  00000000  001309b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  001356c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000230 	.word	0x20000230
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008178 	.word	0x08008178

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000234 	.word	0x20000234
 800020c:	08008178 	.word	0x08008178

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <SevenSegment_Update>:
		{1, 1, 1, 1, 0, 0, 0},  // 7
		{0, 0, 0, 0, 0, 0, 0},  // 8
		{0, 0, 0, 1, 0, 0, 0}   // 9
};

void SevenSegment_Update(uint8_t number){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevSegA_GPIO_Port, SevSegA_Pin, segmentNumber[number][6]);
 8000f82:	79fa      	ldrb	r2, [r7, #7]
 8000f84:	492f      	ldr	r1, [pc, #188]	@ (8001044 <SevenSegment_Update+0xcc>)
 8000f86:	4613      	mov	r3, r2
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	1a9b      	subs	r3, r3, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	3306      	adds	r3, #6
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	2104      	movs	r1, #4
 8000f96:	482c      	ldr	r0, [pc, #176]	@ (8001048 <SevenSegment_Update+0xd0>)
 8000f98:	f002 f80a 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SevSegB_GPIO_Port, SevSegB_Pin, segmentNumber[number][5]);
 8000f9c:	79fa      	ldrb	r2, [r7, #7]
 8000f9e:	4929      	ldr	r1, [pc, #164]	@ (8001044 <SevenSegment_Update+0xcc>)
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	00db      	lsls	r3, r3, #3
 8000fa4:	1a9b      	subs	r3, r3, r2
 8000fa6:	440b      	add	r3, r1
 8000fa8:	3305      	adds	r3, #5
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	461a      	mov	r2, r3
 8000fae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fb2:	4825      	ldr	r0, [pc, #148]	@ (8001048 <SevenSegment_Update+0xd0>)
 8000fb4:	f001 fffc 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SevSegC_GPIO_Port, SevSegC_Pin, segmentNumber[number][4]);
 8000fb8:	79fa      	ldrb	r2, [r7, #7]
 8000fba:	4922      	ldr	r1, [pc, #136]	@ (8001044 <SevenSegment_Update+0xcc>)
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	1a9b      	subs	r3, r3, r2
 8000fc2:	440b      	add	r3, r1
 8000fc4:	3304      	adds	r3, #4
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	2110      	movs	r1, #16
 8000fcc:	481e      	ldr	r0, [pc, #120]	@ (8001048 <SevenSegment_Update+0xd0>)
 8000fce:	f001 ffef 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SevSegD_GPIO_Port, SevSegD_Pin, segmentNumber[number][3]);
 8000fd2:	79fa      	ldrb	r2, [r7, #7]
 8000fd4:	491b      	ldr	r1, [pc, #108]	@ (8001044 <SevenSegment_Update+0xcc>)
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	1a9b      	subs	r3, r3, r2
 8000fdc:	440b      	add	r3, r1
 8000fde:	3303      	adds	r3, #3
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fe8:	4818      	ldr	r0, [pc, #96]	@ (800104c <SevenSegment_Update+0xd4>)
 8000fea:	f001 ffe1 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SevSegE_GPIO_Port, SevSegE_Pin, segmentNumber[number][2]);
 8000fee:	79fa      	ldrb	r2, [r7, #7]
 8000ff0:	4914      	ldr	r1, [pc, #80]	@ (8001044 <SevenSegment_Update+0xcc>)
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	1a9b      	subs	r3, r3, r2
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3302      	adds	r3, #2
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	461a      	mov	r2, r3
 8001000:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001004:	4811      	ldr	r0, [pc, #68]	@ (800104c <SevenSegment_Update+0xd4>)
 8001006:	f001 ffd3 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SevSegF_GPIO_Port, SevSegF_Pin, segmentNumber[number][1]);
 800100a:	79fa      	ldrb	r2, [r7, #7]
 800100c:	490d      	ldr	r1, [pc, #52]	@ (8001044 <SevenSegment_Update+0xcc>)
 800100e:	4613      	mov	r3, r2
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	1a9b      	subs	r3, r3, r2
 8001014:	440b      	add	r3, r1
 8001016:	3301      	adds	r3, #1
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	461a      	mov	r2, r3
 800101c:	2102      	movs	r1, #2
 800101e:	480a      	ldr	r0, [pc, #40]	@ (8001048 <SevenSegment_Update+0xd0>)
 8001020:	f001 ffc6 	bl	8002fb0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SevSegG_GPIO_Port, SevSegG_Pin, segmentNumber[number][0]);
 8001024:	79fa      	ldrb	r2, [r7, #7]
 8001026:	4907      	ldr	r1, [pc, #28]	@ (8001044 <SevenSegment_Update+0xcc>)
 8001028:	4613      	mov	r3, r2
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	1a9b      	subs	r3, r3, r2
 800102e:	440b      	add	r3, r1
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	2120      	movs	r1, #32
 8001036:	4804      	ldr	r0, [pc, #16]	@ (8001048 <SevenSegment_Update+0xd0>)
 8001038:	f001 ffba 	bl	8002fb0 <HAL_GPIO_WritePin>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000014 	.word	0x20000014
 8001048:	40020400 	.word	0x40020400
 800104c:	40020000 	.word	0x40020000

08001050 <ProgramEnd>:

void ProgramEnd(){
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop_IT(&htim3);
 8001054:	482c      	ldr	r0, [pc, #176]	@ (8001108 <ProgramEnd+0xb8>)
 8001056:	f002 fe19 	bl	8003c8c <HAL_TIM_Base_Stop_IT>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800105a:	2100      	movs	r1, #0
 800105c:	482b      	ldr	r0, [pc, #172]	@ (800110c <ProgramEnd+0xbc>)
 800105e:	f002 ff65 	bl	8003f2c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001062:	2104      	movs	r1, #4
 8001064:	4829      	ldr	r0, [pc, #164]	@ (800110c <ProgramEnd+0xbc>)
 8001066:	f002 ff61 	bl	8003f2c <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(LD10_GPIO_Port, LD10_Pin, 1);
 800106a:	2201      	movs	r2, #1
 800106c:	2110      	movs	r1, #16
 800106e:	4828      	ldr	r0, [pc, #160]	@ (8001110 <ProgramEnd+0xc0>)
 8001070:	f001 ff9e 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 1);
 8001074:	2201      	movs	r2, #1
 8001076:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800107a:	4826      	ldr	r0, [pc, #152]	@ (8001114 <ProgramEnd+0xc4>)
 800107c:	f001 ff98 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001080:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001084:	f001 f8a2 	bl	80021cc <HAL_Delay>
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800108e:	4821      	ldr	r0, [pc, #132]	@ (8001114 <ProgramEnd+0xc4>)
 8001090:	f001 ff8e 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD10_GPIO_Port, LD10_Pin, 0);
 8001094:	2200      	movs	r2, #0
 8001096:	2110      	movs	r1, #16
 8001098:	481d      	ldr	r0, [pc, #116]	@ (8001110 <ProgramEnd+0xc0>)
 800109a:	f001 ff89 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800109e:	2032      	movs	r0, #50	@ 0x32
 80010a0:	f001 f894 	bl	80021cc <HAL_Delay>
    state = 0;
 80010a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <ProgramEnd+0xc8>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
    program = 0;
 80010aa:	4b1c      	ldr	r3, [pc, #112]	@ (800111c <ProgramEnd+0xcc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 1);
 80010b0:	2201      	movs	r2, #1
 80010b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010b6:	4816      	ldr	r0, [pc, #88]	@ (8001110 <ProgramEnd+0xc0>)
 80010b8:	f001 ff7a 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80010bc:	2201      	movs	r2, #1
 80010be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010c2:	4817      	ldr	r0, [pc, #92]	@ (8001120 <ProgramEnd+0xd0>)
 80010c4:	f001 ff74 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 80010c8:	2201      	movs	r2, #1
 80010ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010ce:	4814      	ldr	r0, [pc, #80]	@ (8001120 <ProgramEnd+0xd0>)
 80010d0:	f001 ff6e 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RGB1_R_GPIO_Port, RGB1_R_Pin, 1);
 80010d4:	2201      	movs	r2, #1
 80010d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010da:	480e      	ldr	r0, [pc, #56]	@ (8001114 <ProgramEnd+0xc4>)
 80010dc:	f001 ff68 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RGB2_R_GPIO_Port, RGB2_R_Pin, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010e6:	480a      	ldr	r0, [pc, #40]	@ (8001110 <ProgramEnd+0xc0>)
 80010e8:	f001 ff62 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RGB1_G_GPIO_Port, RGB1_G_Pin, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2180      	movs	r1, #128	@ 0x80
 80010f0:	480b      	ldr	r0, [pc, #44]	@ (8001120 <ProgramEnd+0xd0>)
 80010f2:	f001 ff5d 	bl	8002fb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RGB2_G_GPIO_Port, RGB2_G_Pin, 0);
 80010f6:	2200      	movs	r2, #0
 80010f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010fc:	4805      	ldr	r0, [pc, #20]	@ (8001114 <ProgramEnd+0xc4>)
 80010fe:	f001 ff57 	bl	8002fb0 <HAL_GPIO_WritePin>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200002dc 	.word	0x200002dc
 800110c:	20000294 	.word	0x20000294
 8001110:	40020800 	.word	0x40020800
 8001114:	40020000 	.word	0x40020000
 8001118:	20000374 	.word	0x20000374
 800111c:	20000376 	.word	0x20000376
 8001120:	40020400 	.word	0x40020400

08001124 <ProgramStart>:

void ProgramStart(){
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	TIM2->CCR1 = progPWM[1][0];
 8001128:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <ProgramStart+0x38>)
 800112a:	789a      	ldrb	r2, [r3, #2]
 800112c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001130:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM2->CCR2 = progPWM[1][1];
 8001132:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <ProgramStart+0x38>)
 8001134:	78da      	ldrb	r2, [r3, #3]
 8001136:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800113a:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800113c:	2100      	movs	r1, #0
 800113e:	4808      	ldr	r0, [pc, #32]	@ (8001160 <ProgramStart+0x3c>)
 8001140:	f002 fe2c 	bl	8003d9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001144:	2104      	movs	r1, #4
 8001146:	4806      	ldr	r0, [pc, #24]	@ (8001160 <ProgramStart+0x3c>)
 8001148:	f002 fe28 	bl	8003d9c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 800114c:	4805      	ldr	r0, [pc, #20]	@ (8001164 <ProgramStart+0x40>)
 800114e:	f002 fd2d 	bl	8003bac <HAL_TIM_Base_Start_IT>
	state =2;
 8001152:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <ProgramStart+0x44>)
 8001154:	2202      	movs	r2, #2
 8001156:	701a      	strb	r2, [r3, #0]
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000000c 	.word	0x2000000c
 8001160:	20000294 	.word	0x20000294
 8001164:	200002dc 	.word	0x200002dc
 8001168:	20000374 	.word	0x20000374
 800116c:	00000000 	.word	0x00000000

08001170 <First_program>:


void First_program(){
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af02      	add	r7, sp, #8

	// reading value
	  HAL_ADC_Start(&hadc1);
 8001176:	4836      	ldr	r0, [pc, #216]	@ (8001250 <First_program+0xe0>)
 8001178:	f001 f890 	bl	800229c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,100);
 800117c:	2164      	movs	r1, #100	@ 0x64
 800117e:	4834      	ldr	r0, [pc, #208]	@ (8001250 <First_program+0xe0>)
 8001180:	f001 f991 	bl	80024a6 <HAL_ADC_PollForConversion>
	  adc_value = HAL_ADC_GetValue(&hadc1);
 8001184:	4832      	ldr	r0, [pc, #200]	@ (8001250 <First_program+0xe0>)
 8001186:	f001 fa19 	bl	80025bc <HAL_ADC_GetValue>
 800118a:	ee07 0a90 	vmov	s15, r0
 800118e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001192:	4b30      	ldr	r3, [pc, #192]	@ (8001254 <First_program+0xe4>)
 8001194:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Stop(&hadc1);
 8001198:	482d      	ldr	r0, [pc, #180]	@ (8001250 <First_program+0xe0>)
 800119a:	f001 f951 	bl	8002440 <HAL_ADC_Stop>
	  // convert adc_value to pressure value and print in
	  pressChamber = (adc_value/4095) -0.52/3.23;
 800119e:	4b2d      	ldr	r3, [pc, #180]	@ (8001254 <First_program+0xe4>)
 80011a0:	edd3 7a00 	vldr	s15, [r3]
 80011a4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001258 <First_program+0xe8>
 80011a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011ac:	ee16 0a90 	vmov	r0, s13
 80011b0:	f7ff f9ea 	bl	8000588 <__aeabi_f2d>
 80011b4:	a324      	add	r3, pc, #144	@ (adr r3, 8001248 <First_program+0xd8>)
 80011b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ba:	f7ff f885 	bl	80002c8 <__aeabi_dsub>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f7ff fd0f 	bl	8000be8 <__aeabi_d2f>
 80011ca:	4603      	mov	r3, r0
 80011cc:	4a23      	ldr	r2, [pc, #140]	@ (800125c <First_program+0xec>)
 80011ce:	6013      	str	r3, [r2, #0]
	  char convertNum[9];
	  snprintf(convertNum,sizeof(convertNum), "%.3f\r\n",pressChamber);
 80011d0:	4b22      	ldr	r3, [pc, #136]	@ (800125c <First_program+0xec>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f9d7 	bl	8000588 <__aeabi_f2d>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	1d38      	adds	r0, r7, #4
 80011e0:	e9cd 2300 	strd	r2, r3, [sp]
 80011e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <First_program+0xf0>)
 80011e6:	2109      	movs	r1, #9
 80011e8:	f004 fe84 	bl	8005ef4 <sniprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)convertNum, strlen(convertNum), HAL_MAX_DELAY);
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff f85e 	bl	80002b0 <strlen>
 80011f4:	4603      	mov	r3, r0
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	1d39      	adds	r1, r7, #4
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	4819      	ldr	r0, [pc, #100]	@ (8001264 <First_program+0xf4>)
 8001200:	f003 fda2 	bl	8004d48 <HAL_UART_Transmit>

	if ((pressChamber > presThreshold)||(interruptFlag == 1) || (counter <= 0)){
 8001204:	4b15      	ldr	r3, [pc, #84]	@ (800125c <First_program+0xec>)
 8001206:	ed93 7a00 	vldr	s14, [r3]
 800120a:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <First_program+0xf8>)
 800120c:	edd3 7a00 	vldr	s15, [r3]
 8001210:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001218:	dc07      	bgt.n	800122a <First_program+0xba>
 800121a:	4b14      	ldr	r3, [pc, #80]	@ (800126c <First_program+0xfc>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d003      	beq.n	800122a <First_program+0xba>
 8001222:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <First_program+0x100>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d107      	bne.n	800123a <First_program+0xca>
	    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001230:	4810      	ldr	r0, [pc, #64]	@ (8001274 <First_program+0x104>)
 8001232:	f001 febd 	bl	8002fb0 <HAL_GPIO_WritePin>
	    ProgramEnd();
 8001236:	f7ff ff0b 	bl	8001050 <ProgramEnd>
	}
}
 800123a:	bf00      	nop
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	f3af 8000 	nop.w
 8001248:	f9a8d13d 	.word	0xf9a8d13d
 800124c:	3fc49b57 	.word	0x3fc49b57
 8001250:	2000024c 	.word	0x2000024c
 8001254:	2000036c 	.word	0x2000036c
 8001258:	457ff000 	.word	0x457ff000
 800125c:	20000370 	.word	0x20000370
 8001260:	08008190 	.word	0x08008190
 8001264:	20000324 	.word	0x20000324
 8001268:	20000000 	.word	0x20000000
 800126c:	20000375 	.word	0x20000375
 8001270:	20000004 	.word	0x20000004
 8001274:	40020800 	.word	0x40020800

08001278 <Second_program>:

void Second_program(){
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	if ((HAL_GPIO_ReadPin(USER_BUTTON_CONFIRM_GPIO_Port, USER_BUTTON_CONFIRM_Pin) == GPIO_PIN_RESET)&&(state == 1)) {
 800127c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001280:	484b      	ldr	r0, [pc, #300]	@ (80013b0 <Second_program+0x138>)
 8001282:	f001 fe7d 	bl	8002f80 <HAL_GPIO_ReadPin>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d105      	bne.n	8001298 <Second_program+0x20>
 800128c:	4b49      	ldr	r3, [pc, #292]	@ (80013b4 <Second_program+0x13c>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d101      	bne.n	8001298 <Second_program+0x20>
		ProgramStart();
 8001294:	f7ff ff46 	bl	8001124 <ProgramStart>
	}
    if ((interruptFlag == 1) || (counter <= 0)){
 8001298:	4b47      	ldr	r3, [pc, #284]	@ (80013b8 <Second_program+0x140>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d003      	beq.n	80012a8 <Second_program+0x30>
 80012a0:	4b46      	ldr	r3, [pc, #280]	@ (80013bc <Second_program+0x144>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d108      	bne.n	80012ba <Second_program+0x42>
	    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ae:	4844      	ldr	r0, [pc, #272]	@ (80013c0 <Second_program+0x148>)
 80012b0:	f001 fe7e 	bl	8002fb0 <HAL_GPIO_WritePin>
	    ProgramEnd();
 80012b4:	f7ff fecc 	bl	8001050 <ProgramEnd>
 80012b8:	e077      	b.n	80013aa <Second_program+0x132>
    }
    else {
    	temp1 = counter/1000;
 80012ba:	4b40      	ldr	r3, [pc, #256]	@ (80013bc <Second_program+0x144>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a41      	ldr	r2, [pc, #260]	@ (80013c4 <Second_program+0x14c>)
 80012c0:	fba2 2303 	umull	r2, r3, r2, r3
 80012c4:	099b      	lsrs	r3, r3, #6
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b3f      	ldr	r3, [pc, #252]	@ (80013c8 <Second_program+0x150>)
 80012ca:	701a      	strb	r2, [r3, #0]
    	temp2 = ((counter/100)%10);
 80012cc:	4b3b      	ldr	r3, [pc, #236]	@ (80013bc <Second_program+0x144>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a3e      	ldr	r2, [pc, #248]	@ (80013cc <Second_program+0x154>)
 80012d2:	fba2 2303 	umull	r2, r3, r2, r3
 80012d6:	0959      	lsrs	r1, r3, #5
 80012d8:	4b3d      	ldr	r3, [pc, #244]	@ (80013d0 <Second_program+0x158>)
 80012da:	fba3 2301 	umull	r2, r3, r3, r1
 80012de:	08da      	lsrs	r2, r3, #3
 80012e0:	4613      	mov	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	1aca      	subs	r2, r1, r3
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	4b39      	ldr	r3, [pc, #228]	@ (80013d4 <Second_program+0x15c>)
 80012ee:	701a      	strb	r2, [r3, #0]
    	temp3 = ((counter/10)%10);
 80012f0:	4b32      	ldr	r3, [pc, #200]	@ (80013bc <Second_program+0x144>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a36      	ldr	r2, [pc, #216]	@ (80013d0 <Second_program+0x158>)
 80012f6:	fba2 2303 	umull	r2, r3, r2, r3
 80012fa:	08d9      	lsrs	r1, r3, #3
 80012fc:	4b34      	ldr	r3, [pc, #208]	@ (80013d0 <Second_program+0x158>)
 80012fe:	fba3 2301 	umull	r2, r3, r3, r1
 8001302:	08da      	lsrs	r2, r3, #3
 8001304:	4613      	mov	r3, r2
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	1aca      	subs	r2, r1, r3
 800130e:	b2d2      	uxtb	r2, r2
 8001310:	4b31      	ldr	r3, [pc, #196]	@ (80013d8 <Second_program+0x160>)
 8001312:	701a      	strb	r2, [r3, #0]
    	temp4 = (counter%10);
 8001314:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <Second_program+0x144>)
 8001316:	6819      	ldr	r1, [r3, #0]
 8001318:	4b2d      	ldr	r3, [pc, #180]	@ (80013d0 <Second_program+0x158>)
 800131a:	fba3 2301 	umull	r2, r3, r3, r1
 800131e:	08da      	lsrs	r2, r3, #3
 8001320:	4613      	mov	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4413      	add	r3, r2
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	1aca      	subs	r2, r1, r3
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <Second_program+0x164>)
 800132e:	701a      	strb	r2, [r3, #0]
    	SevenSegment_Update(temp2);
 8001330:	4b28      	ldr	r3, [pc, #160]	@ (80013d4 <Second_program+0x15c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe1f 	bl	8000f78 <SevenSegment_Update>
    	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 800133a:	2201      	movs	r2, #1
 800133c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001340:	481f      	ldr	r0, [pc, #124]	@ (80013c0 <Second_program+0x148>)
 8001342:	f001 fe35 	bl	8002fb0 <HAL_GPIO_WritePin>
    	HAL_Delay(5);
 8001346:	2005      	movs	r0, #5
 8001348:	f000 ff40 	bl	80021cc <HAL_Delay>
    	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001352:	481b      	ldr	r0, [pc, #108]	@ (80013c0 <Second_program+0x148>)
 8001354:	f001 fe2c 	bl	8002fb0 <HAL_GPIO_WritePin>

    	SevenSegment_Update(temp3);
 8001358:	4b1f      	ldr	r3, [pc, #124]	@ (80013d8 <Second_program+0x160>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fe0b 	bl	8000f78 <SevenSegment_Update>
    	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_SET);
 8001362:	2201      	movs	r2, #1
 8001364:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001368:	4815      	ldr	r0, [pc, #84]	@ (80013c0 <Second_program+0x148>)
 800136a:	f001 fe21 	bl	8002fb0 <HAL_GPIO_WritePin>
    	HAL_Delay(5);
 800136e:	2005      	movs	r0, #5
 8001370:	f000 ff2c 	bl	80021cc <HAL_Delay>
    	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800137a:	4811      	ldr	r0, [pc, #68]	@ (80013c0 <Second_program+0x148>)
 800137c:	f001 fe18 	bl	8002fb0 <HAL_GPIO_WritePin>

    	SevenSegment_Update(temp4);
 8001380:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <Second_program+0x164>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fdf7 	bl	8000f78 <SevenSegment_Update>
    	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_SET);
 800138a:	2201      	movs	r2, #1
 800138c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001390:	4813      	ldr	r0, [pc, #76]	@ (80013e0 <Second_program+0x168>)
 8001392:	f001 fe0d 	bl	8002fb0 <HAL_GPIO_WritePin>
    	HAL_Delay(5);
 8001396:	2005      	movs	r0, #5
 8001398:	f000 ff18 	bl	80021cc <HAL_Delay>
    	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);}
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013a2:	480f      	ldr	r0, [pc, #60]	@ (80013e0 <Second_program+0x168>)
 80013a4:	f001 fe04 	bl	8002fb0 <HAL_GPIO_WritePin>
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40020800 	.word	0x40020800
 80013b4:	20000374 	.word	0x20000374
 80013b8:	20000375 	.word	0x20000375
 80013bc:	20000004 	.word	0x20000004
 80013c0:	40020400 	.word	0x40020400
 80013c4:	10624dd3 	.word	0x10624dd3
 80013c8:	20000377 	.word	0x20000377
 80013cc:	51eb851f 	.word	0x51eb851f
 80013d0:	cccccccd 	.word	0xcccccccd
 80013d4:	20000378 	.word	0x20000378
 80013d8:	20000379 	.word	0x20000379
 80013dc:	2000037a 	.word	0x2000037a
 80013e0:	40020000 	.word	0x40020000

080013e4 <Third_program>:

void Third_program(){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
	if ((HAL_GPIO_ReadPin(USER_BUTTON_CONFIRM_GPIO_Port, USER_BUTTON_CONFIRM_Pin) == GPIO_PIN_RESET)&&(state == 1)) {
 80013e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013ec:	481b      	ldr	r0, [pc, #108]	@ (800145c <Third_program+0x78>)
 80013ee:	f001 fdc7 	bl	8002f80 <HAL_GPIO_ReadPin>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d105      	bne.n	8001404 <Third_program+0x20>
 80013f8:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <Third_program+0x7c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d101      	bne.n	8001404 <Third_program+0x20>
		ProgramStart();
 8001400:	f7ff fe90 	bl	8001124 <ProgramStart>
	}
	if ((interruptFlag == 1) || (counter <= 0)){
 8001404:	4b17      	ldr	r3, [pc, #92]	@ (8001464 <Third_program+0x80>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d003      	beq.n	8001414 <Third_program+0x30>
 800140c:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <Third_program+0x84>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d108      	bne.n	8001426 <Third_program+0x42>
	    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800141a:	4814      	ldr	r0, [pc, #80]	@ (800146c <Third_program+0x88>)
 800141c:	f001 fdc8 	bl	8002fb0 <HAL_GPIO_WritePin>
	    ProgramEnd();
 8001420:	f7ff fe16 	bl	8001050 <ProgramEnd>
	else if (counter == 20)
	{
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
	}
}
 8001424:	e018      	b.n	8001458 <Third_program+0x74>
	else if (counter == 30)
 8001426:	4b10      	ldr	r3, [pc, #64]	@ (8001468 <Third_program+0x84>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	2b1e      	cmp	r3, #30
 800142c:	d108      	bne.n	8001440 <Third_program+0x5c>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800142e:	2100      	movs	r1, #0
 8001430:	480f      	ldr	r0, [pc, #60]	@ (8001470 <Third_program+0x8c>)
 8001432:	f002 fd7b 	bl	8003f2c <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001436:	2104      	movs	r1, #4
 8001438:	480d      	ldr	r0, [pc, #52]	@ (8001470 <Third_program+0x8c>)
 800143a:	f002 fd77 	bl	8003f2c <HAL_TIM_PWM_Stop>
}
 800143e:	e00b      	b.n	8001458 <Third_program+0x74>
	else if (counter == 20)
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <Third_program+0x84>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b14      	cmp	r3, #20
 8001446:	d107      	bne.n	8001458 <Third_program+0x74>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001448:	2100      	movs	r1, #0
 800144a:	4809      	ldr	r0, [pc, #36]	@ (8001470 <Third_program+0x8c>)
 800144c:	f002 fca6 	bl	8003d9c <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001450:	2104      	movs	r1, #4
 8001452:	4807      	ldr	r0, [pc, #28]	@ (8001470 <Third_program+0x8c>)
 8001454:	f002 fca2 	bl	8003d9c <HAL_TIM_PWM_Start>
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40020800 	.word	0x40020800
 8001460:	20000374 	.word	0x20000374
 8001464:	20000375 	.word	0x20000375
 8001468:	20000004 	.word	0x20000004
 800146c:	40020400 	.word	0x40020400
 8001470:	20000294 	.word	0x20000294

08001474 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a06      	ldr	r2, [pc, #24]	@ (800149c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d104      	bne.n	8001490 <HAL_TIM_PeriodElapsedCallback+0x1c>
			counter--;}
 8001486:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	3b01      	subs	r3, #1
 800148c:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	40000400 	.word	0x40000400
 80014a0:	20000004 	.word	0x20000004

080014a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a8:	f000 fe1e 	bl	80020e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ac:	f000 f908 	bl	80016c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b0:	f000 faba 	bl	8001a28 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014b4:	f000 f9b6 	bl	8001824 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014b8:	f000 fa3e 	bl	8001938 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80014bc:	f000 fa8a 	bl	80019d4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80014c0:	f000 f95e 	bl	8001780 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  TIM2->CCR3 = 100;
 80014c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014c8:	2264      	movs	r2, #100	@ 0x64
 80014ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80014cc:	2108      	movs	r1, #8
 80014ce:	4873      	ldr	r0, [pc, #460]	@ (800169c <main+0x1f8>)
 80014d0:	f002 fc64 	bl	8003d9c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 1);
 80014d4:	2201      	movs	r2, #1
 80014d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014da:	4871      	ldr	r0, [pc, #452]	@ (80016a0 <main+0x1fc>)
 80014dc:	f001 fd68 	bl	8002fb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80014e0:	2201      	movs	r2, #1
 80014e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014e6:	486f      	ldr	r0, [pc, #444]	@ (80016a4 <main+0x200>)
 80014e8:	f001 fd62 	bl	8002fb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 80014ec:	2201      	movs	r2, #1
 80014ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f2:	486c      	ldr	r0, [pc, #432]	@ (80016a4 <main+0x200>)
 80014f4:	f001 fd5c 	bl	8002fb0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(RGB1_R_GPIO_Port, RGB1_R_Pin, 1);
 80014f8:	2201      	movs	r2, #1
 80014fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014fe:	486a      	ldr	r0, [pc, #424]	@ (80016a8 <main+0x204>)
 8001500:	f001 fd56 	bl	8002fb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RGB2_R_GPIO_Port, RGB2_R_Pin, 1);
 8001504:	2201      	movs	r2, #1
 8001506:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800150a:	4865      	ldr	r0, [pc, #404]	@ (80016a0 <main+0x1fc>)
 800150c:	f001 fd50 	bl	8002fb0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   	  // przycisk do programu 1
   	  if ((HAL_GPIO_ReadPin(USER_BUTTON_1_GPIO_Port, USER_BUTTON_1_Pin) == GPIO_PIN_RESET)&&(state == 0)) {
 8001510:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001514:	4862      	ldr	r0, [pc, #392]	@ (80016a0 <main+0x1fc>)
 8001516:	f001 fd33 	bl	8002f80 <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d12e      	bne.n	800157e <main+0xda>
 8001520:	4b62      	ldr	r3, [pc, #392]	@ (80016ac <main+0x208>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d12a      	bne.n	800157e <main+0xda>
   		  counter = progLength[0];
 8001528:	4b61      	ldr	r3, [pc, #388]	@ (80016b0 <main+0x20c>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	461a      	mov	r2, r3
 800152e:	4b61      	ldr	r3, [pc, #388]	@ (80016b4 <main+0x210>)
 8001530:	601a      	str	r2, [r3, #0]
   		  program = 1;
 8001532:	4b61      	ldr	r3, [pc, #388]	@ (80016b8 <main+0x214>)
 8001534:	2201      	movs	r2, #1
 8001536:	701a      	strb	r2, [r3, #0]
   		  state = 1;
 8001538:	4b5c      	ldr	r3, [pc, #368]	@ (80016ac <main+0x208>)
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]
   		  interruptFlag = 0;
 800153e:	4b5f      	ldr	r3, [pc, #380]	@ (80016bc <main+0x218>)
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
   		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8001544:	2200      	movs	r2, #0
 8001546:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800154a:	4856      	ldr	r0, [pc, #344]	@ (80016a4 <main+0x200>)
 800154c:	f001 fd30 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8001550:	2200      	movs	r2, #0
 8001552:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001556:	4853      	ldr	r0, [pc, #332]	@ (80016a4 <main+0x200>)
 8001558:	f001 fd2a 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(LD10_GPIO_Port, LD10_Pin, 0);
 800155c:	2200      	movs	r2, #0
 800155e:	2110      	movs	r1, #16
 8001560:	484f      	ldr	r0, [pc, #316]	@ (80016a0 <main+0x1fc>)
 8001562:	f001 fd25 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB1_R_GPIO_Port, RGB1_R_Pin, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800156c:	484e      	ldr	r0, [pc, #312]	@ (80016a8 <main+0x204>)
 800156e:	f001 fd1f 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB1_G_GPIO_Port, RGB1_R_Pin, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001578:	484a      	ldr	r0, [pc, #296]	@ (80016a4 <main+0x200>)
 800157a:	f001 fd19 	bl	8002fb0 <HAL_GPIO_WritePin>
   	  }
   	  // przycisk do programu 2
   	   if ((HAL_GPIO_ReadPin(USER_BUTTON_2_GPIO_Port, USER_BUTTON_2_Pin) == GPIO_PIN_RESET)&&(state == 0)) {
 800157e:	2140      	movs	r1, #64	@ 0x40
 8001580:	4847      	ldr	r0, [pc, #284]	@ (80016a0 <main+0x1fc>)
 8001582:	f001 fcfd 	bl	8002f80 <HAL_GPIO_ReadPin>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d12e      	bne.n	80015ea <main+0x146>
 800158c:	4b47      	ldr	r3, [pc, #284]	@ (80016ac <main+0x208>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d12a      	bne.n	80015ea <main+0x146>
   		  counter = progLength[1];
 8001594:	4b46      	ldr	r3, [pc, #280]	@ (80016b0 <main+0x20c>)
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	461a      	mov	r2, r3
 800159a:	4b46      	ldr	r3, [pc, #280]	@ (80016b4 <main+0x210>)
 800159c:	601a      	str	r2, [r3, #0]
   		  program = 2;
 800159e:	4b46      	ldr	r3, [pc, #280]	@ (80016b8 <main+0x214>)
 80015a0:	2202      	movs	r2, #2
 80015a2:	701a      	strb	r2, [r3, #0]
   		  state = 1;
 80015a4:	4b41      	ldr	r3, [pc, #260]	@ (80016ac <main+0x208>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	701a      	strb	r2, [r3, #0]
   		  interruptFlag = 0;
 80015aa:	4b44      	ldr	r3, [pc, #272]	@ (80016bc <main+0x218>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]
   		  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 0);
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b6:	483a      	ldr	r0, [pc, #232]	@ (80016a0 <main+0x1fc>)
 80015b8:	f001 fcfa 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80015bc:	2200      	movs	r2, #0
 80015be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c2:	4838      	ldr	r0, [pc, #224]	@ (80016a4 <main+0x200>)
 80015c4:	f001 fcf4 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(LD10_GPIO_Port, LD10_Pin, 0);
 80015c8:	2200      	movs	r2, #0
 80015ca:	2110      	movs	r1, #16
 80015cc:	4834      	ldr	r0, [pc, #208]	@ (80016a0 <main+0x1fc>)
 80015ce:	f001 fcef 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB2_R_GPIO_Port, RGB2_R_Pin, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015d8:	4831      	ldr	r0, [pc, #196]	@ (80016a0 <main+0x1fc>)
 80015da:	f001 fce9 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB2_G_GPIO_Port, RGB2_G_Pin, 1);
 80015de:	2201      	movs	r2, #1
 80015e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015e4:	4830      	ldr	r0, [pc, #192]	@ (80016a8 <main+0x204>)
 80015e6:	f001 fce3 	bl	8002fb0 <HAL_GPIO_WritePin>
   	  }
   	  // przycisk do programu 3
   	  if ((HAL_GPIO_ReadPin(USER_BUTTON_3_GPIO_Port, USER_BUTTON_3_Pin) == GPIO_PIN_RESET)&&(state == 0)) {
 80015ea:	2120      	movs	r1, #32
 80015ec:	482c      	ldr	r0, [pc, #176]	@ (80016a0 <main+0x1fc>)
 80015ee:	f001 fcc7 	bl	8002f80 <HAL_GPIO_ReadPin>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d139      	bne.n	800166c <main+0x1c8>
 80015f8:	4b2c      	ldr	r3, [pc, #176]	@ (80016ac <main+0x208>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d135      	bne.n	800166c <main+0x1c8>
   		  counter = progLength[2];
 8001600:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <main+0x20c>)
 8001602:	789b      	ldrb	r3, [r3, #2]
 8001604:	461a      	mov	r2, r3
 8001606:	4b2b      	ldr	r3, [pc, #172]	@ (80016b4 <main+0x210>)
 8001608:	601a      	str	r2, [r3, #0]
   		  program = 3;
 800160a:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <main+0x214>)
 800160c:	2203      	movs	r2, #3
 800160e:	701a      	strb	r2, [r3, #0]
   		  state = 1;
 8001610:	4b26      	ldr	r3, [pc, #152]	@ (80016ac <main+0x208>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
   		  interruptFlag = 0;
 8001616:	4b29      	ldr	r3, [pc, #164]	@ (80016bc <main+0x218>)
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
   		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800161c:	2200      	movs	r2, #0
 800161e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001622:	4820      	ldr	r0, [pc, #128]	@ (80016a4 <main+0x200>)
 8001624:	f001 fcc4 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800162e:	481c      	ldr	r0, [pc, #112]	@ (80016a0 <main+0x1fc>)
 8001630:	f001 fcbe 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(LD10_GPIO_Port, LD10_Pin, 0);
 8001634:	2200      	movs	r2, #0
 8001636:	2110      	movs	r1, #16
 8001638:	4819      	ldr	r0, [pc, #100]	@ (80016a0 <main+0x1fc>)
 800163a:	f001 fcb9 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB1_R_GPIO_Port, RGB1_R_Pin, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001644:	4818      	ldr	r0, [pc, #96]	@ (80016a8 <main+0x204>)
 8001646:	f001 fcb3 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB1_G_GPIO_Port, RGB1_G_Pin, 1);
 800164a:	2201      	movs	r2, #1
 800164c:	2180      	movs	r1, #128	@ 0x80
 800164e:	4815      	ldr	r0, [pc, #84]	@ (80016a4 <main+0x200>)
 8001650:	f001 fcae 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB2_R_GPIO_Port, RGB2_R_Pin, 0);
 8001654:	2200      	movs	r2, #0
 8001656:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800165a:	4811      	ldr	r0, [pc, #68]	@ (80016a0 <main+0x1fc>)
 800165c:	f001 fca8 	bl	8002fb0 <HAL_GPIO_WritePin>
   		  HAL_GPIO_WritePin(RGB2_G_GPIO_Port, RGB2_G_Pin, 1);
 8001660:	2201      	movs	r2, #1
 8001662:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001666:	4810      	ldr	r0, [pc, #64]	@ (80016a8 <main+0x204>)
 8001668:	f001 fca2 	bl	8002fb0 <HAL_GPIO_WritePin>
   	  }

   	  	/*const char message[] = "Hello world!\r\n";
   	    HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);*/
   	  switch (program){
 800166c:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <main+0x214>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b03      	cmp	r3, #3
 8001672:	d00c      	beq.n	800168e <main+0x1ea>
 8001674:	2b03      	cmp	r3, #3
 8001676:	dc0d      	bgt.n	8001694 <main+0x1f0>
 8001678:	2b01      	cmp	r3, #1
 800167a:	d002      	beq.n	8001682 <main+0x1de>
 800167c:	2b02      	cmp	r3, #2
 800167e:	d003      	beq.n	8001688 <main+0x1e4>
 8001680:	e008      	b.n	8001694 <main+0x1f0>
   	  case 1: First_program(); 		//egzekucja pierwszego programu
 8001682:	f7ff fd75 	bl	8001170 <First_program>
   	  break;
 8001686:	e008      	b.n	800169a <main+0x1f6>
   	  case 2: Second_program();		//egzekucja drugiego programu
 8001688:	f7ff fdf6 	bl	8001278 <Second_program>
   	  break;
 800168c:	e005      	b.n	800169a <main+0x1f6>
   	  case 3: Third_program();		//egzekucja trzeciego programu
 800168e:	f7ff fea9 	bl	80013e4 <Third_program>
   	  break;
 8001692:	e002      	b.n	800169a <main+0x1f6>
   	  default:
   		  HAL_Delay(50);
 8001694:	2032      	movs	r0, #50	@ 0x32
 8001696:	f000 fd99 	bl	80021cc <HAL_Delay>
   	  if ((HAL_GPIO_ReadPin(USER_BUTTON_1_GPIO_Port, USER_BUTTON_1_Pin) == GPIO_PIN_RESET)&&(state == 0)) {
 800169a:	e739      	b.n	8001510 <main+0x6c>
 800169c:	20000294 	.word	0x20000294
 80016a0:	40020800 	.word	0x40020800
 80016a4:	40020400 	.word	0x40020400
 80016a8:	40020000 	.word	0x40020000
 80016ac:	20000374 	.word	0x20000374
 80016b0:	20000008 	.word	0x20000008
 80016b4:	20000004 	.word	0x20000004
 80016b8:	20000376 	.word	0x20000376
 80016bc:	20000375 	.word	0x20000375

080016c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b094      	sub	sp, #80	@ 0x50
 80016c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c6:	f107 031c 	add.w	r3, r7, #28
 80016ca:	2234      	movs	r2, #52	@ 0x34
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f004 fc87 	bl	8005fe2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d4:	f107 0308 	add.w	r3, r7, #8
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	4b23      	ldr	r3, [pc, #140]	@ (8001778 <SystemClock_Config+0xb8>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	4a22      	ldr	r2, [pc, #136]	@ (8001778 <SystemClock_Config+0xb8>)
 80016ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f4:	4b20      	ldr	r3, [pc, #128]	@ (8001778 <SystemClock_Config+0xb8>)
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001700:	2300      	movs	r3, #0
 8001702:	603b      	str	r3, [r7, #0]
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <SystemClock_Config+0xbc>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800170c:	4a1b      	ldr	r2, [pc, #108]	@ (800177c <SystemClock_Config+0xbc>)
 800170e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <SystemClock_Config+0xbc>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800171c:	603b      	str	r3, [r7, #0]
 800171e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001720:	2302      	movs	r3, #2
 8001722:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001724:	2301      	movs	r3, #1
 8001726:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001728:	2310      	movs	r3, #16
 800172a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800172c:	2300      	movs	r3, #0
 800172e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001730:	f107 031c 	add.w	r3, r7, #28
 8001734:	4618      	mov	r0, r3
 8001736:	f001 ff4b 	bl	80035d0 <HAL_RCC_OscConfig>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001740:	f000 fa2e 	bl	8001ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001744:	230f      	movs	r3, #15
 8001746:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800174c:	2300      	movs	r3, #0
 800174e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	2100      	movs	r1, #0
 800175e:	4618      	mov	r0, r3
 8001760:	f001 fc72 	bl	8003048 <HAL_RCC_ClockConfig>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800176a:	f000 fa19 	bl	8001ba0 <Error_Handler>
  }
}
 800176e:	bf00      	nop
 8001770:	3750      	adds	r7, #80	@ 0x50
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800
 800177c:	40007000 	.word	0x40007000

08001780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001786:	463b      	mov	r3, r7
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001792:	4b21      	ldr	r3, [pc, #132]	@ (8001818 <MX_ADC1_Init+0x98>)
 8001794:	4a21      	ldr	r2, [pc, #132]	@ (800181c <MX_ADC1_Init+0x9c>)
 8001796:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001798:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <MX_ADC1_Init+0x98>)
 800179a:	2200      	movs	r2, #0
 800179c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800179e:	4b1e      	ldr	r3, [pc, #120]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80017a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017b8:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017be:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017c0:	4a17      	ldr	r2, [pc, #92]	@ (8001820 <MX_ADC1_Init+0xa0>)
 80017c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017c4:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80017ca:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017da:	2201      	movs	r2, #1
 80017dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017de:	480e      	ldr	r0, [pc, #56]	@ (8001818 <MX_ADC1_Init+0x98>)
 80017e0:	f000 fd18 	bl	8002214 <HAL_ADC_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80017ea:	f000 f9d9 	bl	8001ba0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80017ee:	230d      	movs	r3, #13
 80017f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017f2:	2301      	movs	r3, #1
 80017f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017fa:	463b      	mov	r3, r7
 80017fc:	4619      	mov	r1, r3
 80017fe:	4806      	ldr	r0, [pc, #24]	@ (8001818 <MX_ADC1_Init+0x98>)
 8001800:	f000 feea 	bl	80025d8 <HAL_ADC_ConfigChannel>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800180a:	f000 f9c9 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	2000024c 	.word	0x2000024c
 800181c:	40012000 	.word	0x40012000
 8001820:	0f000001 	.word	0x0f000001

08001824 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08e      	sub	sp, #56	@ 0x38
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800182a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]
 8001834:	609a      	str	r2, [r3, #8]
 8001836:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001838:	f107 0320 	add.w	r3, r7, #32
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
 8001850:	615a      	str	r2, [r3, #20]
 8001852:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001854:	4b37      	ldr	r3, [pc, #220]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001856:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800185a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 800185c:	4b35      	ldr	r3, [pc, #212]	@ (8001934 <MX_TIM2_Init+0x110>)
 800185e:	220f      	movs	r2, #15
 8001860:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001862:	4b34      	ldr	r3, [pc, #208]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001868:	4b32      	ldr	r3, [pc, #200]	@ (8001934 <MX_TIM2_Init+0x110>)
 800186a:	2263      	movs	r2, #99	@ 0x63
 800186c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186e:	4b31      	ldr	r3, [pc, #196]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001874:	4b2f      	ldr	r3, [pc, #188]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001876:	2200      	movs	r2, #0
 8001878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800187a:	482e      	ldr	r0, [pc, #184]	@ (8001934 <MX_TIM2_Init+0x110>)
 800187c:	f002 f946 	bl	8003b0c <HAL_TIM_Base_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001886:	f000 f98b 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001890:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001894:	4619      	mov	r1, r3
 8001896:	4827      	ldr	r0, [pc, #156]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001898:	f002 fd6a 	bl	8004370 <HAL_TIM_ConfigClockSource>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80018a2:	f000 f97d 	bl	8001ba0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80018a6:	4823      	ldr	r0, [pc, #140]	@ (8001934 <MX_TIM2_Init+0x110>)
 80018a8:	f002 fa1f 	bl	8003cea <HAL_TIM_PWM_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80018b2:	f000 f975 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b6:	2300      	movs	r3, #0
 80018b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018be:	f107 0320 	add.w	r3, r7, #32
 80018c2:	4619      	mov	r1, r3
 80018c4:	481b      	ldr	r0, [pc, #108]	@ (8001934 <MX_TIM2_Init+0x110>)
 80018c6:	f003 f95f 	bl	8004b88 <HAL_TIMEx_MasterConfigSynchronization>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80018d0:	f000 f966 	bl	8001ba0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018d4:	2360      	movs	r3, #96	@ 0x60
 80018d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018e4:	1d3b      	adds	r3, r7, #4
 80018e6:	2200      	movs	r2, #0
 80018e8:	4619      	mov	r1, r3
 80018ea:	4812      	ldr	r0, [pc, #72]	@ (8001934 <MX_TIM2_Init+0x110>)
 80018ec:	f002 fc7e 	bl	80041ec <HAL_TIM_PWM_ConfigChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80018f6:	f000 f953 	bl	8001ba0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	2204      	movs	r2, #4
 80018fe:	4619      	mov	r1, r3
 8001900:	480c      	ldr	r0, [pc, #48]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001902:	f002 fc73 	bl	80041ec <HAL_TIM_PWM_ConfigChannel>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800190c:	f000 f948 	bl	8001ba0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	2208      	movs	r2, #8
 8001914:	4619      	mov	r1, r3
 8001916:	4807      	ldr	r0, [pc, #28]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001918:	f002 fc68 	bl	80041ec <HAL_TIM_PWM_ConfigChannel>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8001922:	f000 f93d 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001926:	4803      	ldr	r0, [pc, #12]	@ (8001934 <MX_TIM2_Init+0x110>)
 8001928:	f000 f9f0 	bl	8001d0c <HAL_TIM_MspPostInit>

}
 800192c:	bf00      	nop
 800192e:	3738      	adds	r7, #56	@ 0x38
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000294 	.word	0x20000294

08001938 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193e:	f107 0308 	add.w	r3, r7, #8
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194c:	463b      	mov	r3, r7
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001954:	4b1d      	ldr	r3, [pc, #116]	@ (80019cc <MX_TIM3_Init+0x94>)
 8001956:	4a1e      	ldr	r2, [pc, #120]	@ (80019d0 <MX_TIM3_Init+0x98>)
 8001958:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4000-1;
 800195a:	4b1c      	ldr	r3, [pc, #112]	@ (80019cc <MX_TIM3_Init+0x94>)
 800195c:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001960:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b1a      	ldr	r3, [pc, #104]	@ (80019cc <MX_TIM3_Init+0x94>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000-1;
 8001968:	4b18      	ldr	r3, [pc, #96]	@ (80019cc <MX_TIM3_Init+0x94>)
 800196a:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800196e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001970:	4b16      	ldr	r3, [pc, #88]	@ (80019cc <MX_TIM3_Init+0x94>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001976:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <MX_TIM3_Init+0x94>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800197c:	4813      	ldr	r0, [pc, #76]	@ (80019cc <MX_TIM3_Init+0x94>)
 800197e:	f002 f8c5 	bl	8003b0c <HAL_TIM_Base_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001988:	f000 f90a 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800198c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001990:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001992:	f107 0308 	add.w	r3, r7, #8
 8001996:	4619      	mov	r1, r3
 8001998:	480c      	ldr	r0, [pc, #48]	@ (80019cc <MX_TIM3_Init+0x94>)
 800199a:	f002 fce9 	bl	8004370 <HAL_TIM_ConfigClockSource>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80019a4:	f000 f8fc 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a8:	2300      	movs	r3, #0
 80019aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019b0:	463b      	mov	r3, r7
 80019b2:	4619      	mov	r1, r3
 80019b4:	4805      	ldr	r0, [pc, #20]	@ (80019cc <MX_TIM3_Init+0x94>)
 80019b6:	f003 f8e7 	bl	8004b88 <HAL_TIMEx_MasterConfigSynchronization>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80019c0:	f000 f8ee 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019c4:	bf00      	nop
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200002dc 	.word	0x200002dc
 80019d0:	40000400 	.word	0x40000400

080019d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019d8:	4b11      	ldr	r3, [pc, #68]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 80019da:	4a12      	ldr	r2, [pc, #72]	@ (8001a24 <MX_USART2_UART_Init+0x50>)
 80019dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019de:	4b10      	ldr	r3, [pc, #64]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 80019e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019f8:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 80019fa:	220c      	movs	r2, #12
 80019fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fe:	4b08      	ldr	r3, [pc, #32]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a04:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a0a:	4805      	ldr	r0, [pc, #20]	@ (8001a20 <MX_USART2_UART_Init+0x4c>)
 8001a0c:	f003 f94c 	bl	8004ca8 <HAL_UART_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a16:	f000 f8c3 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000324 	.word	0x20000324
 8001a24:	40004400 	.word	0x40004400

08001a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
 8001a3c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	4b47      	ldr	r3, [pc, #284]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a46      	ldr	r2, [pc, #280]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a48:	f043 0304 	orr.w	r3, r3, #4
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b44      	ldr	r3, [pc, #272]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	4b40      	ldr	r3, [pc, #256]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	4a3f      	ldr	r2, [pc, #252]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	603b      	str	r3, [r7, #0]
 8001a7a:	4b39      	ldr	r3, [pc, #228]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	4a38      	ldr	r2, [pc, #224]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a80:	f043 0302 	orr.w	r3, r3, #2
 8001a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a86:	4b36      	ldr	r3, [pc, #216]	@ (8001b60 <MX_GPIO_Init+0x138>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	603b      	str	r3, [r7, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RGB1_B_Pin|LD10_Pin|LD1_Pin|RGB2_R_Pin, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	f241 2114 	movw	r1, #4628	@ 0x1214
 8001a98:	4832      	ldr	r0, [pc, #200]	@ (8001b64 <MX_GPIO_Init+0x13c>)
 8001a9a:	f001 fa89 	bl	8002fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|SevSegD_Pin|SevSegE_Pin|D4_Pin
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f64e 7120 	movw	r1, #61216	@ 0xef20
 8001aa4:	4830      	ldr	r0, [pc, #192]	@ (8001b68 <MX_GPIO_Init+0x140>)
 8001aa6:	f001 fa83 	bl	8002fb0 <HAL_GPIO_WritePin>
                          |BUZZER_Pin|RGB2_G_Pin|RGB2_B_Pin|RGB1_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevSegF_Pin|SevSegA_Pin|D1_Pin|SevSegB_Pin
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f24f 31b6 	movw	r1, #62390	@ 0xf3b6
 8001ab0:	482e      	ldr	r0, [pc, #184]	@ (8001b6c <MX_GPIO_Init+0x144>)
 8001ab2:	f001 fa7d 	bl	8002fb0 <HAL_GPIO_WritePin>
                          |D3_Pin|D2_Pin|SevSegC_Pin|SevSegG_Pin
                          |RGB1_G_Pin|LD2_Pin|LD3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STM_BUTTON_Pin USER_BUTTON_3_Pin USER_BUTTON_2_Pin USER_BUTTON_1_Pin
                           USER_BUTTON_CONFIRM_Pin */
  GPIO_InitStruct.Pin = STM_BUTTON_Pin|USER_BUTTON_3_Pin|USER_BUTTON_2_Pin|USER_BUTTON_1_Pin
 8001ab6:	f242 5360 	movw	r3, #9568	@ 0x2560
 8001aba:	60fb      	str	r3, [r7, #12]
                          |USER_BUTTON_CONFIRM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4826      	ldr	r0, [pc, #152]	@ (8001b64 <MX_GPIO_Init+0x13c>)
 8001acc:	f001 f8c4 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : RGB1_B_Pin LD10_Pin LD1_Pin RGB2_R_Pin */
  GPIO_InitStruct.Pin = RGB1_B_Pin|LD10_Pin|LD1_Pin|RGB2_R_Pin;
 8001ad0:	f241 2314 	movw	r3, #4628	@ 0x1214
 8001ad4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae2:	f107 030c 	add.w	r3, r7, #12
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	481e      	ldr	r0, [pc, #120]	@ (8001b64 <MX_GPIO_Init+0x13c>)
 8001aea:	f001 f8b5 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 SevSegD_Pin SevSegE_Pin D4_Pin
                           BUZZER_Pin RGB2_G_Pin RGB2_B_Pin RGB1_R_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|SevSegD_Pin|SevSegE_Pin|D4_Pin
 8001aee:	f64e 7320 	movw	r3, #61216	@ 0xef20
 8001af2:	60fb      	str	r3, [r7, #12]
                          |BUZZER_Pin|RGB2_G_Pin|RGB2_B_Pin|RGB1_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	4619      	mov	r1, r3
 8001b06:	4818      	ldr	r0, [pc, #96]	@ (8001b68 <MX_GPIO_Init+0x140>)
 8001b08:	f001 f8a6 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : SevSegF_Pin SevSegA_Pin D1_Pin SevSegB_Pin
                           D3_Pin D2_Pin SevSegC_Pin SevSegG_Pin
                           RGB1_G_Pin LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = SevSegF_Pin|SevSegA_Pin|D1_Pin|SevSegB_Pin
 8001b0c:	f24f 33b6 	movw	r3, #62390	@ 0xf3b6
 8001b10:	60fb      	str	r3, [r7, #12]
                          |D3_Pin|D2_Pin|SevSegC_Pin|SevSegG_Pin
                          |RGB1_G_Pin|LD2_Pin|LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b12:	2301      	movs	r3, #1
 8001b14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1e:	f107 030c 	add.w	r3, r7, #12
 8001b22:	4619      	mov	r1, r3
 8001b24:	4811      	ldr	r0, [pc, #68]	@ (8001b6c <MX_GPIO_Init+0x144>)
 8001b26:	f001 f897 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_BUTTON_Pin */
  GPIO_InitStruct.Pin = RESET_BUTTON_Pin;
 8001b2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RESET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001b3a:	f107 030c 	add.w	r3, r7, #12
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4809      	ldr	r0, [pc, #36]	@ (8001b68 <MX_GPIO_Init+0x140>)
 8001b42:	f001 f889 	bl	8002c58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b46:	2200      	movs	r2, #0
 8001b48:	2100      	movs	r1, #0
 8001b4a:	2028      	movs	r0, #40	@ 0x28
 8001b4c:	f001 f84d 	bl	8002bea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b50:	2028      	movs	r0, #40	@ 0x28
 8001b52:	f001 f866 	bl	8002c22 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b56:	bf00      	nop
 8001b58:	3720      	adds	r7, #32
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020000 	.word	0x40020000
 8001b6c:	40020400 	.word	0x40020400

08001b70 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_12) {
 8001b7a:	88fb      	ldrh	r3, [r7, #6]
 8001b7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b80:	d106      	bne.n	8001b90 <HAL_GPIO_EXTI_Callback+0x20>
		interruptFlag = 1;
 8001b82:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <HAL_GPIO_EXTI_Callback+0x28>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001b88:	2120      	movs	r1, #32
 8001b8a:	4804      	ldr	r0, [pc, #16]	@ (8001b9c <HAL_GPIO_EXTI_Callback+0x2c>)
 8001b8c:	f001 fa29 	bl	8002fe2 <HAL_GPIO_TogglePin>
	  }
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000375 	.word	0x20000375
 8001b9c:	40020000 	.word	0x40020000

08001ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba4:	b672      	cpsid	i
}
 8001ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <Error_Handler+0x8>

08001bac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
 8001bb6:	4b10      	ldr	r3, [pc, #64]	@ (8001bf8 <HAL_MspInit+0x4c>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bba:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf8 <HAL_MspInit+0x4c>)
 8001bbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <HAL_MspInit+0x4c>)
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bca:	607b      	str	r3, [r7, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]
 8001bd2:	4b09      	ldr	r3, [pc, #36]	@ (8001bf8 <HAL_MspInit+0x4c>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	4a08      	ldr	r2, [pc, #32]	@ (8001bf8 <HAL_MspInit+0x4c>)
 8001bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bde:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <HAL_MspInit+0x4c>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be6:	603b      	str	r3, [r7, #0]
 8001be8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bea:	bf00      	nop
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	40023800 	.word	0x40023800

08001bfc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	@ 0x28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a17      	ldr	r2, [pc, #92]	@ (8001c78 <HAL_ADC_MspInit+0x7c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d127      	bne.n	8001c6e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <HAL_ADC_MspInit+0x80>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	4a15      	ldr	r2, [pc, #84]	@ (8001c7c <HAL_ADC_MspInit+0x80>)
 8001c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c2e:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <HAL_ADC_MspInit+0x80>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <HAL_ADC_MspInit+0x80>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	4a0e      	ldr	r2, [pc, #56]	@ (8001c7c <HAL_ADC_MspInit+0x80>)
 8001c44:	f043 0304 	orr.w	r3, r3, #4
 8001c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <HAL_ADC_MspInit+0x80>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c56:	2308      	movs	r3, #8
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <HAL_ADC_MspInit+0x84>)
 8001c6a:	f000 fff5 	bl	8002c58 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c6e:	bf00      	nop
 8001c70:	3728      	adds	r7, #40	@ 0x28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40012000 	.word	0x40012000
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40020800 	.word	0x40020800

08001c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c94:	d116      	bne.n	8001cc4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d04 <HAL_TIM_Base_MspInit+0x80>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9e:	4a19      	ldr	r2, [pc, #100]	@ (8001d04 <HAL_TIM_Base_MspInit+0x80>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca6:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <HAL_TIM_Base_MspInit+0x80>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	201c      	movs	r0, #28
 8001cb8:	f000 ff97 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cbc:	201c      	movs	r0, #28
 8001cbe:	f000 ffb0 	bl	8002c22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001cc2:	e01a      	b.n	8001cfa <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0f      	ldr	r2, [pc, #60]	@ (8001d08 <HAL_TIM_Base_MspInit+0x84>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d115      	bne.n	8001cfa <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <HAL_TIM_Base_MspInit+0x80>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	4a0b      	ldr	r2, [pc, #44]	@ (8001d04 <HAL_TIM_Base_MspInit+0x80>)
 8001cd8:	f043 0302 	orr.w	r3, r3, #2
 8001cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cde:	4b09      	ldr	r3, [pc, #36]	@ (8001d04 <HAL_TIM_Base_MspInit+0x80>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	60bb      	str	r3, [r7, #8]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	201d      	movs	r0, #29
 8001cf0:	f000 ff7b 	bl	8002bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cf4:	201d      	movs	r0, #29
 8001cf6:	f000 ff94 	bl	8002c22 <HAL_NVIC_EnableIRQ>
}
 8001cfa:	bf00      	nop
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40000400 	.word	0x40000400

08001d0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	@ 0x28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d2c:	d13c      	bne.n	8001da8 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	4b1f      	ldr	r3, [pc, #124]	@ (8001db0 <HAL_TIM_MspPostInit+0xa4>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	4a1e      	ldr	r2, [pc, #120]	@ (8001db0 <HAL_TIM_MspPostInit+0xa4>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001db0 <HAL_TIM_MspPostInit+0xa4>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <HAL_TIM_MspPostInit+0xa4>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a17      	ldr	r2, [pc, #92]	@ (8001db0 <HAL_TIM_MspPostInit+0xa4>)
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <HAL_TIM_MspPostInit+0xa4>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d66:	2303      	movs	r3, #3
 8001d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d76:	2301      	movs	r3, #1
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480c      	ldr	r0, [pc, #48]	@ (8001db4 <HAL_TIM_MspPostInit+0xa8>)
 8001d82:	f000 ff69 	bl	8002c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	4805      	ldr	r0, [pc, #20]	@ (8001db8 <HAL_TIM_MspPostInit+0xac>)
 8001da4:	f000 ff58 	bl	8002c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001da8:	bf00      	nop
 8001daa:	3728      	adds	r7, #40	@ 0x28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40023800 	.word	0x40023800
 8001db4:	40020000 	.word	0x40020000
 8001db8:	40020400 	.word	0x40020400

08001dbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	@ 0x28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	@ (8001e40 <HAL_UART_MspInit+0x84>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d12b      	bne.n	8001e36 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	4a17      	ldr	r2, [pc, #92]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dee:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	4a10      	ldr	r2, [pc, #64]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e44 <HAL_UART_MspInit+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e16:	230c      	movs	r3, #12
 8001e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e26:	2307      	movs	r3, #7
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4805      	ldr	r0, [pc, #20]	@ (8001e48 <HAL_UART_MspInit+0x8c>)
 8001e32:	f000 ff11 	bl	8002c58 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e36:	bf00      	nop
 8001e38:	3728      	adds	r7, #40	@ 0x28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40004400 	.word	0x40004400
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020000 	.word	0x40020000

08001e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <NMI_Handler+0x4>

08001e54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <HardFault_Handler+0x4>

08001e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <MemManage_Handler+0x4>

08001e64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <BusFault_Handler+0x4>

08001e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <UsageFault_Handler+0x4>

08001e74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea2:	f000 f973 	bl	800218c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001eb0:	4802      	ldr	r0, [pc, #8]	@ (8001ebc <TIM2_IRQHandler+0x10>)
 8001eb2:	f002 f8ab 	bl	800400c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000294 	.word	0x20000294

08001ec0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ec4:	4802      	ldr	r0, [pc, #8]	@ (8001ed0 <TIM3_IRQHandler+0x10>)
 8001ec6:	f002 f8a1 	bl	800400c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200002dc 	.word	0x200002dc

08001ed4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RESET_BUTTON_Pin);
 8001ed8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001edc:	f001 f89c 	bl	8003018 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return 1;
 8001ee8:	2301      	movs	r3, #1
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_kill>:

int _kill(int pid, int sig)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001efe:	f004 f8c3 	bl	8006088 <__errno>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2216      	movs	r2, #22
 8001f06:	601a      	str	r2, [r3, #0]
  return -1;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <_exit>:

void _exit (int status)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff ffe7 	bl	8001ef4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f26:	bf00      	nop
 8001f28:	e7fd      	b.n	8001f26 <_exit+0x12>

08001f2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b086      	sub	sp, #24
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	e00a      	b.n	8001f52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f3c:	f3af 8000 	nop.w
 8001f40:	4601      	mov	r1, r0
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	1c5a      	adds	r2, r3, #1
 8001f46:	60ba      	str	r2, [r7, #8]
 8001f48:	b2ca      	uxtb	r2, r1
 8001f4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	dbf0      	blt.n	8001f3c <_read+0x12>
  }

  return len;
 8001f5a:	687b      	ldr	r3, [r7, #4]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	e009      	b.n	8001f8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	1c5a      	adds	r2, r3, #1
 8001f7a:	60ba      	str	r2, [r7, #8]
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	3301      	adds	r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	dbf1      	blt.n	8001f76 <_write+0x12>
  }
  return len;
 8001f92:	687b      	ldr	r3, [r7, #4]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3718      	adds	r7, #24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <_close>:

int _close(int file)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fc4:	605a      	str	r2, [r3, #4]
  return 0;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_isatty>:

int _isatty(int file)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fdc:	2301      	movs	r3, #1
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b085      	sub	sp, #20
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800200c:	4a14      	ldr	r2, [pc, #80]	@ (8002060 <_sbrk+0x5c>)
 800200e:	4b15      	ldr	r3, [pc, #84]	@ (8002064 <_sbrk+0x60>)
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002018:	4b13      	ldr	r3, [pc, #76]	@ (8002068 <_sbrk+0x64>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002020:	4b11      	ldr	r3, [pc, #68]	@ (8002068 <_sbrk+0x64>)
 8002022:	4a12      	ldr	r2, [pc, #72]	@ (800206c <_sbrk+0x68>)
 8002024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002026:	4b10      	ldr	r3, [pc, #64]	@ (8002068 <_sbrk+0x64>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	429a      	cmp	r2, r3
 8002032:	d207      	bcs.n	8002044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002034:	f004 f828 	bl	8006088 <__errno>
 8002038:	4603      	mov	r3, r0
 800203a:	220c      	movs	r2, #12
 800203c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800203e:	f04f 33ff 	mov.w	r3, #4294967295
 8002042:	e009      	b.n	8002058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002044:	4b08      	ldr	r3, [pc, #32]	@ (8002068 <_sbrk+0x64>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800204a:	4b07      	ldr	r3, [pc, #28]	@ (8002068 <_sbrk+0x64>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4413      	add	r3, r2
 8002052:	4a05      	ldr	r2, [pc, #20]	@ (8002068 <_sbrk+0x64>)
 8002054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002056:	68fb      	ldr	r3, [r7, #12]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20020000 	.word	0x20020000
 8002064:	00000400 	.word	0x00000400
 8002068:	2000037c 	.word	0x2000037c
 800206c:	200004d0 	.word	0x200004d0

08002070 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <SystemInit+0x20>)
 8002076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800207a:	4a05      	ldr	r2, [pc, #20]	@ (8002090 <SystemInit+0x20>)
 800207c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002080:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002094:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002098:	f7ff ffea 	bl	8002070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800209c:	480c      	ldr	r0, [pc, #48]	@ (80020d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800209e:	490d      	ldr	r1, [pc, #52]	@ (80020d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020a0:	4a0d      	ldr	r2, [pc, #52]	@ (80020d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a4:	e002      	b.n	80020ac <LoopCopyDataInit>

080020a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020aa:	3304      	adds	r3, #4

080020ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b0:	d3f9      	bcc.n	80020a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b2:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020b4:	4c0a      	ldr	r4, [pc, #40]	@ (80020e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b8:	e001      	b.n	80020be <LoopFillZerobss>

080020ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020bc:	3204      	adds	r2, #4

080020be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c0:	d3fb      	bcc.n	80020ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80020c2:	f003 ffe7 	bl	8006094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020c6:	f7ff f9ed 	bl	80014a4 <main>
  bx  lr    
 80020ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020d4:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 80020d8:	08008530 	.word	0x08008530
  ldr r2, =_sbss
 80020dc:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 80020e0:	200004d0 	.word	0x200004d0

080020e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020e4:	e7fe      	b.n	80020e4 <ADC_IRQHandler>
	...

080020e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002128 <HAL_Init+0x40>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002128 <HAL_Init+0x40>)
 80020f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002128 <HAL_Init+0x40>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <HAL_Init+0x40>)
 80020fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002102:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002104:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <HAL_Init+0x40>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a07      	ldr	r2, [pc, #28]	@ (8002128 <HAL_Init+0x40>)
 800210a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800210e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002110:	2003      	movs	r0, #3
 8002112:	f000 fd5f 	bl	8002bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002116:	200f      	movs	r0, #15
 8002118:	f000 f808 	bl	800212c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800211c:	f7ff fd46 	bl	8001bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023c00 	.word	0x40023c00

0800212c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002134:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <HAL_InitTick+0x54>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b12      	ldr	r3, [pc, #72]	@ (8002184 <HAL_InitTick+0x58>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	4619      	mov	r1, r3
 800213e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002142:	fbb3 f3f1 	udiv	r3, r3, r1
 8002146:	fbb2 f3f3 	udiv	r3, r2, r3
 800214a:	4618      	mov	r0, r3
 800214c:	f000 fd77 	bl	8002c3e <HAL_SYSTICK_Config>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e00e      	b.n	8002178 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b0f      	cmp	r3, #15
 800215e:	d80a      	bhi.n	8002176 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002160:	2200      	movs	r2, #0
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	f04f 30ff 	mov.w	r0, #4294967295
 8002168:	f000 fd3f 	bl	8002bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800216c:	4a06      	ldr	r2, [pc, #24]	@ (8002188 <HAL_InitTick+0x5c>)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	e000      	b.n	8002178 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	2000005c 	.word	0x2000005c
 8002184:	20000064 	.word	0x20000064
 8002188:	20000060 	.word	0x20000060

0800218c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <HAL_IncTick+0x20>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	461a      	mov	r2, r3
 8002196:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_IncTick+0x24>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4413      	add	r3, r2
 800219c:	4a04      	ldr	r2, [pc, #16]	@ (80021b0 <HAL_IncTick+0x24>)
 800219e:	6013      	str	r3, [r2, #0]
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000064 	.word	0x20000064
 80021b0:	20000380 	.word	0x20000380

080021b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return uwTick;
 80021b8:	4b03      	ldr	r3, [pc, #12]	@ (80021c8 <HAL_GetTick+0x14>)
 80021ba:	681b      	ldr	r3, [r3, #0]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	20000380 	.word	0x20000380

080021cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021d4:	f7ff ffee 	bl	80021b4 <HAL_GetTick>
 80021d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e4:	d005      	beq.n	80021f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <HAL_Delay+0x44>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021f2:	bf00      	nop
 80021f4:	f7ff ffde 	bl	80021b4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	429a      	cmp	r2, r3
 8002202:	d8f7      	bhi.n	80021f4 <HAL_Delay+0x28>
  {
  }
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000064 	.word	0x20000064

08002214 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e033      	b.n	8002292 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	2b00      	cmp	r3, #0
 8002230:	d109      	bne.n	8002246 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff fce2 	bl	8001bfc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	2b00      	cmp	r3, #0
 8002250:	d118      	bne.n	8002284 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002256:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800225a:	f023 0302 	bic.w	r3, r3, #2
 800225e:	f043 0202 	orr.w	r2, r3, #2
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 fae8 	bl	800283c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002276:	f023 0303 	bic.w	r3, r3, #3
 800227a:	f043 0201 	orr.w	r2, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	641a      	str	r2, [r3, #64]	@ 0x40
 8002282:	e001      	b.n	8002288 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d101      	bne.n	80022b6 <HAL_ADC_Start+0x1a>
 80022b2:	2302      	movs	r3, #2
 80022b4:	e0b2      	b.n	800241c <HAL_ADC_Start+0x180>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d018      	beq.n	80022fe <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 0201 	orr.w	r2, r2, #1
 80022da:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022dc:	4b52      	ldr	r3, [pc, #328]	@ (8002428 <HAL_ADC_Start+0x18c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a52      	ldr	r2, [pc, #328]	@ (800242c <HAL_ADC_Start+0x190>)
 80022e2:	fba2 2303 	umull	r2, r3, r2, r3
 80022e6:	0c9a      	lsrs	r2, r3, #18
 80022e8:	4613      	mov	r3, r2
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	4413      	add	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022f0:	e002      	b.n	80022f8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f9      	bne.n	80022f2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b01      	cmp	r3, #1
 800230a:	d17a      	bne.n	8002402 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002310:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002314:	f023 0301 	bic.w	r3, r3, #1
 8002318:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800232a:	2b00      	cmp	r3, #0
 800232c:	d007      	beq.n	800233e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002336:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800234a:	d106      	bne.n	800235a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002350:	f023 0206 	bic.w	r2, r3, #6
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	645a      	str	r2, [r3, #68]	@ 0x44
 8002358:	e002      	b.n	8002360 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002368:	4b31      	ldr	r3, [pc, #196]	@ (8002430 <HAL_ADC_Start+0x194>)
 800236a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002374:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	2b00      	cmp	r3, #0
 8002380:	d12a      	bne.n	80023d8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a2b      	ldr	r2, [pc, #172]	@ (8002434 <HAL_ADC_Start+0x198>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d015      	beq.n	80023b8 <HAL_ADC_Start+0x11c>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a29      	ldr	r2, [pc, #164]	@ (8002438 <HAL_ADC_Start+0x19c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d105      	bne.n	80023a2 <HAL_ADC_Start+0x106>
 8002396:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <HAL_ADC_Start+0x194>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 031f 	and.w	r3, r3, #31
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00a      	beq.n	80023b8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a25      	ldr	r2, [pc, #148]	@ (800243c <HAL_ADC_Start+0x1a0>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d136      	bne.n	800241a <HAL_ADC_Start+0x17e>
 80023ac:	4b20      	ldr	r3, [pc, #128]	@ (8002430 <HAL_ADC_Start+0x194>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d130      	bne.n	800241a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d129      	bne.n	800241a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023d4:	609a      	str	r2, [r3, #8]
 80023d6:	e020      	b.n	800241a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a15      	ldr	r2, [pc, #84]	@ (8002434 <HAL_ADC_Start+0x198>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d11b      	bne.n	800241a <HAL_ADC_Start+0x17e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d114      	bne.n	800241a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	e00b      	b.n	800241a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f043 0210 	orr.w	r2, r3, #16
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f043 0201 	orr.w	r2, r3, #1
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	2000005c 	.word	0x2000005c
 800242c:	431bde83 	.word	0x431bde83
 8002430:	40012300 	.word	0x40012300
 8002434:	40012000 	.word	0x40012000
 8002438:	40012100 	.word	0x40012100
 800243c:	40012200 	.word	0x40012200

08002440 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_ADC_Stop+0x16>
 8002452:	2302      	movs	r3, #2
 8002454:	e021      	b.n	800249a <HAL_ADC_Stop+0x5a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0201 	bic.w	r2, r2, #1
 800246c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d109      	bne.n	8002490 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002480:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002484:	f023 0301 	bic.w	r3, r3, #1
 8002488:	f043 0201 	orr.w	r2, r3, #1
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b084      	sub	sp, #16
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
 80024ae:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c2:	d113      	bne.n	80024ec <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024d2:	d10b      	bne.n	80024ec <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d8:	f043 0220 	orr.w	r2, r3, #32
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e063      	b.n	80025b4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80024ec:	f7ff fe62 	bl	80021b4 <HAL_GetTick>
 80024f0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024f2:	e021      	b.n	8002538 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024fa:	d01d      	beq.n	8002538 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d007      	beq.n	8002512 <HAL_ADC_PollForConversion+0x6c>
 8002502:	f7ff fe57 	bl	80021b4 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d212      	bcs.n	8002538 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b02      	cmp	r3, #2
 800251e:	d00b      	beq.n	8002538 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	f043 0204 	orr.w	r2, r3, #4
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e03d      	b.n	80025b4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b02      	cmp	r3, #2
 8002544:	d1d6      	bne.n	80024f4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f06f 0212 	mvn.w	r2, #18
 800254e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d123      	bne.n	80025b2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800256e:	2b00      	cmp	r3, #0
 8002570:	d11f      	bne.n	80025b2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002578:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800257c:	2b00      	cmp	r3, #0
 800257e:	d006      	beq.n	800258e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800258a:	2b00      	cmp	r3, #0
 800258c:	d111      	bne.n	80025b2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d105      	bne.n	80025b2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	f043 0201 	orr.w	r2, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
	...

080025d8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d101      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x1c>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e113      	b.n	800281c <HAL_ADC_ConfigChannel+0x244>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b09      	cmp	r3, #9
 8002602:	d925      	bls.n	8002650 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68d9      	ldr	r1, [r3, #12]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	461a      	mov	r2, r3
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	3b1e      	subs	r3, #30
 800261a:	2207      	movs	r2, #7
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43da      	mvns	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	400a      	ands	r2, r1
 8002628:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68d9      	ldr	r1, [r3, #12]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	b29b      	uxth	r3, r3
 800263a:	4618      	mov	r0, r3
 800263c:	4603      	mov	r3, r0
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4403      	add	r3, r0
 8002642:	3b1e      	subs	r3, #30
 8002644:	409a      	lsls	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	430a      	orrs	r2, r1
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	e022      	b.n	8002696 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6919      	ldr	r1, [r3, #16]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	b29b      	uxth	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	4613      	mov	r3, r2
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	4413      	add	r3, r2
 8002664:	2207      	movs	r2, #7
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	400a      	ands	r2, r1
 8002672:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6919      	ldr	r1, [r3, #16]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	4618      	mov	r0, r3
 8002686:	4603      	mov	r3, r0
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	4403      	add	r3, r0
 800268c:	409a      	lsls	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b06      	cmp	r3, #6
 800269c:	d824      	bhi.n	80026e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3b05      	subs	r3, #5
 80026b0:	221f      	movs	r2, #31
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43da      	mvns	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	400a      	ands	r2, r1
 80026be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	4618      	mov	r0, r3
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	3b05      	subs	r3, #5
 80026da:	fa00 f203 	lsl.w	r2, r0, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80026e6:	e04c      	b.n	8002782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b0c      	cmp	r3, #12
 80026ee:	d824      	bhi.n	800273a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	4613      	mov	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	4413      	add	r3, r2
 8002700:	3b23      	subs	r3, #35	@ 0x23
 8002702:	221f      	movs	r2, #31
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43da      	mvns	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	400a      	ands	r2, r1
 8002710:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	b29b      	uxth	r3, r3
 800271e:	4618      	mov	r0, r3
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	3b23      	subs	r3, #35	@ 0x23
 800272c:	fa00 f203 	lsl.w	r2, r0, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	631a      	str	r2, [r3, #48]	@ 0x30
 8002738:	e023      	b.n	8002782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	3b41      	subs	r3, #65	@ 0x41
 800274c:	221f      	movs	r2, #31
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	400a      	ands	r2, r1
 800275a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	b29b      	uxth	r3, r3
 8002768:	4618      	mov	r0, r3
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	3b41      	subs	r3, #65	@ 0x41
 8002776:	fa00 f203 	lsl.w	r2, r0, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002782:	4b29      	ldr	r3, [pc, #164]	@ (8002828 <HAL_ADC_ConfigChannel+0x250>)
 8002784:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a28      	ldr	r2, [pc, #160]	@ (800282c <HAL_ADC_ConfigChannel+0x254>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d10f      	bne.n	80027b0 <HAL_ADC_ConfigChannel+0x1d8>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b12      	cmp	r3, #18
 8002796:	d10b      	bne.n	80027b0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a1d      	ldr	r2, [pc, #116]	@ (800282c <HAL_ADC_ConfigChannel+0x254>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d12b      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x23a>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a1c      	ldr	r2, [pc, #112]	@ (8002830 <HAL_ADC_ConfigChannel+0x258>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d003      	beq.n	80027cc <HAL_ADC_ConfigChannel+0x1f4>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2b11      	cmp	r3, #17
 80027ca:	d122      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a11      	ldr	r2, [pc, #68]	@ (8002830 <HAL_ADC_ConfigChannel+0x258>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d111      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027ee:	4b11      	ldr	r3, [pc, #68]	@ (8002834 <HAL_ADC_ConfigChannel+0x25c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a11      	ldr	r2, [pc, #68]	@ (8002838 <HAL_ADC_ConfigChannel+0x260>)
 80027f4:	fba2 2303 	umull	r2, r3, r2, r3
 80027f8:	0c9a      	lsrs	r2, r3, #18
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002804:	e002      	b.n	800280c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	3b01      	subs	r3, #1
 800280a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f9      	bne.n	8002806 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	40012300 	.word	0x40012300
 800282c:	40012000 	.word	0x40012000
 8002830:	10000012 	.word	0x10000012
 8002834:	2000005c 	.word	0x2000005c
 8002838:	431bde83 	.word	0x431bde83

0800283c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002844:	4b79      	ldr	r3, [pc, #484]	@ (8002a2c <ADC_Init+0x1f0>)
 8002846:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	431a      	orrs	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002870:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6859      	ldr	r1, [r3, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	021a      	lsls	r2, r3, #8
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	430a      	orrs	r2, r1
 8002884:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002894:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6859      	ldr	r1, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6899      	ldr	r1, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ce:	4a58      	ldr	r2, [pc, #352]	@ (8002a30 <ADC_Init+0x1f4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d022      	beq.n	800291a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6899      	ldr	r1, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002904:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6899      	ldr	r1, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	e00f      	b.n	800293a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689a      	ldr	r2, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002928:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002938:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0202 	bic.w	r2, r2, #2
 8002948:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6899      	ldr	r1, [r3, #8]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	7e1b      	ldrb	r3, [r3, #24]
 8002954:	005a      	lsls	r2, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d01b      	beq.n	80029a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002976:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002986:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6859      	ldr	r1, [r3, #4]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	3b01      	subs	r3, #1
 8002994:	035a      	lsls	r2, r3, #13
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	e007      	b.n	80029b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80029be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	051a      	lsls	r2, r3, #20
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6899      	ldr	r1, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029f2:	025a      	lsls	r2, r3, #9
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6899      	ldr	r1, [r3, #8]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	029a      	lsls	r2, r3, #10
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	609a      	str	r2, [r3, #8]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	40012300 	.word	0x40012300
 8002a30:	0f000001 	.word	0x0f000001

08002a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a44:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <__NVIC_SetPriorityGrouping+0x44>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a50:	4013      	ands	r3, r2
 8002a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a66:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <__NVIC_SetPriorityGrouping+0x44>)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	60d3      	str	r3, [r2, #12]
}
 8002a6c:	bf00      	nop
 8002a6e:	3714      	adds	r7, #20
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a80:	4b04      	ldr	r3, [pc, #16]	@ (8002a94 <__NVIC_GetPriorityGrouping+0x18>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	0a1b      	lsrs	r3, r3, #8
 8002a86:	f003 0307 	and.w	r3, r3, #7
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	db0b      	blt.n	8002ac2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	f003 021f 	and.w	r2, r3, #31
 8002ab0:	4907      	ldr	r1, [pc, #28]	@ (8002ad0 <__NVIC_EnableIRQ+0x38>)
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	2001      	movs	r0, #1
 8002aba:	fa00 f202 	lsl.w	r2, r0, r2
 8002abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	e000e100 	.word	0xe000e100

08002ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	6039      	str	r1, [r7, #0]
 8002ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	db0a      	blt.n	8002afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	490c      	ldr	r1, [pc, #48]	@ (8002b20 <__NVIC_SetPriority+0x4c>)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	0112      	lsls	r2, r2, #4
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	440b      	add	r3, r1
 8002af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002afc:	e00a      	b.n	8002b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	4908      	ldr	r1, [pc, #32]	@ (8002b24 <__NVIC_SetPriority+0x50>)
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	3b04      	subs	r3, #4
 8002b0c:	0112      	lsls	r2, r2, #4
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	440b      	add	r3, r1
 8002b12:	761a      	strb	r2, [r3, #24]
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr
 8002b20:	e000e100 	.word	0xe000e100
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b089      	sub	sp, #36	@ 0x24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f1c3 0307 	rsb	r3, r3, #7
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	bf28      	it	cs
 8002b46:	2304      	movcs	r3, #4
 8002b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	2b06      	cmp	r3, #6
 8002b50:	d902      	bls.n	8002b58 <NVIC_EncodePriority+0x30>
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	3b03      	subs	r3, #3
 8002b56:	e000      	b.n	8002b5a <NVIC_EncodePriority+0x32>
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43da      	mvns	r2, r3
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b70:	f04f 31ff 	mov.w	r1, #4294967295
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	43d9      	mvns	r1, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b80:	4313      	orrs	r3, r2
         );
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3724      	adds	r7, #36	@ 0x24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
	...

08002b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ba0:	d301      	bcc.n	8002ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e00f      	b.n	8002bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd0 <SysTick_Config+0x40>)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bae:	210f      	movs	r1, #15
 8002bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb4:	f7ff ff8e 	bl	8002ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bb8:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <SysTick_Config+0x40>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bbe:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <SysTick_Config+0x40>)
 8002bc0:	2207      	movs	r2, #7
 8002bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	e000e010 	.word	0xe000e010

08002bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7ff ff29 	bl	8002a34 <__NVIC_SetPriorityGrouping>
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b086      	sub	sp, #24
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bfc:	f7ff ff3e 	bl	8002a7c <__NVIC_GetPriorityGrouping>
 8002c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	68b9      	ldr	r1, [r7, #8]
 8002c06:	6978      	ldr	r0, [r7, #20]
 8002c08:	f7ff ff8e 	bl	8002b28 <NVIC_EncodePriority>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff ff5d 	bl	8002ad4 <__NVIC_SetPriority>
}
 8002c1a:	bf00      	nop
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b082      	sub	sp, #8
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	4603      	mov	r3, r0
 8002c2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff31 	bl	8002a98 <__NVIC_EnableIRQ>
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7ff ffa2 	bl	8002b90 <SysTick_Config>
 8002c4c:	4603      	mov	r3, r0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b089      	sub	sp, #36	@ 0x24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
 8002c72:	e165      	b.n	8002f40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c74:	2201      	movs	r2, #1
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4013      	ands	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	f040 8154 	bne.w	8002f3a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d005      	beq.n	8002caa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d130      	bne.n	8002d0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	68da      	ldr	r2, [r3, #12]
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	091b      	lsrs	r3, r3, #4
 8002cf6:	f003 0201 	and.w	r2, r3, #1
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d017      	beq.n	8002d48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	2203      	movs	r2, #3
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 0303 	and.w	r3, r3, #3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d123      	bne.n	8002d9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	08da      	lsrs	r2, r3, #3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3208      	adds	r2, #8
 8002d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	220f      	movs	r2, #15
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	08da      	lsrs	r2, r3, #3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	3208      	adds	r2, #8
 8002d96:	69b9      	ldr	r1, [r7, #24]
 8002d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	2203      	movs	r2, #3
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0203 	and.w	r2, r3, #3
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80ae 	beq.w	8002f3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	60fb      	str	r3, [r7, #12]
 8002de2:	4b5d      	ldr	r3, [pc, #372]	@ (8002f58 <HAL_GPIO_Init+0x300>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	4a5c      	ldr	r2, [pc, #368]	@ (8002f58 <HAL_GPIO_Init+0x300>)
 8002de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dee:	4b5a      	ldr	r3, [pc, #360]	@ (8002f58 <HAL_GPIO_Init+0x300>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dfa:	4a58      	ldr	r2, [pc, #352]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	089b      	lsrs	r3, r3, #2
 8002e00:	3302      	adds	r3, #2
 8002e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	220f      	movs	r2, #15
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a4f      	ldr	r2, [pc, #316]	@ (8002f60 <HAL_GPIO_Init+0x308>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d025      	beq.n	8002e72 <HAL_GPIO_Init+0x21a>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a4e      	ldr	r2, [pc, #312]	@ (8002f64 <HAL_GPIO_Init+0x30c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d01f      	beq.n	8002e6e <HAL_GPIO_Init+0x216>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a4d      	ldr	r2, [pc, #308]	@ (8002f68 <HAL_GPIO_Init+0x310>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d019      	beq.n	8002e6a <HAL_GPIO_Init+0x212>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a4c      	ldr	r2, [pc, #304]	@ (8002f6c <HAL_GPIO_Init+0x314>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d013      	beq.n	8002e66 <HAL_GPIO_Init+0x20e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a4b      	ldr	r2, [pc, #300]	@ (8002f70 <HAL_GPIO_Init+0x318>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00d      	beq.n	8002e62 <HAL_GPIO_Init+0x20a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a4a      	ldr	r2, [pc, #296]	@ (8002f74 <HAL_GPIO_Init+0x31c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d007      	beq.n	8002e5e <HAL_GPIO_Init+0x206>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a49      	ldr	r2, [pc, #292]	@ (8002f78 <HAL_GPIO_Init+0x320>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d101      	bne.n	8002e5a <HAL_GPIO_Init+0x202>
 8002e56:	2306      	movs	r3, #6
 8002e58:	e00c      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e5a:	2307      	movs	r3, #7
 8002e5c:	e00a      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e5e:	2305      	movs	r3, #5
 8002e60:	e008      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e62:	2304      	movs	r3, #4
 8002e64:	e006      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e66:	2303      	movs	r3, #3
 8002e68:	e004      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e002      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_GPIO_Init+0x21c>
 8002e72:	2300      	movs	r3, #0
 8002e74:	69fa      	ldr	r2, [r7, #28]
 8002e76:	f002 0203 	and.w	r2, r2, #3
 8002e7a:	0092      	lsls	r2, r2, #2
 8002e7c:	4093      	lsls	r3, r2
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e84:	4935      	ldr	r1, [pc, #212]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	089b      	lsrs	r3, r3, #2
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e92:	4b3a      	ldr	r3, [pc, #232]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eb6:	4a31      	ldr	r2, [pc, #196]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ee0:	4a26      	ldr	r2, [pc, #152]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ee6:	4b25      	ldr	r3, [pc, #148]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f10:	4b1a      	ldr	r3, [pc, #104]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f34:	4a11      	ldr	r2, [pc, #68]	@ (8002f7c <HAL_GPIO_Init+0x324>)
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	2b0f      	cmp	r3, #15
 8002f44:	f67f ae96 	bls.w	8002c74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f48:	bf00      	nop
 8002f4a:	bf00      	nop
 8002f4c:	3724      	adds	r7, #36	@ 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40013800 	.word	0x40013800
 8002f60:	40020000 	.word	0x40020000
 8002f64:	40020400 	.word	0x40020400
 8002f68:	40020800 	.word	0x40020800
 8002f6c:	40020c00 	.word	0x40020c00
 8002f70:	40021000 	.word	0x40021000
 8002f74:	40021400 	.word	0x40021400
 8002f78:	40021800 	.word	0x40021800
 8002f7c:	40013c00 	.word	0x40013c00

08002f80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	887b      	ldrh	r3, [r7, #2]
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
 8002f9c:	e001      	b.n	8002fa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	807b      	strh	r3, [r7, #2]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fc0:	787b      	ldrb	r3, [r7, #1]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fc6:	887a      	ldrh	r2, [r7, #2]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fcc:	e003      	b.n	8002fd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fce:	887b      	ldrh	r3, [r7, #2]
 8002fd0:	041a      	lsls	r2, r3, #16
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	619a      	str	r2, [r3, #24]
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b085      	sub	sp, #20
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	460b      	mov	r3, r1
 8002fec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ff4:	887a      	ldrh	r2, [r7, #2]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	041a      	lsls	r2, r3, #16
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	43d9      	mvns	r1, r3
 8003000:	887b      	ldrh	r3, [r7, #2]
 8003002:	400b      	ands	r3, r1
 8003004:	431a      	orrs	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	619a      	str	r2, [r3, #24]
}
 800300a:	bf00      	nop
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
	...

08003018 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003022:	4b08      	ldr	r3, [pc, #32]	@ (8003044 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003024:	695a      	ldr	r2, [r3, #20]
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	4013      	ands	r3, r2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d006      	beq.n	800303c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800302e:	4a05      	ldr	r2, [pc, #20]	@ (8003044 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	4618      	mov	r0, r3
 8003038:	f7fe fd9a 	bl	8001b70 <HAL_GPIO_EXTI_Callback>
  }
}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	40013c00 	.word	0x40013c00

08003048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d101      	bne.n	800305c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e0cc      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800305c:	4b68      	ldr	r3, [pc, #416]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 030f 	and.w	r3, r3, #15
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	429a      	cmp	r2, r3
 8003068:	d90c      	bls.n	8003084 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306a:	4b65      	ldr	r3, [pc, #404]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003072:	4b63      	ldr	r3, [pc, #396]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d001      	beq.n	8003084 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0b8      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d020      	beq.n	80030d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d005      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800309c:	4b59      	ldr	r3, [pc, #356]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	4a58      	ldr	r2, [pc, #352]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0308 	and.w	r3, r3, #8
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030b4:	4b53      	ldr	r3, [pc, #332]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4a52      	ldr	r2, [pc, #328]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c0:	4b50      	ldr	r3, [pc, #320]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	494d      	ldr	r1, [pc, #308]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d044      	beq.n	8003168 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d107      	bne.n	80030f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e6:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d119      	bne.n	8003126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e07f      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d003      	beq.n	8003106 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003102:	2b03      	cmp	r3, #3
 8003104:	d107      	bne.n	8003116 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003106:	4b3f      	ldr	r3, [pc, #252]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d109      	bne.n	8003126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e06f      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003116:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e067      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003126:	4b37      	ldr	r3, [pc, #220]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f023 0203 	bic.w	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	4934      	ldr	r1, [pc, #208]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003134:	4313      	orrs	r3, r2
 8003136:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003138:	f7ff f83c 	bl	80021b4 <HAL_GetTick>
 800313c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800313e:	e00a      	b.n	8003156 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003140:	f7ff f838 	bl	80021b4 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800314e:	4293      	cmp	r3, r2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e04f      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003156:	4b2b      	ldr	r3, [pc, #172]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 020c 	and.w	r2, r3, #12
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	429a      	cmp	r2, r3
 8003166:	d1eb      	bne.n	8003140 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003168:	4b25      	ldr	r3, [pc, #148]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d20c      	bcs.n	8003190 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003176:	4b22      	ldr	r3, [pc, #136]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800317e:	4b20      	ldr	r3, [pc, #128]	@ (8003200 <HAL_RCC_ClockConfig+0x1b8>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d001      	beq.n	8003190 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e032      	b.n	80031f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b00      	cmp	r3, #0
 800319a:	d008      	beq.n	80031ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800319c:	4b19      	ldr	r3, [pc, #100]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	4916      	ldr	r1, [pc, #88]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0308 	and.w	r3, r3, #8
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d009      	beq.n	80031ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ba:	4b12      	ldr	r3, [pc, #72]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	490e      	ldr	r1, [pc, #56]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031ce:	f000 f855 	bl	800327c <HAL_RCC_GetSysClockFreq>
 80031d2:	4602      	mov	r2, r0
 80031d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <HAL_RCC_ClockConfig+0x1bc>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	091b      	lsrs	r3, r3, #4
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	490a      	ldr	r1, [pc, #40]	@ (8003208 <HAL_RCC_ClockConfig+0x1c0>)
 80031e0:	5ccb      	ldrb	r3, [r1, r3]
 80031e2:	fa22 f303 	lsr.w	r3, r2, r3
 80031e6:	4a09      	ldr	r2, [pc, #36]	@ (800320c <HAL_RCC_ClockConfig+0x1c4>)
 80031e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031ea:	4b09      	ldr	r3, [pc, #36]	@ (8003210 <HAL_RCC_ClockConfig+0x1c8>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fe ff9c 	bl	800212c <HAL_InitTick>

  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40023c00 	.word	0x40023c00
 8003204:	40023800 	.word	0x40023800
 8003208:	08008198 	.word	0x08008198
 800320c:	2000005c 	.word	0x2000005c
 8003210:	20000060 	.word	0x20000060

08003214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003218:	4b03      	ldr	r3, [pc, #12]	@ (8003228 <HAL_RCC_GetHCLKFreq+0x14>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	2000005c 	.word	0x2000005c

0800322c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003230:	f7ff fff0 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 8003234:	4602      	mov	r2, r0
 8003236:	4b05      	ldr	r3, [pc, #20]	@ (800324c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	0a9b      	lsrs	r3, r3, #10
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4903      	ldr	r1, [pc, #12]	@ (8003250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003242:	5ccb      	ldrb	r3, [r1, r3]
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40023800 	.word	0x40023800
 8003250:	080081a8 	.word	0x080081a8

08003254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003258:	f7ff ffdc 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 800325c:	4602      	mov	r2, r0
 800325e:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	0b5b      	lsrs	r3, r3, #13
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	4903      	ldr	r1, [pc, #12]	@ (8003278 <HAL_RCC_GetPCLK2Freq+0x24>)
 800326a:	5ccb      	ldrb	r3, [r1, r3]
 800326c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003270:	4618      	mov	r0, r3
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40023800 	.word	0x40023800
 8003278:	080081a8 	.word	0x080081a8

0800327c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800327c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003280:	b0a6      	sub	sp, #152	@ 0x98
 8003282:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 800329c:	2300      	movs	r3, #0
 800329e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032a2:	4bc8      	ldr	r3, [pc, #800]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 030c 	and.w	r3, r3, #12
 80032aa:	2b0c      	cmp	r3, #12
 80032ac:	f200 817e 	bhi.w	80035ac <HAL_RCC_GetSysClockFreq+0x330>
 80032b0:	a201      	add	r2, pc, #4	@ (adr r2, 80032b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80032b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b6:	bf00      	nop
 80032b8:	080032ed 	.word	0x080032ed
 80032bc:	080035ad 	.word	0x080035ad
 80032c0:	080035ad 	.word	0x080035ad
 80032c4:	080035ad 	.word	0x080035ad
 80032c8:	080032f5 	.word	0x080032f5
 80032cc:	080035ad 	.word	0x080035ad
 80032d0:	080035ad 	.word	0x080035ad
 80032d4:	080035ad 	.word	0x080035ad
 80032d8:	080032fd 	.word	0x080032fd
 80032dc:	080035ad 	.word	0x080035ad
 80032e0:	080035ad 	.word	0x080035ad
 80032e4:	080035ad 	.word	0x080035ad
 80032e8:	08003467 	.word	0x08003467
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032ec:	4bb6      	ldr	r3, [pc, #728]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80032ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80032f2:	e15f      	b.n	80035b4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032f4:	4bb5      	ldr	r3, [pc, #724]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x350>)
 80032f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80032fa:	e15b      	b.n	80035b4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032fc:	4bb1      	ldr	r3, [pc, #708]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003304:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003308:	4bae      	ldr	r3, [pc, #696]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d031      	beq.n	8003378 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003314:	4bab      	ldr	r3, [pc, #684]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	2200      	movs	r2, #0
 800331c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800331e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003320:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003326:	663b      	str	r3, [r7, #96]	@ 0x60
 8003328:	2300      	movs	r3, #0
 800332a:	667b      	str	r3, [r7, #100]	@ 0x64
 800332c:	4ba7      	ldr	r3, [pc, #668]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x350>)
 800332e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003332:	462a      	mov	r2, r5
 8003334:	fb03 f202 	mul.w	r2, r3, r2
 8003338:	2300      	movs	r3, #0
 800333a:	4621      	mov	r1, r4
 800333c:	fb01 f303 	mul.w	r3, r1, r3
 8003340:	4413      	add	r3, r2
 8003342:	4aa2      	ldr	r2, [pc, #648]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x350>)
 8003344:	4621      	mov	r1, r4
 8003346:	fba1 1202 	umull	r1, r2, r1, r2
 800334a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800334c:	460a      	mov	r2, r1
 800334e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003350:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003352:	4413      	add	r3, r2
 8003354:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800335a:	2200      	movs	r2, #0
 800335c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800335e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003360:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003364:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003368:	f7fd fc8e 	bl	8000c88 <__aeabi_uldivmod>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4613      	mov	r3, r2
 8003372:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003376:	e064      	b.n	8003442 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003378:	4b92      	ldr	r3, [pc, #584]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	099b      	lsrs	r3, r3, #6
 800337e:	2200      	movs	r2, #0
 8003380:	653b      	str	r3, [r7, #80]	@ 0x50
 8003382:	657a      	str	r2, [r7, #84]	@ 0x54
 8003384:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800338a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800338c:	2300      	movs	r3, #0
 800338e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003390:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003394:	4622      	mov	r2, r4
 8003396:	462b      	mov	r3, r5
 8003398:	f04f 0000 	mov.w	r0, #0
 800339c:	f04f 0100 	mov.w	r1, #0
 80033a0:	0159      	lsls	r1, r3, #5
 80033a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033a6:	0150      	lsls	r0, r2, #5
 80033a8:	4602      	mov	r2, r0
 80033aa:	460b      	mov	r3, r1
 80033ac:	4621      	mov	r1, r4
 80033ae:	1a51      	subs	r1, r2, r1
 80033b0:	6139      	str	r1, [r7, #16]
 80033b2:	4629      	mov	r1, r5
 80033b4:	eb63 0301 	sbc.w	r3, r3, r1
 80033b8:	617b      	str	r3, [r7, #20]
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033c6:	4659      	mov	r1, fp
 80033c8:	018b      	lsls	r3, r1, #6
 80033ca:	4651      	mov	r1, sl
 80033cc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033d0:	4651      	mov	r1, sl
 80033d2:	018a      	lsls	r2, r1, #6
 80033d4:	4651      	mov	r1, sl
 80033d6:	ebb2 0801 	subs.w	r8, r2, r1
 80033da:	4659      	mov	r1, fp
 80033dc:	eb63 0901 	sbc.w	r9, r3, r1
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033f4:	4690      	mov	r8, r2
 80033f6:	4699      	mov	r9, r3
 80033f8:	4623      	mov	r3, r4
 80033fa:	eb18 0303 	adds.w	r3, r8, r3
 80033fe:	60bb      	str	r3, [r7, #8]
 8003400:	462b      	mov	r3, r5
 8003402:	eb49 0303 	adc.w	r3, r9, r3
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	f04f 0300 	mov.w	r3, #0
 8003410:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003414:	4629      	mov	r1, r5
 8003416:	028b      	lsls	r3, r1, #10
 8003418:	4621      	mov	r1, r4
 800341a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800341e:	4621      	mov	r1, r4
 8003420:	028a      	lsls	r2, r1, #10
 8003422:	4610      	mov	r0, r2
 8003424:	4619      	mov	r1, r3
 8003426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800342a:	2200      	movs	r2, #0
 800342c:	643b      	str	r3, [r7, #64]	@ 0x40
 800342e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003430:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003434:	f7fd fc28 	bl	8000c88 <__aeabi_uldivmod>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4613      	mov	r3, r2
 800343e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003442:	4b60      	ldr	r3, [pc, #384]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	0c1b      	lsrs	r3, r3, #16
 8003448:	f003 0303 	and.w	r3, r3, #3
 800344c:	3301      	adds	r3, #1
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003454:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003458:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800345c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003460:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003464:	e0a6      	b.n	80035b4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003466:	4b57      	ldr	r3, [pc, #348]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800346e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003472:	4b54      	ldr	r3, [pc, #336]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d02a      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800347e:	4b51      	ldr	r3, [pc, #324]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	099b      	lsrs	r3, r3, #6
 8003484:	2200      	movs	r2, #0
 8003486:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003488:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800348a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003490:	2100      	movs	r1, #0
 8003492:	4b4e      	ldr	r3, [pc, #312]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x350>)
 8003494:	fb03 f201 	mul.w	r2, r3, r1
 8003498:	2300      	movs	r3, #0
 800349a:	fb00 f303 	mul.w	r3, r0, r3
 800349e:	4413      	add	r3, r2
 80034a0:	4a4a      	ldr	r2, [pc, #296]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x350>)
 80034a2:	fba0 1202 	umull	r1, r2, r0, r2
 80034a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80034a8:	460a      	mov	r2, r1
 80034aa:	673a      	str	r2, [r7, #112]	@ 0x70
 80034ac:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80034ae:	4413      	add	r3, r2
 80034b0:	677b      	str	r3, [r7, #116]	@ 0x74
 80034b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034b6:	2200      	movs	r2, #0
 80034b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80034ba:	637a      	str	r2, [r7, #52]	@ 0x34
 80034bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80034c0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80034c4:	f7fd fbe0 	bl	8000c88 <__aeabi_uldivmod>
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	4613      	mov	r3, r2
 80034ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80034d2:	e05b      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034d4:	4b3b      	ldr	r3, [pc, #236]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	099b      	lsrs	r3, r3, #6
 80034da:	2200      	movs	r2, #0
 80034dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034e6:	623b      	str	r3, [r7, #32]
 80034e8:	2300      	movs	r3, #0
 80034ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80034ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034f0:	4642      	mov	r2, r8
 80034f2:	464b      	mov	r3, r9
 80034f4:	f04f 0000 	mov.w	r0, #0
 80034f8:	f04f 0100 	mov.w	r1, #0
 80034fc:	0159      	lsls	r1, r3, #5
 80034fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003502:	0150      	lsls	r0, r2, #5
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	4641      	mov	r1, r8
 800350a:	ebb2 0a01 	subs.w	sl, r2, r1
 800350e:	4649      	mov	r1, r9
 8003510:	eb63 0b01 	sbc.w	fp, r3, r1
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003520:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003524:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003528:	ebb2 040a 	subs.w	r4, r2, sl
 800352c:	eb63 050b 	sbc.w	r5, r3, fp
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	00eb      	lsls	r3, r5, #3
 800353a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800353e:	00e2      	lsls	r2, r4, #3
 8003540:	4614      	mov	r4, r2
 8003542:	461d      	mov	r5, r3
 8003544:	4643      	mov	r3, r8
 8003546:	18e3      	adds	r3, r4, r3
 8003548:	603b      	str	r3, [r7, #0]
 800354a:	464b      	mov	r3, r9
 800354c:	eb45 0303 	adc.w	r3, r5, r3
 8003550:	607b      	str	r3, [r7, #4]
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	f04f 0300 	mov.w	r3, #0
 800355a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800355e:	4629      	mov	r1, r5
 8003560:	028b      	lsls	r3, r1, #10
 8003562:	4621      	mov	r1, r4
 8003564:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003568:	4621      	mov	r1, r4
 800356a:	028a      	lsls	r2, r1, #10
 800356c:	4610      	mov	r0, r2
 800356e:	4619      	mov	r1, r3
 8003570:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003574:	2200      	movs	r2, #0
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	61fa      	str	r2, [r7, #28]
 800357a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800357e:	f7fd fb83 	bl	8000c88 <__aeabi_uldivmod>
 8003582:	4602      	mov	r2, r0
 8003584:	460b      	mov	r3, r1
 8003586:	4613      	mov	r3, r2
 8003588:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800358c:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x348>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	0f1b      	lsrs	r3, r3, #28
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800359a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800359e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80035aa:	e003      	b.n	80035b4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035ac:	4b06      	ldr	r3, [pc, #24]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80035ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80035b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3798      	adds	r7, #152	@ 0x98
 80035bc:	46bd      	mov	sp, r7
 80035be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035c2:	bf00      	nop
 80035c4:	40023800 	.word	0x40023800
 80035c8:	00f42400 	.word	0x00f42400
 80035cc:	017d7840 	.word	0x017d7840

080035d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e28d      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 8083 	beq.w	80036f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80035f0:	4b94      	ldr	r3, [pc, #592]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 030c 	and.w	r3, r3, #12
 80035f8:	2b04      	cmp	r3, #4
 80035fa:	d019      	beq.n	8003630 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80035fc:	4b91      	ldr	r3, [pc, #580]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 030c 	and.w	r3, r3, #12
        || \
 8003604:	2b08      	cmp	r3, #8
 8003606:	d106      	bne.n	8003616 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003608:	4b8e      	ldr	r3, [pc, #568]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003614:	d00c      	beq.n	8003630 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003616:	4b8b      	ldr	r3, [pc, #556]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800361e:	2b0c      	cmp	r3, #12
 8003620:	d112      	bne.n	8003648 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003622:	4b88      	ldr	r3, [pc, #544]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800362a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800362e:	d10b      	bne.n	8003648 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003630:	4b84      	ldr	r3, [pc, #528]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d05b      	beq.n	80036f4 <HAL_RCC_OscConfig+0x124>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d157      	bne.n	80036f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e25a      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003650:	d106      	bne.n	8003660 <HAL_RCC_OscConfig+0x90>
 8003652:	4b7c      	ldr	r3, [pc, #496]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a7b      	ldr	r2, [pc, #492]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	e01d      	b.n	800369c <HAL_RCC_OscConfig+0xcc>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003668:	d10c      	bne.n	8003684 <HAL_RCC_OscConfig+0xb4>
 800366a:	4b76      	ldr	r3, [pc, #472]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a75      	ldr	r2, [pc, #468]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003670:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	4b73      	ldr	r3, [pc, #460]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a72      	ldr	r2, [pc, #456]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800367c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	e00b      	b.n	800369c <HAL_RCC_OscConfig+0xcc>
 8003684:	4b6f      	ldr	r3, [pc, #444]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a6e      	ldr	r2, [pc, #440]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800368a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	4b6c      	ldr	r3, [pc, #432]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a6b      	ldr	r2, [pc, #428]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003696:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800369a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d013      	beq.n	80036cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fe fd86 	bl	80021b4 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036ac:	f7fe fd82 	bl	80021b4 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e21f      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036be:	4b61      	ldr	r3, [pc, #388]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0xdc>
 80036ca:	e014      	b.n	80036f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7fe fd72 	bl	80021b4 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d4:	f7fe fd6e 	bl	80021b4 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e20b      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036e6:	4b57      	ldr	r3, [pc, #348]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1f0      	bne.n	80036d4 <HAL_RCC_OscConfig+0x104>
 80036f2:	e000      	b.n	80036f6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d06f      	beq.n	80037e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003702:	4b50      	ldr	r3, [pc, #320]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	2b00      	cmp	r3, #0
 800370c:	d017      	beq.n	800373e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800370e:	4b4d      	ldr	r3, [pc, #308]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 030c 	and.w	r3, r3, #12
        || \
 8003716:	2b08      	cmp	r3, #8
 8003718:	d105      	bne.n	8003726 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800371a:	4b4a      	ldr	r3, [pc, #296]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003726:	4b47      	ldr	r3, [pc, #284]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800372e:	2b0c      	cmp	r3, #12
 8003730:	d11c      	bne.n	800376c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003732:	4b44      	ldr	r3, [pc, #272]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d116      	bne.n	800376c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800373e:	4b41      	ldr	r3, [pc, #260]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <HAL_RCC_OscConfig+0x186>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d001      	beq.n	8003756 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e1d3      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003756:	4b3b      	ldr	r3, [pc, #236]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	4937      	ldr	r1, [pc, #220]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003766:	4313      	orrs	r3, r2
 8003768:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800376a:	e03a      	b.n	80037e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d020      	beq.n	80037b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003774:	4b34      	ldr	r3, [pc, #208]	@ (8003848 <HAL_RCC_OscConfig+0x278>)
 8003776:	2201      	movs	r2, #1
 8003778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377a:	f7fe fd1b 	bl	80021b4 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003782:	f7fe fd17 	bl	80021b4 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e1b4      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003794:	4b2b      	ldr	r3, [pc, #172]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0f0      	beq.n	8003782 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a0:	4b28      	ldr	r3, [pc, #160]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	00db      	lsls	r3, r3, #3
 80037ae:	4925      	ldr	r1, [pc, #148]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	600b      	str	r3, [r1, #0]
 80037b4:	e015      	b.n	80037e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b6:	4b24      	ldr	r3, [pc, #144]	@ (8003848 <HAL_RCC_OscConfig+0x278>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7fe fcfa 	bl	80021b4 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c4:	f7fe fcf6 	bl	80021b4 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e193      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d036      	beq.n	800385c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d016      	beq.n	8003824 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037f6:	4b15      	ldr	r3, [pc, #84]	@ (800384c <HAL_RCC_OscConfig+0x27c>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7fe fcda 	bl	80021b4 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003804:	f7fe fcd6 	bl	80021b4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e173      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <HAL_RCC_OscConfig+0x274>)
 8003818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f0      	beq.n	8003804 <HAL_RCC_OscConfig+0x234>
 8003822:	e01b      	b.n	800385c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003824:	4b09      	ldr	r3, [pc, #36]	@ (800384c <HAL_RCC_OscConfig+0x27c>)
 8003826:	2200      	movs	r2, #0
 8003828:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382a:	f7fe fcc3 	bl	80021b4 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003830:	e00e      	b.n	8003850 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003832:	f7fe fcbf 	bl	80021b4 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d907      	bls.n	8003850 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e15c      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
 8003844:	40023800 	.word	0x40023800
 8003848:	42470000 	.word	0x42470000
 800384c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003850:	4b8a      	ldr	r3, [pc, #552]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003852:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ea      	bne.n	8003832 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 8097 	beq.w	8003998 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800386a:	2300      	movs	r3, #0
 800386c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800386e:	4b83      	ldr	r3, [pc, #524]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10f      	bne.n	800389a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800387a:	2300      	movs	r3, #0
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	4a7e      	ldr	r2, [pc, #504]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003888:	6413      	str	r3, [r2, #64]	@ 0x40
 800388a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	60bb      	str	r3, [r7, #8]
 8003894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003896:	2301      	movs	r3, #1
 8003898:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389a:	4b79      	ldr	r3, [pc, #484]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d118      	bne.n	80038d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038a6:	4b76      	ldr	r3, [pc, #472]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a75      	ldr	r2, [pc, #468]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 80038ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038b2:	f7fe fc7f 	bl	80021b4 <HAL_GetTick>
 80038b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b8:	e008      	b.n	80038cc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ba:	f7fe fc7b 	bl	80021b4 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e118      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003a80 <HAL_RCC_OscConfig+0x4b0>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d0f0      	beq.n	80038ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d106      	bne.n	80038ee <HAL_RCC_OscConfig+0x31e>
 80038e0:	4b66      	ldr	r3, [pc, #408]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	4a65      	ldr	r2, [pc, #404]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ec:	e01c      	b.n	8003928 <HAL_RCC_OscConfig+0x358>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b05      	cmp	r3, #5
 80038f4:	d10c      	bne.n	8003910 <HAL_RCC_OscConfig+0x340>
 80038f6:	4b61      	ldr	r3, [pc, #388]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fa:	4a60      	ldr	r2, [pc, #384]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80038fc:	f043 0304 	orr.w	r3, r3, #4
 8003900:	6713      	str	r3, [r2, #112]	@ 0x70
 8003902:	4b5e      	ldr	r3, [pc, #376]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003906:	4a5d      	ldr	r2, [pc, #372]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	6713      	str	r3, [r2, #112]	@ 0x70
 800390e:	e00b      	b.n	8003928 <HAL_RCC_OscConfig+0x358>
 8003910:	4b5a      	ldr	r3, [pc, #360]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003914:	4a59      	ldr	r2, [pc, #356]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	6713      	str	r3, [r2, #112]	@ 0x70
 800391c:	4b57      	ldr	r3, [pc, #348]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800391e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003920:	4a56      	ldr	r2, [pc, #344]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003922:	f023 0304 	bic.w	r3, r3, #4
 8003926:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d015      	beq.n	800395c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003930:	f7fe fc40 	bl	80021b4 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003936:	e00a      	b.n	800394e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003938:	f7fe fc3c 	bl	80021b4 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e0d7      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800394e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d0ee      	beq.n	8003938 <HAL_RCC_OscConfig+0x368>
 800395a:	e014      	b.n	8003986 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395c:	f7fe fc2a 	bl	80021b4 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003962:	e00a      	b.n	800397a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003964:	f7fe fc26 	bl	80021b4 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003972:	4293      	cmp	r3, r2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e0c1      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800397a:	4b40      	ldr	r3, [pc, #256]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800397c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1ee      	bne.n	8003964 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003986:	7dfb      	ldrb	r3, [r7, #23]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d105      	bne.n	8003998 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800398c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 800398e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003990:	4a3a      	ldr	r2, [pc, #232]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003992:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003996:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 80ad 	beq.w	8003afc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039a2:	4b36      	ldr	r3, [pc, #216]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 030c 	and.w	r3, r3, #12
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d060      	beq.n	8003a70 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699b      	ldr	r3, [r3, #24]
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d145      	bne.n	8003a42 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b6:	4b33      	ldr	r3, [pc, #204]	@ (8003a84 <HAL_RCC_OscConfig+0x4b4>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fe fbfa 	bl	80021b4 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c4:	f7fe fbf6 	bl	80021b4 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e093      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d6:	4b29      	ldr	r3, [pc, #164]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69da      	ldr	r2, [r3, #28]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f0:	019b      	lsls	r3, r3, #6
 80039f2:	431a      	orrs	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	3b01      	subs	r3, #1
 80039fc:	041b      	lsls	r3, r3, #16
 80039fe:	431a      	orrs	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a04:	061b      	lsls	r3, r3, #24
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0c:	071b      	lsls	r3, r3, #28
 8003a0e:	491b      	ldr	r1, [pc, #108]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a14:	4b1b      	ldr	r3, [pc, #108]	@ (8003a84 <HAL_RCC_OscConfig+0x4b4>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1a:	f7fe fbcb 	bl	80021b4 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a22:	f7fe fbc7 	bl	80021b4 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e064      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a34:	4b11      	ldr	r3, [pc, #68]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0f0      	beq.n	8003a22 <HAL_RCC_OscConfig+0x452>
 8003a40:	e05c      	b.n	8003afc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a42:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <HAL_RCC_OscConfig+0x4b4>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fe fbb4 	bl	80021b4 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a50:	f7fe fbb0 	bl	80021b4 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e04d      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a62:	4b06      	ldr	r3, [pc, #24]	@ (8003a7c <HAL_RCC_OscConfig+0x4ac>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f0      	bne.n	8003a50 <HAL_RCC_OscConfig+0x480>
 8003a6e:	e045      	b.n	8003afc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d107      	bne.n	8003a88 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e040      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40007000 	.word	0x40007000
 8003a84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a88:	4b1f      	ldr	r3, [pc, #124]	@ (8003b08 <HAL_RCC_OscConfig+0x538>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d030      	beq.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d129      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d122      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ab8:	4013      	ands	r3, r2
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003abe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d119      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ace:	085b      	lsrs	r3, r3, #1
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d10f      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d107      	bne.n	8003af8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e000      	b.n	8003afe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40023800 	.word	0x40023800

08003b0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e041      	b.n	8003ba2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fe f8a6 	bl	8001c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3304      	adds	r3, #4
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	f000 fd00 	bl	8004550 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
	...

08003bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d001      	beq.n	8003bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e04e      	b.n	8003c62 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0201 	orr.w	r2, r2, #1
 8003bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a23      	ldr	r2, [pc, #140]	@ (8003c70 <HAL_TIM_Base_Start_IT+0xc4>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d022      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bee:	d01d      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8003c74 <HAL_TIM_Base_Start_IT+0xc8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d018      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a1e      	ldr	r2, [pc, #120]	@ (8003c78 <HAL_TIM_Base_Start_IT+0xcc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d013      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a1c      	ldr	r2, [pc, #112]	@ (8003c7c <HAL_TIM_Base_Start_IT+0xd0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d00e      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a1b      	ldr	r2, [pc, #108]	@ (8003c80 <HAL_TIM_Base_Start_IT+0xd4>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d009      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a19      	ldr	r2, [pc, #100]	@ (8003c84 <HAL_TIM_Base_Start_IT+0xd8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d004      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x80>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a18      	ldr	r2, [pc, #96]	@ (8003c88 <HAL_TIM_Base_Start_IT+0xdc>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d111      	bne.n	8003c50 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b06      	cmp	r3, #6
 8003c3c:	d010      	beq.n	8003c60 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f042 0201 	orr.w	r2, r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c4e:	e007      	b.n	8003c60 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0201 	orr.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3714      	adds	r7, #20
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40010000 	.word	0x40010000
 8003c74:	40000400 	.word	0x40000400
 8003c78:	40000800 	.word	0x40000800
 8003c7c:	40000c00 	.word	0x40000c00
 8003c80:	40010400 	.word	0x40010400
 8003c84:	40014000 	.word	0x40014000
 8003c88:	40001800 	.word	0x40001800

08003c8c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68da      	ldr	r2, [r3, #12]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0201 	bic.w	r2, r2, #1
 8003ca2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6a1a      	ldr	r2, [r3, #32]
 8003caa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003cae:	4013      	ands	r3, r2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10f      	bne.n	8003cd4 <HAL_TIM_Base_Stop_IT+0x48>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6a1a      	ldr	r2, [r3, #32]
 8003cba:	f240 4344 	movw	r3, #1092	@ 0x444
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d107      	bne.n	8003cd4 <HAL_TIM_Base_Stop_IT+0x48>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b082      	sub	sp, #8
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e041      	b.n	8003d80 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d106      	bne.n	8003d16 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 f839 	bl	8003d88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2202      	movs	r2, #2
 8003d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	3304      	adds	r3, #4
 8003d26:	4619      	mov	r1, r3
 8003d28:	4610      	mov	r0, r2
 8003d2a:	f000 fc11 	bl	8004550 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d109      	bne.n	8003dc0 <HAL_TIM_PWM_Start+0x24>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	bf14      	ite	ne
 8003db8:	2301      	movne	r3, #1
 8003dba:	2300      	moveq	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	e022      	b.n	8003e06 <HAL_TIM_PWM_Start+0x6a>
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d109      	bne.n	8003dda <HAL_TIM_PWM_Start+0x3e>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	bf14      	ite	ne
 8003dd2:	2301      	movne	r3, #1
 8003dd4:	2300      	moveq	r3, #0
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	e015      	b.n	8003e06 <HAL_TIM_PWM_Start+0x6a>
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d109      	bne.n	8003df4 <HAL_TIM_PWM_Start+0x58>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	bf14      	ite	ne
 8003dec:	2301      	movne	r3, #1
 8003dee:	2300      	moveq	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	e008      	b.n	8003e06 <HAL_TIM_PWM_Start+0x6a>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	bf14      	ite	ne
 8003e00:	2301      	movne	r3, #1
 8003e02:	2300      	moveq	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e07c      	b.n	8003f08 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d104      	bne.n	8003e1e <HAL_TIM_PWM_Start+0x82>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e1c:	e013      	b.n	8003e46 <HAL_TIM_PWM_Start+0xaa>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d104      	bne.n	8003e2e <HAL_TIM_PWM_Start+0x92>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2202      	movs	r2, #2
 8003e28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e2c:	e00b      	b.n	8003e46 <HAL_TIM_PWM_Start+0xaa>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b08      	cmp	r3, #8
 8003e32:	d104      	bne.n	8003e3e <HAL_TIM_PWM_Start+0xa2>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2202      	movs	r2, #2
 8003e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e3c:	e003      	b.n	8003e46 <HAL_TIM_PWM_Start+0xaa>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2202      	movs	r2, #2
 8003e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	6839      	ldr	r1, [r7, #0]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 fe74 	bl	8004b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a2d      	ldr	r2, [pc, #180]	@ (8003f10 <HAL_TIM_PWM_Start+0x174>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <HAL_TIM_PWM_Start+0xcc>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a2c      	ldr	r2, [pc, #176]	@ (8003f14 <HAL_TIM_PWM_Start+0x178>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d101      	bne.n	8003e6c <HAL_TIM_PWM_Start+0xd0>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <HAL_TIM_PWM_Start+0xd2>
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a22      	ldr	r2, [pc, #136]	@ (8003f10 <HAL_TIM_PWM_Start+0x174>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d022      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e94:	d01d      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003f18 <HAL_TIM_PWM_Start+0x17c>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d018      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f1c <HAL_TIM_PWM_Start+0x180>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d013      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a1c      	ldr	r2, [pc, #112]	@ (8003f20 <HAL_TIM_PWM_Start+0x184>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d00e      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a16      	ldr	r2, [pc, #88]	@ (8003f14 <HAL_TIM_PWM_Start+0x178>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d009      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a18      	ldr	r2, [pc, #96]	@ (8003f24 <HAL_TIM_PWM_Start+0x188>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d004      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x136>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a16      	ldr	r2, [pc, #88]	@ (8003f28 <HAL_TIM_PWM_Start+0x18c>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d111      	bne.n	8003ef6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2b06      	cmp	r3, #6
 8003ee2:	d010      	beq.n	8003f06 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0201 	orr.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ef4:	e007      	b.n	8003f06 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f042 0201 	orr.w	r2, r2, #1
 8003f04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40010000 	.word	0x40010000
 8003f14:	40010400 	.word	0x40010400
 8003f18:	40000400 	.word	0x40000400
 8003f1c:	40000800 	.word	0x40000800
 8003f20:	40000c00 	.word	0x40000c00
 8003f24:	40014000 	.word	0x40014000
 8003f28:	40001800 	.word	0x40001800

08003f2c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	6839      	ldr	r1, [r7, #0]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 fdfc 	bl	8004b3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a2e      	ldr	r2, [pc, #184]	@ (8004004 <HAL_TIM_PWM_Stop+0xd8>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d004      	beq.n	8003f58 <HAL_TIM_PWM_Stop+0x2c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a2d      	ldr	r2, [pc, #180]	@ (8004008 <HAL_TIM_PWM_Stop+0xdc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d101      	bne.n	8003f5c <HAL_TIM_PWM_Stop+0x30>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <HAL_TIM_PWM_Stop+0x32>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d017      	beq.n	8003f92 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	6a1a      	ldr	r2, [r3, #32]
 8003f68:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10f      	bne.n	8003f92 <HAL_TIM_PWM_Stop+0x66>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	6a1a      	ldr	r2, [r3, #32]
 8003f78:	f240 4344 	movw	r3, #1092	@ 0x444
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d107      	bne.n	8003f92 <HAL_TIM_PWM_Stop+0x66>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6a1a      	ldr	r2, [r3, #32]
 8003f98:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10f      	bne.n	8003fc2 <HAL_TIM_PWM_Stop+0x96>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6a1a      	ldr	r2, [r3, #32]
 8003fa8:	f240 4344 	movw	r3, #1092	@ 0x444
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d107      	bne.n	8003fc2 <HAL_TIM_PWM_Stop+0x96>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0201 	bic.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d104      	bne.n	8003fd2 <HAL_TIM_PWM_Stop+0xa6>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fd0:	e013      	b.n	8003ffa <HAL_TIM_PWM_Stop+0xce>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b04      	cmp	r3, #4
 8003fd6:	d104      	bne.n	8003fe2 <HAL_TIM_PWM_Stop+0xb6>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fe0:	e00b      	b.n	8003ffa <HAL_TIM_PWM_Stop+0xce>
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d104      	bne.n	8003ff2 <HAL_TIM_PWM_Stop+0xc6>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ff0:	e003      	b.n	8003ffa <HAL_TIM_PWM_Stop+0xce>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	40010000 	.word	0x40010000
 8004008:	40010400 	.word	0x40010400

0800400c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d020      	beq.n	8004070 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0302 	and.w	r3, r3, #2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01b      	beq.n	8004070 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0202 	mvn.w	r2, #2
 8004040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 fa5b 	bl	8004512 <HAL_TIM_IC_CaptureCallback>
 800405c:	e005      	b.n	800406a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 fa4d 	bl	80044fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 fa5e 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d020      	beq.n	80040bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01b      	beq.n	80040bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0204 	mvn.w	r2, #4
 800408c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2202      	movs	r2, #2
 8004092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fa35 	bl	8004512 <HAL_TIM_IC_CaptureCallback>
 80040a8:	e005      	b.n	80040b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 fa27 	bl	80044fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fa38 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0308 	and.w	r3, r3, #8
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d020      	beq.n	8004108 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d01b      	beq.n	8004108 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f06f 0208 	mvn.w	r2, #8
 80040d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2204      	movs	r2, #4
 80040de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	f003 0303 	and.w	r3, r3, #3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 fa0f 	bl	8004512 <HAL_TIM_IC_CaptureCallback>
 80040f4:	e005      	b.n	8004102 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 fa01 	bl	80044fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 fa12 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	2b00      	cmp	r3, #0
 8004110:	d020      	beq.n	8004154 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01b      	beq.n	8004154 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0210 	mvn.w	r2, #16
 8004124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2208      	movs	r2, #8
 800412a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f9e9 	bl	8004512 <HAL_TIM_IC_CaptureCallback>
 8004140:	e005      	b.n	800414e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f9db 	bl	80044fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f9ec 	bl	8004526 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00c      	beq.n	8004178 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d007      	beq.n	8004178 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0201 	mvn.w	r2, #1
 8004170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd f97e 	bl	8001474 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00c      	beq.n	800419c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004188:	2b00      	cmp	r3, #0
 800418a:	d007      	beq.n	800419c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 fd7c 	bl	8004c94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00c      	beq.n	80041c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d007      	beq.n	80041c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f9bd 	bl	800453a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00c      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0220 	mvn.w	r2, #32
 80041dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fd4e 	bl	8004c80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004206:	2302      	movs	r3, #2
 8004208:	e0ae      	b.n	8004368 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b0c      	cmp	r3, #12
 8004216:	f200 809f 	bhi.w	8004358 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800421a:	a201      	add	r2, pc, #4	@ (adr r2, 8004220 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800421c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004220:	08004255 	.word	0x08004255
 8004224:	08004359 	.word	0x08004359
 8004228:	08004359 	.word	0x08004359
 800422c:	08004359 	.word	0x08004359
 8004230:	08004295 	.word	0x08004295
 8004234:	08004359 	.word	0x08004359
 8004238:	08004359 	.word	0x08004359
 800423c:	08004359 	.word	0x08004359
 8004240:	080042d7 	.word	0x080042d7
 8004244:	08004359 	.word	0x08004359
 8004248:	08004359 	.word	0x08004359
 800424c:	08004359 	.word	0x08004359
 8004250:	08004317 	.word	0x08004317
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68b9      	ldr	r1, [r7, #8]
 800425a:	4618      	mov	r0, r3
 800425c:	f000 fa24 	bl	80046a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0208 	orr.w	r2, r2, #8
 800426e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699a      	ldr	r2, [r3, #24]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 0204 	bic.w	r2, r2, #4
 800427e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6999      	ldr	r1, [r3, #24]
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	691a      	ldr	r2, [r3, #16]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	619a      	str	r2, [r3, #24]
      break;
 8004292:	e064      	b.n	800435e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68b9      	ldr	r1, [r7, #8]
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fa74 	bl	8004788 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699a      	ldr	r2, [r3, #24]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6999      	ldr	r1, [r3, #24]
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	021a      	lsls	r2, r3, #8
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	619a      	str	r2, [r3, #24]
      break;
 80042d4:	e043      	b.n	800435e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68b9      	ldr	r1, [r7, #8]
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 fac9 	bl	8004874 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	69da      	ldr	r2, [r3, #28]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 0208 	orr.w	r2, r2, #8
 80042f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69da      	ldr	r2, [r3, #28]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0204 	bic.w	r2, r2, #4
 8004300:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	69d9      	ldr	r1, [r3, #28]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	691a      	ldr	r2, [r3, #16]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	61da      	str	r2, [r3, #28]
      break;
 8004314:	e023      	b.n	800435e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68b9      	ldr	r1, [r7, #8]
 800431c:	4618      	mov	r0, r3
 800431e:	f000 fb1d 	bl	800495c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004330:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	69da      	ldr	r2, [r3, #28]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004340:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	69d9      	ldr	r1, [r3, #28]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	021a      	lsls	r2, r3, #8
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	61da      	str	r2, [r3, #28]
      break;
 8004356:	e002      	b.n	800435e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	75fb      	strb	r3, [r7, #23]
      break;
 800435c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004366:	7dfb      	ldrb	r3, [r7, #23]
}
 8004368:	4618      	mov	r0, r3
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800437a:	2300      	movs	r3, #0
 800437c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004384:	2b01      	cmp	r3, #1
 8004386:	d101      	bne.n	800438c <HAL_TIM_ConfigClockSource+0x1c>
 8004388:	2302      	movs	r3, #2
 800438a:	e0b4      	b.n	80044f6 <HAL_TIM_ConfigClockSource+0x186>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80043aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043c4:	d03e      	beq.n	8004444 <HAL_TIM_ConfigClockSource+0xd4>
 80043c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ca:	f200 8087 	bhi.w	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 80043ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d2:	f000 8086 	beq.w	80044e2 <HAL_TIM_ConfigClockSource+0x172>
 80043d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043da:	d87f      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 80043dc:	2b70      	cmp	r3, #112	@ 0x70
 80043de:	d01a      	beq.n	8004416 <HAL_TIM_ConfigClockSource+0xa6>
 80043e0:	2b70      	cmp	r3, #112	@ 0x70
 80043e2:	d87b      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 80043e4:	2b60      	cmp	r3, #96	@ 0x60
 80043e6:	d050      	beq.n	800448a <HAL_TIM_ConfigClockSource+0x11a>
 80043e8:	2b60      	cmp	r3, #96	@ 0x60
 80043ea:	d877      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 80043ec:	2b50      	cmp	r3, #80	@ 0x50
 80043ee:	d03c      	beq.n	800446a <HAL_TIM_ConfigClockSource+0xfa>
 80043f0:	2b50      	cmp	r3, #80	@ 0x50
 80043f2:	d873      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 80043f4:	2b40      	cmp	r3, #64	@ 0x40
 80043f6:	d058      	beq.n	80044aa <HAL_TIM_ConfigClockSource+0x13a>
 80043f8:	2b40      	cmp	r3, #64	@ 0x40
 80043fa:	d86f      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 80043fc:	2b30      	cmp	r3, #48	@ 0x30
 80043fe:	d064      	beq.n	80044ca <HAL_TIM_ConfigClockSource+0x15a>
 8004400:	2b30      	cmp	r3, #48	@ 0x30
 8004402:	d86b      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 8004404:	2b20      	cmp	r3, #32
 8004406:	d060      	beq.n	80044ca <HAL_TIM_ConfigClockSource+0x15a>
 8004408:	2b20      	cmp	r3, #32
 800440a:	d867      	bhi.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
 800440c:	2b00      	cmp	r3, #0
 800440e:	d05c      	beq.n	80044ca <HAL_TIM_ConfigClockSource+0x15a>
 8004410:	2b10      	cmp	r3, #16
 8004412:	d05a      	beq.n	80044ca <HAL_TIM_ConfigClockSource+0x15a>
 8004414:	e062      	b.n	80044dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004426:	f000 fb69 	bl	8004afc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004438:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	609a      	str	r2, [r3, #8]
      break;
 8004442:	e04f      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004454:	f000 fb52 	bl	8004afc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	689a      	ldr	r2, [r3, #8]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004466:	609a      	str	r2, [r3, #8]
      break;
 8004468:	e03c      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004476:	461a      	mov	r2, r3
 8004478:	f000 fac6 	bl	8004a08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2150      	movs	r1, #80	@ 0x50
 8004482:	4618      	mov	r0, r3
 8004484:	f000 fb1f 	bl	8004ac6 <TIM_ITRx_SetConfig>
      break;
 8004488:	e02c      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004496:	461a      	mov	r2, r3
 8004498:	f000 fae5 	bl	8004a66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2160      	movs	r1, #96	@ 0x60
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fb0f 	bl	8004ac6 <TIM_ITRx_SetConfig>
      break;
 80044a8:	e01c      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b6:	461a      	mov	r2, r3
 80044b8:	f000 faa6 	bl	8004a08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2140      	movs	r1, #64	@ 0x40
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 faff 	bl	8004ac6 <TIM_ITRx_SetConfig>
      break;
 80044c8:	e00c      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4619      	mov	r1, r3
 80044d4:	4610      	mov	r0, r2
 80044d6:	f000 faf6 	bl	8004ac6 <TIM_ITRx_SetConfig>
      break;
 80044da:	e003      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	73fb      	strb	r3, [r7, #15]
      break;
 80044e0:	e000      	b.n	80044e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044fe:	b480      	push	{r7}
 8004500:	b083      	sub	sp, #12
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004506:	bf00      	nop
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr

08004512 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004526:	b480      	push	{r7}
 8004528:	b083      	sub	sp, #12
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800452e:	bf00      	nop
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr

0800453a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
	...

08004550 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004550:	b480      	push	{r7}
 8004552:	b085      	sub	sp, #20
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a46      	ldr	r2, [pc, #280]	@ (800467c <TIM_Base_SetConfig+0x12c>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d013      	beq.n	8004590 <TIM_Base_SetConfig+0x40>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800456e:	d00f      	beq.n	8004590 <TIM_Base_SetConfig+0x40>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a43      	ldr	r2, [pc, #268]	@ (8004680 <TIM_Base_SetConfig+0x130>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d00b      	beq.n	8004590 <TIM_Base_SetConfig+0x40>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a42      	ldr	r2, [pc, #264]	@ (8004684 <TIM_Base_SetConfig+0x134>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d007      	beq.n	8004590 <TIM_Base_SetConfig+0x40>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a41      	ldr	r2, [pc, #260]	@ (8004688 <TIM_Base_SetConfig+0x138>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d003      	beq.n	8004590 <TIM_Base_SetConfig+0x40>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a40      	ldr	r2, [pc, #256]	@ (800468c <TIM_Base_SetConfig+0x13c>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d108      	bne.n	80045a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004596:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	4313      	orrs	r3, r2
 80045a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a35      	ldr	r2, [pc, #212]	@ (800467c <TIM_Base_SetConfig+0x12c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d02b      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b0:	d027      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a32      	ldr	r2, [pc, #200]	@ (8004680 <TIM_Base_SetConfig+0x130>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d023      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a31      	ldr	r2, [pc, #196]	@ (8004684 <TIM_Base_SetConfig+0x134>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d01f      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a30      	ldr	r2, [pc, #192]	@ (8004688 <TIM_Base_SetConfig+0x138>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d01b      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a2f      	ldr	r2, [pc, #188]	@ (800468c <TIM_Base_SetConfig+0x13c>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d017      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a2e      	ldr	r2, [pc, #184]	@ (8004690 <TIM_Base_SetConfig+0x140>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d013      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a2d      	ldr	r2, [pc, #180]	@ (8004694 <TIM_Base_SetConfig+0x144>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00f      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a2c      	ldr	r2, [pc, #176]	@ (8004698 <TIM_Base_SetConfig+0x148>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00b      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a2b      	ldr	r2, [pc, #172]	@ (800469c <TIM_Base_SetConfig+0x14c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a2a      	ldr	r2, [pc, #168]	@ (80046a0 <TIM_Base_SetConfig+0x150>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d003      	beq.n	8004602 <TIM_Base_SetConfig+0xb2>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a29      	ldr	r2, [pc, #164]	@ (80046a4 <TIM_Base_SetConfig+0x154>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d108      	bne.n	8004614 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4313      	orrs	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	4313      	orrs	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a10      	ldr	r2, [pc, #64]	@ (800467c <TIM_Base_SetConfig+0x12c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d003      	beq.n	8004648 <TIM_Base_SetConfig+0xf8>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a12      	ldr	r2, [pc, #72]	@ (800468c <TIM_Base_SetConfig+0x13c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d103      	bne.n	8004650 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	691a      	ldr	r2, [r3, #16]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d105      	bne.n	800466e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	f023 0201 	bic.w	r2, r3, #1
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	611a      	str	r2, [r3, #16]
  }
}
 800466e:	bf00      	nop
 8004670:	3714      	adds	r7, #20
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	40010000 	.word	0x40010000
 8004680:	40000400 	.word	0x40000400
 8004684:	40000800 	.word	0x40000800
 8004688:	40000c00 	.word	0x40000c00
 800468c:	40010400 	.word	0x40010400
 8004690:	40014000 	.word	0x40014000
 8004694:	40014400 	.word	0x40014400
 8004698:	40014800 	.word	0x40014800
 800469c:	40001800 	.word	0x40001800
 80046a0:	40001c00 	.word	0x40001c00
 80046a4:	40002000 	.word	0x40002000

080046a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b087      	sub	sp, #28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	f023 0201 	bic.w	r2, r3, #1
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 0303 	bic.w	r3, r3, #3
 80046de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f023 0302 	bic.w	r3, r3, #2
 80046f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a20      	ldr	r2, [pc, #128]	@ (8004780 <TIM_OC1_SetConfig+0xd8>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_OC1_SetConfig+0x64>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a1f      	ldr	r2, [pc, #124]	@ (8004784 <TIM_OC1_SetConfig+0xdc>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d10c      	bne.n	8004726 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f023 0308 	bic.w	r3, r3, #8
 8004712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	4313      	orrs	r3, r2
 800471c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f023 0304 	bic.w	r3, r3, #4
 8004724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a15      	ldr	r2, [pc, #84]	@ (8004780 <TIM_OC1_SetConfig+0xd8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d003      	beq.n	8004736 <TIM_OC1_SetConfig+0x8e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a14      	ldr	r2, [pc, #80]	@ (8004784 <TIM_OC1_SetConfig+0xdc>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d111      	bne.n	800475a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800473c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	4313      	orrs	r3, r2
 800474e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	621a      	str	r2, [r3, #32]
}
 8004774:	bf00      	nop
 8004776:	371c      	adds	r7, #28
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	40010000 	.word	0x40010000
 8004784:	40010400 	.word	0x40010400

08004788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f023 0210 	bic.w	r2, r3, #16
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	021b      	lsls	r3, r3, #8
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f023 0320 	bic.w	r3, r3, #32
 80047d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a22      	ldr	r2, [pc, #136]	@ (800486c <TIM_OC2_SetConfig+0xe4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d003      	beq.n	80047f0 <TIM_OC2_SetConfig+0x68>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a21      	ldr	r2, [pc, #132]	@ (8004870 <TIM_OC2_SetConfig+0xe8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d10d      	bne.n	800480c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	011b      	lsls	r3, r3, #4
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	4313      	orrs	r3, r2
 8004802:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800480a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a17      	ldr	r2, [pc, #92]	@ (800486c <TIM_OC2_SetConfig+0xe4>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d003      	beq.n	800481c <TIM_OC2_SetConfig+0x94>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a16      	ldr	r2, [pc, #88]	@ (8004870 <TIM_OC2_SetConfig+0xe8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d113      	bne.n	8004844 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004822:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800482a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	4313      	orrs	r3, r2
 8004836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	4313      	orrs	r3, r2
 8004842:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	621a      	str	r2, [r3, #32]
}
 800485e:	bf00      	nop
 8004860:	371c      	adds	r7, #28
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	40010000 	.word	0x40010000
 8004870:	40010400 	.word	0x40010400

08004874 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0303 	bic.w	r3, r3, #3
 80048aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	021b      	lsls	r3, r3, #8
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a21      	ldr	r2, [pc, #132]	@ (8004954 <TIM_OC3_SetConfig+0xe0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d003      	beq.n	80048da <TIM_OC3_SetConfig+0x66>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a20      	ldr	r2, [pc, #128]	@ (8004958 <TIM_OC3_SetConfig+0xe4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d10d      	bne.n	80048f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	021b      	lsls	r3, r3, #8
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a16      	ldr	r2, [pc, #88]	@ (8004954 <TIM_OC3_SetConfig+0xe0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d003      	beq.n	8004906 <TIM_OC3_SetConfig+0x92>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a15      	ldr	r2, [pc, #84]	@ (8004958 <TIM_OC3_SetConfig+0xe4>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d113      	bne.n	800492e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800490c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004914:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4313      	orrs	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	4313      	orrs	r3, r2
 800492c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	621a      	str	r2, [r3, #32]
}
 8004948:	bf00      	nop
 800494a:	371c      	adds	r7, #28
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	40010000 	.word	0x40010000
 8004958:	40010400 	.word	0x40010400

0800495c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800498a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004992:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	021b      	lsls	r3, r3, #8
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	4313      	orrs	r3, r2
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	031b      	lsls	r3, r3, #12
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a12      	ldr	r2, [pc, #72]	@ (8004a00 <TIM_OC4_SetConfig+0xa4>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d003      	beq.n	80049c4 <TIM_OC4_SetConfig+0x68>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a11      	ldr	r2, [pc, #68]	@ (8004a04 <TIM_OC4_SetConfig+0xa8>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d109      	bne.n	80049d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	019b      	lsls	r3, r3, #6
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	621a      	str	r2, [r3, #32]
}
 80049f2:	bf00      	nop
 80049f4:	371c      	adds	r7, #28
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	40010000 	.word	0x40010000
 8004a04:	40010400 	.word	0x40010400

08004a08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	f023 0201 	bic.w	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	011b      	lsls	r3, r3, #4
 8004a38:	693a      	ldr	r2, [r7, #16]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f023 030a 	bic.w	r3, r3, #10
 8004a44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	621a      	str	r2, [r3, #32]
}
 8004a5a:	bf00      	nop
 8004a5c:	371c      	adds	r7, #28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b087      	sub	sp, #28
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	f023 0210 	bic.w	r2, r3, #16
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	031b      	lsls	r3, r3, #12
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004aa2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	621a      	str	r2, [r3, #32]
}
 8004aba:	bf00      	nop
 8004abc:	371c      	adds	r7, #28
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b085      	sub	sp, #20
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f043 0307 	orr.w	r3, r3, #7
 8004ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	609a      	str	r2, [r3, #8]
}
 8004af0:	bf00      	nop
 8004af2:	3714      	adds	r7, #20
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	021a      	lsls	r2, r3, #8
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	609a      	str	r2, [r3, #8]
}
 8004b30:	bf00      	nop
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	f003 031f 	and.w	r3, r3, #31
 8004b4e:	2201      	movs	r2, #1
 8004b50:	fa02 f303 	lsl.w	r3, r2, r3
 8004b54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6a1a      	ldr	r2, [r3, #32]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	43db      	mvns	r3, r3
 8004b5e:	401a      	ands	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1a      	ldr	r2, [r3, #32]
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	f003 031f 	and.w	r3, r3, #31
 8004b6e:	6879      	ldr	r1, [r7, #4]
 8004b70:	fa01 f303 	lsl.w	r3, r1, r3
 8004b74:	431a      	orrs	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	621a      	str	r2, [r3, #32]
}
 8004b7a:	bf00      	nop
 8004b7c:	371c      	adds	r7, #28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
	...

08004b88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d101      	bne.n	8004ba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b9c:	2302      	movs	r3, #2
 8004b9e:	e05a      	b.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a21      	ldr	r2, [pc, #132]	@ (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d022      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bec:	d01d      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d018      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d013      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a1a      	ldr	r2, [pc, #104]	@ (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d00e      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a18      	ldr	r2, [pc, #96]	@ (8004c74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d009      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a17      	ldr	r2, [pc, #92]	@ (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d004      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a15      	ldr	r2, [pc, #84]	@ (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d10c      	bne.n	8004c44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	40010000 	.word	0x40010000
 8004c68:	40000400 	.word	0x40000400
 8004c6c:	40000800 	.word	0x40000800
 8004c70:	40000c00 	.word	0x40000c00
 8004c74:	40010400 	.word	0x40010400
 8004c78:	40014000 	.word	0x40014000
 8004c7c:	40001800 	.word	0x40001800

08004c80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e042      	b.n	8004d40 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d106      	bne.n	8004cd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7fd f874 	bl	8001dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2224      	movs	r2, #36	@ 0x24
 8004cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f973 	bl	8004fd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	691a      	ldr	r2, [r3, #16]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	695a      	ldr	r2, [r3, #20]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68da      	ldr	r2, [r3, #12]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2220      	movs	r2, #32
 8004d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b08a      	sub	sp, #40	@ 0x28
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	4613      	mov	r3, r2
 8004d56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b20      	cmp	r3, #32
 8004d66:	d175      	bne.n	8004e54 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <HAL_UART_Transmit+0x2c>
 8004d6e:	88fb      	ldrh	r3, [r7, #6]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d101      	bne.n	8004d78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e06e      	b.n	8004e56 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2221      	movs	r2, #33	@ 0x21
 8004d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d86:	f7fd fa15 	bl	80021b4 <HAL_GetTick>
 8004d8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	88fa      	ldrh	r2, [r7, #6]
 8004d90:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	88fa      	ldrh	r2, [r7, #6]
 8004d96:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da0:	d108      	bne.n	8004db4 <HAL_UART_Transmit+0x6c>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d104      	bne.n	8004db4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	e003      	b.n	8004dbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dbc:	e02e      	b.n	8004e1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	2180      	movs	r1, #128	@ 0x80
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 f848 	bl	8004e5e <UART_WaitOnFlagUntilTimeout>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d005      	beq.n	8004de0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e03a      	b.n	8004e56 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10b      	bne.n	8004dfe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	881b      	ldrh	r3, [r3, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004df4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	3302      	adds	r3, #2
 8004dfa:	61bb      	str	r3, [r7, #24]
 8004dfc:	e007      	b.n	8004e0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	781a      	ldrb	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1cb      	bne.n	8004dbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	2140      	movs	r1, #64	@ 0x40
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f814 	bl	8004e5e <UART_WaitOnFlagUntilTimeout>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e006      	b.n	8004e56 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2220      	movs	r2, #32
 8004e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e50:	2300      	movs	r3, #0
 8004e52:	e000      	b.n	8004e56 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e54:	2302      	movs	r3, #2
  }
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3720      	adds	r7, #32
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b086      	sub	sp, #24
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	60f8      	str	r0, [r7, #12]
 8004e66:	60b9      	str	r1, [r7, #8]
 8004e68:	603b      	str	r3, [r7, #0]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e6e:	e03b      	b.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e70:	6a3b      	ldr	r3, [r7, #32]
 8004e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e76:	d037      	beq.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e78:	f7fd f99c 	bl	80021b4 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	6a3a      	ldr	r2, [r7, #32]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d302      	bcc.n	8004e8e <UART_WaitOnFlagUntilTimeout+0x30>
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e03a      	b.n	8004f08 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0304 	and.w	r3, r3, #4
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d023      	beq.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	2b80      	cmp	r3, #128	@ 0x80
 8004ea4:	d020      	beq.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b40      	cmp	r3, #64	@ 0x40
 8004eaa:	d01d      	beq.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0308 	and.w	r3, r3, #8
 8004eb6:	2b08      	cmp	r3, #8
 8004eb8:	d116      	bne.n	8004ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004eba:	2300      	movs	r3, #0
 8004ebc:	617b      	str	r3, [r7, #20]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	617b      	str	r3, [r7, #20]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	617b      	str	r3, [r7, #20]
 8004ece:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f81d 	bl	8004f10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2208      	movs	r2, #8
 8004eda:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e00f      	b.n	8004f08 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	bf0c      	ite	eq
 8004ef8:	2301      	moveq	r3, #1
 8004efa:	2300      	movne	r3, #0
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	461a      	mov	r2, r3
 8004f00:	79fb      	ldrb	r3, [r7, #7]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d0b4      	beq.n	8004e70 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b095      	sub	sp, #84	@ 0x54
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	330c      	adds	r3, #12
 8004f1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f22:	e853 3f00 	ldrex	r3, [r3]
 8004f26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	330c      	adds	r3, #12
 8004f36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f38:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f40:	e841 2300 	strex	r3, r2, [r1]
 8004f44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1e5      	bne.n	8004f18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3314      	adds	r3, #20
 8004f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	e853 3f00 	ldrex	r3, [r3]
 8004f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	f023 0301 	bic.w	r3, r3, #1
 8004f62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	3314      	adds	r3, #20
 8004f6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f74:	e841 2300 	strex	r3, r2, [r1]
 8004f78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d1e5      	bne.n	8004f4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d119      	bne.n	8004fbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	330c      	adds	r3, #12
 8004f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	e853 3f00 	ldrex	r3, [r3]
 8004f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f023 0310 	bic.w	r3, r3, #16
 8004f9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	330c      	adds	r3, #12
 8004fa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fa8:	61ba      	str	r2, [r7, #24]
 8004faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	6979      	ldr	r1, [r7, #20]
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	e841 2300 	strex	r3, r2, [r1]
 8004fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1e5      	bne.n	8004f88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fca:	bf00      	nop
 8004fcc:	3754      	adds	r7, #84	@ 0x54
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
	...

08004fd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fdc:	b0c0      	sub	sp, #256	@ 0x100
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff4:	68d9      	ldr	r1, [r3, #12]
 8004ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	ea40 0301 	orr.w	r3, r0, r1
 8005000:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	431a      	orrs	r2, r3
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	431a      	orrs	r2, r3
 8005018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005030:	f021 010c 	bic.w	r1, r1, #12
 8005034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800503e:	430b      	orrs	r3, r1
 8005040:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800504e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005052:	6999      	ldr	r1, [r3, #24]
 8005054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	ea40 0301 	orr.w	r3, r0, r1
 800505e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	4b8f      	ldr	r3, [pc, #572]	@ (80052a4 <UART_SetConfig+0x2cc>)
 8005068:	429a      	cmp	r2, r3
 800506a:	d005      	beq.n	8005078 <UART_SetConfig+0xa0>
 800506c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	4b8d      	ldr	r3, [pc, #564]	@ (80052a8 <UART_SetConfig+0x2d0>)
 8005074:	429a      	cmp	r2, r3
 8005076:	d104      	bne.n	8005082 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005078:	f7fe f8ec 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 800507c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005080:	e003      	b.n	800508a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005082:	f7fe f8d3 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8005086:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800508a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800508e:	69db      	ldr	r3, [r3, #28]
 8005090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005094:	f040 810c 	bne.w	80052b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005098:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800509c:	2200      	movs	r2, #0
 800509e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80050a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80050aa:	4622      	mov	r2, r4
 80050ac:	462b      	mov	r3, r5
 80050ae:	1891      	adds	r1, r2, r2
 80050b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80050b2:	415b      	adcs	r3, r3
 80050b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80050ba:	4621      	mov	r1, r4
 80050bc:	eb12 0801 	adds.w	r8, r2, r1
 80050c0:	4629      	mov	r1, r5
 80050c2:	eb43 0901 	adc.w	r9, r3, r1
 80050c6:	f04f 0200 	mov.w	r2, #0
 80050ca:	f04f 0300 	mov.w	r3, #0
 80050ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050da:	4690      	mov	r8, r2
 80050dc:	4699      	mov	r9, r3
 80050de:	4623      	mov	r3, r4
 80050e0:	eb18 0303 	adds.w	r3, r8, r3
 80050e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80050e8:	462b      	mov	r3, r5
 80050ea:	eb49 0303 	adc.w	r3, r9, r3
 80050ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80050fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005102:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005106:	460b      	mov	r3, r1
 8005108:	18db      	adds	r3, r3, r3
 800510a:	653b      	str	r3, [r7, #80]	@ 0x50
 800510c:	4613      	mov	r3, r2
 800510e:	eb42 0303 	adc.w	r3, r2, r3
 8005112:	657b      	str	r3, [r7, #84]	@ 0x54
 8005114:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005118:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800511c:	f7fb fdb4 	bl	8000c88 <__aeabi_uldivmod>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4b61      	ldr	r3, [pc, #388]	@ (80052ac <UART_SetConfig+0x2d4>)
 8005126:	fba3 2302 	umull	r2, r3, r3, r2
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	011c      	lsls	r4, r3, #4
 800512e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005132:	2200      	movs	r2, #0
 8005134:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005138:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800513c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005140:	4642      	mov	r2, r8
 8005142:	464b      	mov	r3, r9
 8005144:	1891      	adds	r1, r2, r2
 8005146:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005148:	415b      	adcs	r3, r3
 800514a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800514c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005150:	4641      	mov	r1, r8
 8005152:	eb12 0a01 	adds.w	sl, r2, r1
 8005156:	4649      	mov	r1, r9
 8005158:	eb43 0b01 	adc.w	fp, r3, r1
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005168:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800516c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005170:	4692      	mov	sl, r2
 8005172:	469b      	mov	fp, r3
 8005174:	4643      	mov	r3, r8
 8005176:	eb1a 0303 	adds.w	r3, sl, r3
 800517a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800517e:	464b      	mov	r3, r9
 8005180:	eb4b 0303 	adc.w	r3, fp, r3
 8005184:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005194:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005198:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800519c:	460b      	mov	r3, r1
 800519e:	18db      	adds	r3, r3, r3
 80051a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80051a2:	4613      	mov	r3, r2
 80051a4:	eb42 0303 	adc.w	r3, r2, r3
 80051a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80051aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80051ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80051b2:	f7fb fd69 	bl	8000c88 <__aeabi_uldivmod>
 80051b6:	4602      	mov	r2, r0
 80051b8:	460b      	mov	r3, r1
 80051ba:	4611      	mov	r1, r2
 80051bc:	4b3b      	ldr	r3, [pc, #236]	@ (80052ac <UART_SetConfig+0x2d4>)
 80051be:	fba3 2301 	umull	r2, r3, r3, r1
 80051c2:	095b      	lsrs	r3, r3, #5
 80051c4:	2264      	movs	r2, #100	@ 0x64
 80051c6:	fb02 f303 	mul.w	r3, r2, r3
 80051ca:	1acb      	subs	r3, r1, r3
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80051d2:	4b36      	ldr	r3, [pc, #216]	@ (80052ac <UART_SetConfig+0x2d4>)
 80051d4:	fba3 2302 	umull	r2, r3, r3, r2
 80051d8:	095b      	lsrs	r3, r3, #5
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80051e0:	441c      	add	r4, r3
 80051e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051e6:	2200      	movs	r2, #0
 80051e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80051f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80051f4:	4642      	mov	r2, r8
 80051f6:	464b      	mov	r3, r9
 80051f8:	1891      	adds	r1, r2, r2
 80051fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80051fc:	415b      	adcs	r3, r3
 80051fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005200:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005204:	4641      	mov	r1, r8
 8005206:	1851      	adds	r1, r2, r1
 8005208:	6339      	str	r1, [r7, #48]	@ 0x30
 800520a:	4649      	mov	r1, r9
 800520c:	414b      	adcs	r3, r1
 800520e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005210:	f04f 0200 	mov.w	r2, #0
 8005214:	f04f 0300 	mov.w	r3, #0
 8005218:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800521c:	4659      	mov	r1, fp
 800521e:	00cb      	lsls	r3, r1, #3
 8005220:	4651      	mov	r1, sl
 8005222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005226:	4651      	mov	r1, sl
 8005228:	00ca      	lsls	r2, r1, #3
 800522a:	4610      	mov	r0, r2
 800522c:	4619      	mov	r1, r3
 800522e:	4603      	mov	r3, r0
 8005230:	4642      	mov	r2, r8
 8005232:	189b      	adds	r3, r3, r2
 8005234:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005238:	464b      	mov	r3, r9
 800523a:	460a      	mov	r2, r1
 800523c:	eb42 0303 	adc.w	r3, r2, r3
 8005240:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005250:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005254:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005258:	460b      	mov	r3, r1
 800525a:	18db      	adds	r3, r3, r3
 800525c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800525e:	4613      	mov	r3, r2
 8005260:	eb42 0303 	adc.w	r3, r2, r3
 8005264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005266:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800526a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800526e:	f7fb fd0b 	bl	8000c88 <__aeabi_uldivmod>
 8005272:	4602      	mov	r2, r0
 8005274:	460b      	mov	r3, r1
 8005276:	4b0d      	ldr	r3, [pc, #52]	@ (80052ac <UART_SetConfig+0x2d4>)
 8005278:	fba3 1302 	umull	r1, r3, r3, r2
 800527c:	095b      	lsrs	r3, r3, #5
 800527e:	2164      	movs	r1, #100	@ 0x64
 8005280:	fb01 f303 	mul.w	r3, r1, r3
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	3332      	adds	r3, #50	@ 0x32
 800528a:	4a08      	ldr	r2, [pc, #32]	@ (80052ac <UART_SetConfig+0x2d4>)
 800528c:	fba2 2303 	umull	r2, r3, r2, r3
 8005290:	095b      	lsrs	r3, r3, #5
 8005292:	f003 0207 	and.w	r2, r3, #7
 8005296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4422      	add	r2, r4
 800529e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052a0:	e106      	b.n	80054b0 <UART_SetConfig+0x4d8>
 80052a2:	bf00      	nop
 80052a4:	40011000 	.word	0x40011000
 80052a8:	40011400 	.word	0x40011400
 80052ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052b4:	2200      	movs	r2, #0
 80052b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80052c2:	4642      	mov	r2, r8
 80052c4:	464b      	mov	r3, r9
 80052c6:	1891      	adds	r1, r2, r2
 80052c8:	6239      	str	r1, [r7, #32]
 80052ca:	415b      	adcs	r3, r3
 80052cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052d2:	4641      	mov	r1, r8
 80052d4:	1854      	adds	r4, r2, r1
 80052d6:	4649      	mov	r1, r9
 80052d8:	eb43 0501 	adc.w	r5, r3, r1
 80052dc:	f04f 0200 	mov.w	r2, #0
 80052e0:	f04f 0300 	mov.w	r3, #0
 80052e4:	00eb      	lsls	r3, r5, #3
 80052e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052ea:	00e2      	lsls	r2, r4, #3
 80052ec:	4614      	mov	r4, r2
 80052ee:	461d      	mov	r5, r3
 80052f0:	4643      	mov	r3, r8
 80052f2:	18e3      	adds	r3, r4, r3
 80052f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80052f8:	464b      	mov	r3, r9
 80052fa:	eb45 0303 	adc.w	r3, r5, r3
 80052fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800530e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005312:	f04f 0200 	mov.w	r2, #0
 8005316:	f04f 0300 	mov.w	r3, #0
 800531a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800531e:	4629      	mov	r1, r5
 8005320:	008b      	lsls	r3, r1, #2
 8005322:	4621      	mov	r1, r4
 8005324:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005328:	4621      	mov	r1, r4
 800532a:	008a      	lsls	r2, r1, #2
 800532c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005330:	f7fb fcaa 	bl	8000c88 <__aeabi_uldivmod>
 8005334:	4602      	mov	r2, r0
 8005336:	460b      	mov	r3, r1
 8005338:	4b60      	ldr	r3, [pc, #384]	@ (80054bc <UART_SetConfig+0x4e4>)
 800533a:	fba3 2302 	umull	r2, r3, r3, r2
 800533e:	095b      	lsrs	r3, r3, #5
 8005340:	011c      	lsls	r4, r3, #4
 8005342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005346:	2200      	movs	r2, #0
 8005348:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800534c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005350:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005354:	4642      	mov	r2, r8
 8005356:	464b      	mov	r3, r9
 8005358:	1891      	adds	r1, r2, r2
 800535a:	61b9      	str	r1, [r7, #24]
 800535c:	415b      	adcs	r3, r3
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005364:	4641      	mov	r1, r8
 8005366:	1851      	adds	r1, r2, r1
 8005368:	6139      	str	r1, [r7, #16]
 800536a:	4649      	mov	r1, r9
 800536c:	414b      	adcs	r3, r1
 800536e:	617b      	str	r3, [r7, #20]
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800537c:	4659      	mov	r1, fp
 800537e:	00cb      	lsls	r3, r1, #3
 8005380:	4651      	mov	r1, sl
 8005382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005386:	4651      	mov	r1, sl
 8005388:	00ca      	lsls	r2, r1, #3
 800538a:	4610      	mov	r0, r2
 800538c:	4619      	mov	r1, r3
 800538e:	4603      	mov	r3, r0
 8005390:	4642      	mov	r2, r8
 8005392:	189b      	adds	r3, r3, r2
 8005394:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005398:	464b      	mov	r3, r9
 800539a:	460a      	mov	r2, r1
 800539c:	eb42 0303 	adc.w	r3, r2, r3
 80053a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053bc:	4649      	mov	r1, r9
 80053be:	008b      	lsls	r3, r1, #2
 80053c0:	4641      	mov	r1, r8
 80053c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053c6:	4641      	mov	r1, r8
 80053c8:	008a      	lsls	r2, r1, #2
 80053ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80053ce:	f7fb fc5b 	bl	8000c88 <__aeabi_uldivmod>
 80053d2:	4602      	mov	r2, r0
 80053d4:	460b      	mov	r3, r1
 80053d6:	4611      	mov	r1, r2
 80053d8:	4b38      	ldr	r3, [pc, #224]	@ (80054bc <UART_SetConfig+0x4e4>)
 80053da:	fba3 2301 	umull	r2, r3, r3, r1
 80053de:	095b      	lsrs	r3, r3, #5
 80053e0:	2264      	movs	r2, #100	@ 0x64
 80053e2:	fb02 f303 	mul.w	r3, r2, r3
 80053e6:	1acb      	subs	r3, r1, r3
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	3332      	adds	r3, #50	@ 0x32
 80053ec:	4a33      	ldr	r2, [pc, #204]	@ (80054bc <UART_SetConfig+0x4e4>)
 80053ee:	fba2 2303 	umull	r2, r3, r2, r3
 80053f2:	095b      	lsrs	r3, r3, #5
 80053f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053f8:	441c      	add	r4, r3
 80053fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053fe:	2200      	movs	r2, #0
 8005400:	673b      	str	r3, [r7, #112]	@ 0x70
 8005402:	677a      	str	r2, [r7, #116]	@ 0x74
 8005404:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005408:	4642      	mov	r2, r8
 800540a:	464b      	mov	r3, r9
 800540c:	1891      	adds	r1, r2, r2
 800540e:	60b9      	str	r1, [r7, #8]
 8005410:	415b      	adcs	r3, r3
 8005412:	60fb      	str	r3, [r7, #12]
 8005414:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005418:	4641      	mov	r1, r8
 800541a:	1851      	adds	r1, r2, r1
 800541c:	6039      	str	r1, [r7, #0]
 800541e:	4649      	mov	r1, r9
 8005420:	414b      	adcs	r3, r1
 8005422:	607b      	str	r3, [r7, #4]
 8005424:	f04f 0200 	mov.w	r2, #0
 8005428:	f04f 0300 	mov.w	r3, #0
 800542c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005430:	4659      	mov	r1, fp
 8005432:	00cb      	lsls	r3, r1, #3
 8005434:	4651      	mov	r1, sl
 8005436:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800543a:	4651      	mov	r1, sl
 800543c:	00ca      	lsls	r2, r1, #3
 800543e:	4610      	mov	r0, r2
 8005440:	4619      	mov	r1, r3
 8005442:	4603      	mov	r3, r0
 8005444:	4642      	mov	r2, r8
 8005446:	189b      	adds	r3, r3, r2
 8005448:	66bb      	str	r3, [r7, #104]	@ 0x68
 800544a:	464b      	mov	r3, r9
 800544c:	460a      	mov	r2, r1
 800544e:	eb42 0303 	adc.w	r3, r2, r3
 8005452:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	663b      	str	r3, [r7, #96]	@ 0x60
 800545e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005460:	f04f 0200 	mov.w	r2, #0
 8005464:	f04f 0300 	mov.w	r3, #0
 8005468:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800546c:	4649      	mov	r1, r9
 800546e:	008b      	lsls	r3, r1, #2
 8005470:	4641      	mov	r1, r8
 8005472:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005476:	4641      	mov	r1, r8
 8005478:	008a      	lsls	r2, r1, #2
 800547a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800547e:	f7fb fc03 	bl	8000c88 <__aeabi_uldivmod>
 8005482:	4602      	mov	r2, r0
 8005484:	460b      	mov	r3, r1
 8005486:	4b0d      	ldr	r3, [pc, #52]	@ (80054bc <UART_SetConfig+0x4e4>)
 8005488:	fba3 1302 	umull	r1, r3, r3, r2
 800548c:	095b      	lsrs	r3, r3, #5
 800548e:	2164      	movs	r1, #100	@ 0x64
 8005490:	fb01 f303 	mul.w	r3, r1, r3
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	011b      	lsls	r3, r3, #4
 8005498:	3332      	adds	r3, #50	@ 0x32
 800549a:	4a08      	ldr	r2, [pc, #32]	@ (80054bc <UART_SetConfig+0x4e4>)
 800549c:	fba2 2303 	umull	r2, r3, r2, r3
 80054a0:	095b      	lsrs	r3, r3, #5
 80054a2:	f003 020f 	and.w	r2, r3, #15
 80054a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4422      	add	r2, r4
 80054ae:	609a      	str	r2, [r3, #8]
}
 80054b0:	bf00      	nop
 80054b2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80054b6:	46bd      	mov	sp, r7
 80054b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054bc:	51eb851f 	.word	0x51eb851f

080054c0 <__cvt>:
 80054c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054c4:	ec57 6b10 	vmov	r6, r7, d0
 80054c8:	2f00      	cmp	r7, #0
 80054ca:	460c      	mov	r4, r1
 80054cc:	4619      	mov	r1, r3
 80054ce:	463b      	mov	r3, r7
 80054d0:	bfbb      	ittet	lt
 80054d2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80054d6:	461f      	movlt	r7, r3
 80054d8:	2300      	movge	r3, #0
 80054da:	232d      	movlt	r3, #45	@ 0x2d
 80054dc:	700b      	strb	r3, [r1, #0]
 80054de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054e0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80054e4:	4691      	mov	r9, r2
 80054e6:	f023 0820 	bic.w	r8, r3, #32
 80054ea:	bfbc      	itt	lt
 80054ec:	4632      	movlt	r2, r6
 80054ee:	4616      	movlt	r6, r2
 80054f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80054f4:	d005      	beq.n	8005502 <__cvt+0x42>
 80054f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80054fa:	d100      	bne.n	80054fe <__cvt+0x3e>
 80054fc:	3401      	adds	r4, #1
 80054fe:	2102      	movs	r1, #2
 8005500:	e000      	b.n	8005504 <__cvt+0x44>
 8005502:	2103      	movs	r1, #3
 8005504:	ab03      	add	r3, sp, #12
 8005506:	9301      	str	r3, [sp, #4]
 8005508:	ab02      	add	r3, sp, #8
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	ec47 6b10 	vmov	d0, r6, r7
 8005510:	4653      	mov	r3, sl
 8005512:	4622      	mov	r2, r4
 8005514:	f000 fe70 	bl	80061f8 <_dtoa_r>
 8005518:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800551c:	4605      	mov	r5, r0
 800551e:	d119      	bne.n	8005554 <__cvt+0x94>
 8005520:	f019 0f01 	tst.w	r9, #1
 8005524:	d00e      	beq.n	8005544 <__cvt+0x84>
 8005526:	eb00 0904 	add.w	r9, r0, r4
 800552a:	2200      	movs	r2, #0
 800552c:	2300      	movs	r3, #0
 800552e:	4630      	mov	r0, r6
 8005530:	4639      	mov	r1, r7
 8005532:	f7fb fae9 	bl	8000b08 <__aeabi_dcmpeq>
 8005536:	b108      	cbz	r0, 800553c <__cvt+0x7c>
 8005538:	f8cd 900c 	str.w	r9, [sp, #12]
 800553c:	2230      	movs	r2, #48	@ 0x30
 800553e:	9b03      	ldr	r3, [sp, #12]
 8005540:	454b      	cmp	r3, r9
 8005542:	d31e      	bcc.n	8005582 <__cvt+0xc2>
 8005544:	9b03      	ldr	r3, [sp, #12]
 8005546:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005548:	1b5b      	subs	r3, r3, r5
 800554a:	4628      	mov	r0, r5
 800554c:	6013      	str	r3, [r2, #0]
 800554e:	b004      	add	sp, #16
 8005550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005554:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005558:	eb00 0904 	add.w	r9, r0, r4
 800555c:	d1e5      	bne.n	800552a <__cvt+0x6a>
 800555e:	7803      	ldrb	r3, [r0, #0]
 8005560:	2b30      	cmp	r3, #48	@ 0x30
 8005562:	d10a      	bne.n	800557a <__cvt+0xba>
 8005564:	2200      	movs	r2, #0
 8005566:	2300      	movs	r3, #0
 8005568:	4630      	mov	r0, r6
 800556a:	4639      	mov	r1, r7
 800556c:	f7fb facc 	bl	8000b08 <__aeabi_dcmpeq>
 8005570:	b918      	cbnz	r0, 800557a <__cvt+0xba>
 8005572:	f1c4 0401 	rsb	r4, r4, #1
 8005576:	f8ca 4000 	str.w	r4, [sl]
 800557a:	f8da 3000 	ldr.w	r3, [sl]
 800557e:	4499      	add	r9, r3
 8005580:	e7d3      	b.n	800552a <__cvt+0x6a>
 8005582:	1c59      	adds	r1, r3, #1
 8005584:	9103      	str	r1, [sp, #12]
 8005586:	701a      	strb	r2, [r3, #0]
 8005588:	e7d9      	b.n	800553e <__cvt+0x7e>

0800558a <__exponent>:
 800558a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800558c:	2900      	cmp	r1, #0
 800558e:	bfba      	itte	lt
 8005590:	4249      	neglt	r1, r1
 8005592:	232d      	movlt	r3, #45	@ 0x2d
 8005594:	232b      	movge	r3, #43	@ 0x2b
 8005596:	2909      	cmp	r1, #9
 8005598:	7002      	strb	r2, [r0, #0]
 800559a:	7043      	strb	r3, [r0, #1]
 800559c:	dd29      	ble.n	80055f2 <__exponent+0x68>
 800559e:	f10d 0307 	add.w	r3, sp, #7
 80055a2:	461d      	mov	r5, r3
 80055a4:	270a      	movs	r7, #10
 80055a6:	461a      	mov	r2, r3
 80055a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80055ac:	fb07 1416 	mls	r4, r7, r6, r1
 80055b0:	3430      	adds	r4, #48	@ 0x30
 80055b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80055b6:	460c      	mov	r4, r1
 80055b8:	2c63      	cmp	r4, #99	@ 0x63
 80055ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80055be:	4631      	mov	r1, r6
 80055c0:	dcf1      	bgt.n	80055a6 <__exponent+0x1c>
 80055c2:	3130      	adds	r1, #48	@ 0x30
 80055c4:	1e94      	subs	r4, r2, #2
 80055c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80055ca:	1c41      	adds	r1, r0, #1
 80055cc:	4623      	mov	r3, r4
 80055ce:	42ab      	cmp	r3, r5
 80055d0:	d30a      	bcc.n	80055e8 <__exponent+0x5e>
 80055d2:	f10d 0309 	add.w	r3, sp, #9
 80055d6:	1a9b      	subs	r3, r3, r2
 80055d8:	42ac      	cmp	r4, r5
 80055da:	bf88      	it	hi
 80055dc:	2300      	movhi	r3, #0
 80055de:	3302      	adds	r3, #2
 80055e0:	4403      	add	r3, r0
 80055e2:	1a18      	subs	r0, r3, r0
 80055e4:	b003      	add	sp, #12
 80055e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80055ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 80055f0:	e7ed      	b.n	80055ce <__exponent+0x44>
 80055f2:	2330      	movs	r3, #48	@ 0x30
 80055f4:	3130      	adds	r1, #48	@ 0x30
 80055f6:	7083      	strb	r3, [r0, #2]
 80055f8:	70c1      	strb	r1, [r0, #3]
 80055fa:	1d03      	adds	r3, r0, #4
 80055fc:	e7f1      	b.n	80055e2 <__exponent+0x58>
	...

08005600 <_printf_float>:
 8005600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005604:	b08d      	sub	sp, #52	@ 0x34
 8005606:	460c      	mov	r4, r1
 8005608:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800560c:	4616      	mov	r6, r2
 800560e:	461f      	mov	r7, r3
 8005610:	4605      	mov	r5, r0
 8005612:	f000 fcef 	bl	8005ff4 <_localeconv_r>
 8005616:	6803      	ldr	r3, [r0, #0]
 8005618:	9304      	str	r3, [sp, #16]
 800561a:	4618      	mov	r0, r3
 800561c:	f7fa fe48 	bl	80002b0 <strlen>
 8005620:	2300      	movs	r3, #0
 8005622:	930a      	str	r3, [sp, #40]	@ 0x28
 8005624:	f8d8 3000 	ldr.w	r3, [r8]
 8005628:	9005      	str	r0, [sp, #20]
 800562a:	3307      	adds	r3, #7
 800562c:	f023 0307 	bic.w	r3, r3, #7
 8005630:	f103 0208 	add.w	r2, r3, #8
 8005634:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005638:	f8d4 b000 	ldr.w	fp, [r4]
 800563c:	f8c8 2000 	str.w	r2, [r8]
 8005640:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005644:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005648:	9307      	str	r3, [sp, #28]
 800564a:	f8cd 8018 	str.w	r8, [sp, #24]
 800564e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005652:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005656:	4b9c      	ldr	r3, [pc, #624]	@ (80058c8 <_printf_float+0x2c8>)
 8005658:	f04f 32ff 	mov.w	r2, #4294967295
 800565c:	f7fb fa86 	bl	8000b6c <__aeabi_dcmpun>
 8005660:	bb70      	cbnz	r0, 80056c0 <_printf_float+0xc0>
 8005662:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005666:	4b98      	ldr	r3, [pc, #608]	@ (80058c8 <_printf_float+0x2c8>)
 8005668:	f04f 32ff 	mov.w	r2, #4294967295
 800566c:	f7fb fa60 	bl	8000b30 <__aeabi_dcmple>
 8005670:	bb30      	cbnz	r0, 80056c0 <_printf_float+0xc0>
 8005672:	2200      	movs	r2, #0
 8005674:	2300      	movs	r3, #0
 8005676:	4640      	mov	r0, r8
 8005678:	4649      	mov	r1, r9
 800567a:	f7fb fa4f 	bl	8000b1c <__aeabi_dcmplt>
 800567e:	b110      	cbz	r0, 8005686 <_printf_float+0x86>
 8005680:	232d      	movs	r3, #45	@ 0x2d
 8005682:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005686:	4a91      	ldr	r2, [pc, #580]	@ (80058cc <_printf_float+0x2cc>)
 8005688:	4b91      	ldr	r3, [pc, #580]	@ (80058d0 <_printf_float+0x2d0>)
 800568a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800568e:	bf94      	ite	ls
 8005690:	4690      	movls	r8, r2
 8005692:	4698      	movhi	r8, r3
 8005694:	2303      	movs	r3, #3
 8005696:	6123      	str	r3, [r4, #16]
 8005698:	f02b 0304 	bic.w	r3, fp, #4
 800569c:	6023      	str	r3, [r4, #0]
 800569e:	f04f 0900 	mov.w	r9, #0
 80056a2:	9700      	str	r7, [sp, #0]
 80056a4:	4633      	mov	r3, r6
 80056a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80056a8:	4621      	mov	r1, r4
 80056aa:	4628      	mov	r0, r5
 80056ac:	f000 f9d2 	bl	8005a54 <_printf_common>
 80056b0:	3001      	adds	r0, #1
 80056b2:	f040 808d 	bne.w	80057d0 <_printf_float+0x1d0>
 80056b6:	f04f 30ff 	mov.w	r0, #4294967295
 80056ba:	b00d      	add	sp, #52	@ 0x34
 80056bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c0:	4642      	mov	r2, r8
 80056c2:	464b      	mov	r3, r9
 80056c4:	4640      	mov	r0, r8
 80056c6:	4649      	mov	r1, r9
 80056c8:	f7fb fa50 	bl	8000b6c <__aeabi_dcmpun>
 80056cc:	b140      	cbz	r0, 80056e0 <_printf_float+0xe0>
 80056ce:	464b      	mov	r3, r9
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	bfbc      	itt	lt
 80056d4:	232d      	movlt	r3, #45	@ 0x2d
 80056d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80056da:	4a7e      	ldr	r2, [pc, #504]	@ (80058d4 <_printf_float+0x2d4>)
 80056dc:	4b7e      	ldr	r3, [pc, #504]	@ (80058d8 <_printf_float+0x2d8>)
 80056de:	e7d4      	b.n	800568a <_printf_float+0x8a>
 80056e0:	6863      	ldr	r3, [r4, #4]
 80056e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80056e6:	9206      	str	r2, [sp, #24]
 80056e8:	1c5a      	adds	r2, r3, #1
 80056ea:	d13b      	bne.n	8005764 <_printf_float+0x164>
 80056ec:	2306      	movs	r3, #6
 80056ee:	6063      	str	r3, [r4, #4]
 80056f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80056f4:	2300      	movs	r3, #0
 80056f6:	6022      	str	r2, [r4, #0]
 80056f8:	9303      	str	r3, [sp, #12]
 80056fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80056fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005700:	ab09      	add	r3, sp, #36	@ 0x24
 8005702:	9300      	str	r3, [sp, #0]
 8005704:	6861      	ldr	r1, [r4, #4]
 8005706:	ec49 8b10 	vmov	d0, r8, r9
 800570a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800570e:	4628      	mov	r0, r5
 8005710:	f7ff fed6 	bl	80054c0 <__cvt>
 8005714:	9b06      	ldr	r3, [sp, #24]
 8005716:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005718:	2b47      	cmp	r3, #71	@ 0x47
 800571a:	4680      	mov	r8, r0
 800571c:	d129      	bne.n	8005772 <_printf_float+0x172>
 800571e:	1cc8      	adds	r0, r1, #3
 8005720:	db02      	blt.n	8005728 <_printf_float+0x128>
 8005722:	6863      	ldr	r3, [r4, #4]
 8005724:	4299      	cmp	r1, r3
 8005726:	dd41      	ble.n	80057ac <_printf_float+0x1ac>
 8005728:	f1aa 0a02 	sub.w	sl, sl, #2
 800572c:	fa5f fa8a 	uxtb.w	sl, sl
 8005730:	3901      	subs	r1, #1
 8005732:	4652      	mov	r2, sl
 8005734:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005738:	9109      	str	r1, [sp, #36]	@ 0x24
 800573a:	f7ff ff26 	bl	800558a <__exponent>
 800573e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005740:	1813      	adds	r3, r2, r0
 8005742:	2a01      	cmp	r2, #1
 8005744:	4681      	mov	r9, r0
 8005746:	6123      	str	r3, [r4, #16]
 8005748:	dc02      	bgt.n	8005750 <_printf_float+0x150>
 800574a:	6822      	ldr	r2, [r4, #0]
 800574c:	07d2      	lsls	r2, r2, #31
 800574e:	d501      	bpl.n	8005754 <_printf_float+0x154>
 8005750:	3301      	adds	r3, #1
 8005752:	6123      	str	r3, [r4, #16]
 8005754:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005758:	2b00      	cmp	r3, #0
 800575a:	d0a2      	beq.n	80056a2 <_printf_float+0xa2>
 800575c:	232d      	movs	r3, #45	@ 0x2d
 800575e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005762:	e79e      	b.n	80056a2 <_printf_float+0xa2>
 8005764:	9a06      	ldr	r2, [sp, #24]
 8005766:	2a47      	cmp	r2, #71	@ 0x47
 8005768:	d1c2      	bne.n	80056f0 <_printf_float+0xf0>
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1c0      	bne.n	80056f0 <_printf_float+0xf0>
 800576e:	2301      	movs	r3, #1
 8005770:	e7bd      	b.n	80056ee <_printf_float+0xee>
 8005772:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005776:	d9db      	bls.n	8005730 <_printf_float+0x130>
 8005778:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800577c:	d118      	bne.n	80057b0 <_printf_float+0x1b0>
 800577e:	2900      	cmp	r1, #0
 8005780:	6863      	ldr	r3, [r4, #4]
 8005782:	dd0b      	ble.n	800579c <_printf_float+0x19c>
 8005784:	6121      	str	r1, [r4, #16]
 8005786:	b913      	cbnz	r3, 800578e <_printf_float+0x18e>
 8005788:	6822      	ldr	r2, [r4, #0]
 800578a:	07d0      	lsls	r0, r2, #31
 800578c:	d502      	bpl.n	8005794 <_printf_float+0x194>
 800578e:	3301      	adds	r3, #1
 8005790:	440b      	add	r3, r1
 8005792:	6123      	str	r3, [r4, #16]
 8005794:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005796:	f04f 0900 	mov.w	r9, #0
 800579a:	e7db      	b.n	8005754 <_printf_float+0x154>
 800579c:	b913      	cbnz	r3, 80057a4 <_printf_float+0x1a4>
 800579e:	6822      	ldr	r2, [r4, #0]
 80057a0:	07d2      	lsls	r2, r2, #31
 80057a2:	d501      	bpl.n	80057a8 <_printf_float+0x1a8>
 80057a4:	3302      	adds	r3, #2
 80057a6:	e7f4      	b.n	8005792 <_printf_float+0x192>
 80057a8:	2301      	movs	r3, #1
 80057aa:	e7f2      	b.n	8005792 <_printf_float+0x192>
 80057ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80057b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057b2:	4299      	cmp	r1, r3
 80057b4:	db05      	blt.n	80057c2 <_printf_float+0x1c2>
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	6121      	str	r1, [r4, #16]
 80057ba:	07d8      	lsls	r0, r3, #31
 80057bc:	d5ea      	bpl.n	8005794 <_printf_float+0x194>
 80057be:	1c4b      	adds	r3, r1, #1
 80057c0:	e7e7      	b.n	8005792 <_printf_float+0x192>
 80057c2:	2900      	cmp	r1, #0
 80057c4:	bfd4      	ite	le
 80057c6:	f1c1 0202 	rsble	r2, r1, #2
 80057ca:	2201      	movgt	r2, #1
 80057cc:	4413      	add	r3, r2
 80057ce:	e7e0      	b.n	8005792 <_printf_float+0x192>
 80057d0:	6823      	ldr	r3, [r4, #0]
 80057d2:	055a      	lsls	r2, r3, #21
 80057d4:	d407      	bmi.n	80057e6 <_printf_float+0x1e6>
 80057d6:	6923      	ldr	r3, [r4, #16]
 80057d8:	4642      	mov	r2, r8
 80057da:	4631      	mov	r1, r6
 80057dc:	4628      	mov	r0, r5
 80057de:	47b8      	blx	r7
 80057e0:	3001      	adds	r0, #1
 80057e2:	d12b      	bne.n	800583c <_printf_float+0x23c>
 80057e4:	e767      	b.n	80056b6 <_printf_float+0xb6>
 80057e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80057ea:	f240 80dd 	bls.w	80059a8 <_printf_float+0x3a8>
 80057ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057f2:	2200      	movs	r2, #0
 80057f4:	2300      	movs	r3, #0
 80057f6:	f7fb f987 	bl	8000b08 <__aeabi_dcmpeq>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d033      	beq.n	8005866 <_printf_float+0x266>
 80057fe:	4a37      	ldr	r2, [pc, #220]	@ (80058dc <_printf_float+0x2dc>)
 8005800:	2301      	movs	r3, #1
 8005802:	4631      	mov	r1, r6
 8005804:	4628      	mov	r0, r5
 8005806:	47b8      	blx	r7
 8005808:	3001      	adds	r0, #1
 800580a:	f43f af54 	beq.w	80056b6 <_printf_float+0xb6>
 800580e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005812:	4543      	cmp	r3, r8
 8005814:	db02      	blt.n	800581c <_printf_float+0x21c>
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	07d8      	lsls	r0, r3, #31
 800581a:	d50f      	bpl.n	800583c <_printf_float+0x23c>
 800581c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005820:	4631      	mov	r1, r6
 8005822:	4628      	mov	r0, r5
 8005824:	47b8      	blx	r7
 8005826:	3001      	adds	r0, #1
 8005828:	f43f af45 	beq.w	80056b6 <_printf_float+0xb6>
 800582c:	f04f 0900 	mov.w	r9, #0
 8005830:	f108 38ff 	add.w	r8, r8, #4294967295
 8005834:	f104 0a1a 	add.w	sl, r4, #26
 8005838:	45c8      	cmp	r8, r9
 800583a:	dc09      	bgt.n	8005850 <_printf_float+0x250>
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	079b      	lsls	r3, r3, #30
 8005840:	f100 8103 	bmi.w	8005a4a <_printf_float+0x44a>
 8005844:	68e0      	ldr	r0, [r4, #12]
 8005846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005848:	4298      	cmp	r0, r3
 800584a:	bfb8      	it	lt
 800584c:	4618      	movlt	r0, r3
 800584e:	e734      	b.n	80056ba <_printf_float+0xba>
 8005850:	2301      	movs	r3, #1
 8005852:	4652      	mov	r2, sl
 8005854:	4631      	mov	r1, r6
 8005856:	4628      	mov	r0, r5
 8005858:	47b8      	blx	r7
 800585a:	3001      	adds	r0, #1
 800585c:	f43f af2b 	beq.w	80056b6 <_printf_float+0xb6>
 8005860:	f109 0901 	add.w	r9, r9, #1
 8005864:	e7e8      	b.n	8005838 <_printf_float+0x238>
 8005866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005868:	2b00      	cmp	r3, #0
 800586a:	dc39      	bgt.n	80058e0 <_printf_float+0x2e0>
 800586c:	4a1b      	ldr	r2, [pc, #108]	@ (80058dc <_printf_float+0x2dc>)
 800586e:	2301      	movs	r3, #1
 8005870:	4631      	mov	r1, r6
 8005872:	4628      	mov	r0, r5
 8005874:	47b8      	blx	r7
 8005876:	3001      	adds	r0, #1
 8005878:	f43f af1d 	beq.w	80056b6 <_printf_float+0xb6>
 800587c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005880:	ea59 0303 	orrs.w	r3, r9, r3
 8005884:	d102      	bne.n	800588c <_printf_float+0x28c>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	07d9      	lsls	r1, r3, #31
 800588a:	d5d7      	bpl.n	800583c <_printf_float+0x23c>
 800588c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005890:	4631      	mov	r1, r6
 8005892:	4628      	mov	r0, r5
 8005894:	47b8      	blx	r7
 8005896:	3001      	adds	r0, #1
 8005898:	f43f af0d 	beq.w	80056b6 <_printf_float+0xb6>
 800589c:	f04f 0a00 	mov.w	sl, #0
 80058a0:	f104 0b1a 	add.w	fp, r4, #26
 80058a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058a6:	425b      	negs	r3, r3
 80058a8:	4553      	cmp	r3, sl
 80058aa:	dc01      	bgt.n	80058b0 <_printf_float+0x2b0>
 80058ac:	464b      	mov	r3, r9
 80058ae:	e793      	b.n	80057d8 <_printf_float+0x1d8>
 80058b0:	2301      	movs	r3, #1
 80058b2:	465a      	mov	r2, fp
 80058b4:	4631      	mov	r1, r6
 80058b6:	4628      	mov	r0, r5
 80058b8:	47b8      	blx	r7
 80058ba:	3001      	adds	r0, #1
 80058bc:	f43f aefb 	beq.w	80056b6 <_printf_float+0xb6>
 80058c0:	f10a 0a01 	add.w	sl, sl, #1
 80058c4:	e7ee      	b.n	80058a4 <_printf_float+0x2a4>
 80058c6:	bf00      	nop
 80058c8:	7fefffff 	.word	0x7fefffff
 80058cc:	080081b0 	.word	0x080081b0
 80058d0:	080081b4 	.word	0x080081b4
 80058d4:	080081b8 	.word	0x080081b8
 80058d8:	080081bc 	.word	0x080081bc
 80058dc:	080081c0 	.word	0x080081c0
 80058e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80058e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80058e6:	4553      	cmp	r3, sl
 80058e8:	bfa8      	it	ge
 80058ea:	4653      	movge	r3, sl
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	4699      	mov	r9, r3
 80058f0:	dc36      	bgt.n	8005960 <_printf_float+0x360>
 80058f2:	f04f 0b00 	mov.w	fp, #0
 80058f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058fa:	f104 021a 	add.w	r2, r4, #26
 80058fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005900:	9306      	str	r3, [sp, #24]
 8005902:	eba3 0309 	sub.w	r3, r3, r9
 8005906:	455b      	cmp	r3, fp
 8005908:	dc31      	bgt.n	800596e <_printf_float+0x36e>
 800590a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800590c:	459a      	cmp	sl, r3
 800590e:	dc3a      	bgt.n	8005986 <_printf_float+0x386>
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	07da      	lsls	r2, r3, #31
 8005914:	d437      	bmi.n	8005986 <_printf_float+0x386>
 8005916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005918:	ebaa 0903 	sub.w	r9, sl, r3
 800591c:	9b06      	ldr	r3, [sp, #24]
 800591e:	ebaa 0303 	sub.w	r3, sl, r3
 8005922:	4599      	cmp	r9, r3
 8005924:	bfa8      	it	ge
 8005926:	4699      	movge	r9, r3
 8005928:	f1b9 0f00 	cmp.w	r9, #0
 800592c:	dc33      	bgt.n	8005996 <_printf_float+0x396>
 800592e:	f04f 0800 	mov.w	r8, #0
 8005932:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005936:	f104 0b1a 	add.w	fp, r4, #26
 800593a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800593c:	ebaa 0303 	sub.w	r3, sl, r3
 8005940:	eba3 0309 	sub.w	r3, r3, r9
 8005944:	4543      	cmp	r3, r8
 8005946:	f77f af79 	ble.w	800583c <_printf_float+0x23c>
 800594a:	2301      	movs	r3, #1
 800594c:	465a      	mov	r2, fp
 800594e:	4631      	mov	r1, r6
 8005950:	4628      	mov	r0, r5
 8005952:	47b8      	blx	r7
 8005954:	3001      	adds	r0, #1
 8005956:	f43f aeae 	beq.w	80056b6 <_printf_float+0xb6>
 800595a:	f108 0801 	add.w	r8, r8, #1
 800595e:	e7ec      	b.n	800593a <_printf_float+0x33a>
 8005960:	4642      	mov	r2, r8
 8005962:	4631      	mov	r1, r6
 8005964:	4628      	mov	r0, r5
 8005966:	47b8      	blx	r7
 8005968:	3001      	adds	r0, #1
 800596a:	d1c2      	bne.n	80058f2 <_printf_float+0x2f2>
 800596c:	e6a3      	b.n	80056b6 <_printf_float+0xb6>
 800596e:	2301      	movs	r3, #1
 8005970:	4631      	mov	r1, r6
 8005972:	4628      	mov	r0, r5
 8005974:	9206      	str	r2, [sp, #24]
 8005976:	47b8      	blx	r7
 8005978:	3001      	adds	r0, #1
 800597a:	f43f ae9c 	beq.w	80056b6 <_printf_float+0xb6>
 800597e:	9a06      	ldr	r2, [sp, #24]
 8005980:	f10b 0b01 	add.w	fp, fp, #1
 8005984:	e7bb      	b.n	80058fe <_printf_float+0x2fe>
 8005986:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800598a:	4631      	mov	r1, r6
 800598c:	4628      	mov	r0, r5
 800598e:	47b8      	blx	r7
 8005990:	3001      	adds	r0, #1
 8005992:	d1c0      	bne.n	8005916 <_printf_float+0x316>
 8005994:	e68f      	b.n	80056b6 <_printf_float+0xb6>
 8005996:	9a06      	ldr	r2, [sp, #24]
 8005998:	464b      	mov	r3, r9
 800599a:	4442      	add	r2, r8
 800599c:	4631      	mov	r1, r6
 800599e:	4628      	mov	r0, r5
 80059a0:	47b8      	blx	r7
 80059a2:	3001      	adds	r0, #1
 80059a4:	d1c3      	bne.n	800592e <_printf_float+0x32e>
 80059a6:	e686      	b.n	80056b6 <_printf_float+0xb6>
 80059a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80059ac:	f1ba 0f01 	cmp.w	sl, #1
 80059b0:	dc01      	bgt.n	80059b6 <_printf_float+0x3b6>
 80059b2:	07db      	lsls	r3, r3, #31
 80059b4:	d536      	bpl.n	8005a24 <_printf_float+0x424>
 80059b6:	2301      	movs	r3, #1
 80059b8:	4642      	mov	r2, r8
 80059ba:	4631      	mov	r1, r6
 80059bc:	4628      	mov	r0, r5
 80059be:	47b8      	blx	r7
 80059c0:	3001      	adds	r0, #1
 80059c2:	f43f ae78 	beq.w	80056b6 <_printf_float+0xb6>
 80059c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059ca:	4631      	mov	r1, r6
 80059cc:	4628      	mov	r0, r5
 80059ce:	47b8      	blx	r7
 80059d0:	3001      	adds	r0, #1
 80059d2:	f43f ae70 	beq.w	80056b6 <_printf_float+0xb6>
 80059d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059da:	2200      	movs	r2, #0
 80059dc:	2300      	movs	r3, #0
 80059de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059e2:	f7fb f891 	bl	8000b08 <__aeabi_dcmpeq>
 80059e6:	b9c0      	cbnz	r0, 8005a1a <_printf_float+0x41a>
 80059e8:	4653      	mov	r3, sl
 80059ea:	f108 0201 	add.w	r2, r8, #1
 80059ee:	4631      	mov	r1, r6
 80059f0:	4628      	mov	r0, r5
 80059f2:	47b8      	blx	r7
 80059f4:	3001      	adds	r0, #1
 80059f6:	d10c      	bne.n	8005a12 <_printf_float+0x412>
 80059f8:	e65d      	b.n	80056b6 <_printf_float+0xb6>
 80059fa:	2301      	movs	r3, #1
 80059fc:	465a      	mov	r2, fp
 80059fe:	4631      	mov	r1, r6
 8005a00:	4628      	mov	r0, r5
 8005a02:	47b8      	blx	r7
 8005a04:	3001      	adds	r0, #1
 8005a06:	f43f ae56 	beq.w	80056b6 <_printf_float+0xb6>
 8005a0a:	f108 0801 	add.w	r8, r8, #1
 8005a0e:	45d0      	cmp	r8, sl
 8005a10:	dbf3      	blt.n	80059fa <_printf_float+0x3fa>
 8005a12:	464b      	mov	r3, r9
 8005a14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005a18:	e6df      	b.n	80057da <_printf_float+0x1da>
 8005a1a:	f04f 0800 	mov.w	r8, #0
 8005a1e:	f104 0b1a 	add.w	fp, r4, #26
 8005a22:	e7f4      	b.n	8005a0e <_printf_float+0x40e>
 8005a24:	2301      	movs	r3, #1
 8005a26:	4642      	mov	r2, r8
 8005a28:	e7e1      	b.n	80059ee <_printf_float+0x3ee>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	464a      	mov	r2, r9
 8005a2e:	4631      	mov	r1, r6
 8005a30:	4628      	mov	r0, r5
 8005a32:	47b8      	blx	r7
 8005a34:	3001      	adds	r0, #1
 8005a36:	f43f ae3e 	beq.w	80056b6 <_printf_float+0xb6>
 8005a3a:	f108 0801 	add.w	r8, r8, #1
 8005a3e:	68e3      	ldr	r3, [r4, #12]
 8005a40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a42:	1a5b      	subs	r3, r3, r1
 8005a44:	4543      	cmp	r3, r8
 8005a46:	dcf0      	bgt.n	8005a2a <_printf_float+0x42a>
 8005a48:	e6fc      	b.n	8005844 <_printf_float+0x244>
 8005a4a:	f04f 0800 	mov.w	r8, #0
 8005a4e:	f104 0919 	add.w	r9, r4, #25
 8005a52:	e7f4      	b.n	8005a3e <_printf_float+0x43e>

08005a54 <_printf_common>:
 8005a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a58:	4616      	mov	r6, r2
 8005a5a:	4698      	mov	r8, r3
 8005a5c:	688a      	ldr	r2, [r1, #8]
 8005a5e:	690b      	ldr	r3, [r1, #16]
 8005a60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a64:	4293      	cmp	r3, r2
 8005a66:	bfb8      	it	lt
 8005a68:	4613      	movlt	r3, r2
 8005a6a:	6033      	str	r3, [r6, #0]
 8005a6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a70:	4607      	mov	r7, r0
 8005a72:	460c      	mov	r4, r1
 8005a74:	b10a      	cbz	r2, 8005a7a <_printf_common+0x26>
 8005a76:	3301      	adds	r3, #1
 8005a78:	6033      	str	r3, [r6, #0]
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	0699      	lsls	r1, r3, #26
 8005a7e:	bf42      	ittt	mi
 8005a80:	6833      	ldrmi	r3, [r6, #0]
 8005a82:	3302      	addmi	r3, #2
 8005a84:	6033      	strmi	r3, [r6, #0]
 8005a86:	6825      	ldr	r5, [r4, #0]
 8005a88:	f015 0506 	ands.w	r5, r5, #6
 8005a8c:	d106      	bne.n	8005a9c <_printf_common+0x48>
 8005a8e:	f104 0a19 	add.w	sl, r4, #25
 8005a92:	68e3      	ldr	r3, [r4, #12]
 8005a94:	6832      	ldr	r2, [r6, #0]
 8005a96:	1a9b      	subs	r3, r3, r2
 8005a98:	42ab      	cmp	r3, r5
 8005a9a:	dc26      	bgt.n	8005aea <_printf_common+0x96>
 8005a9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005aa0:	6822      	ldr	r2, [r4, #0]
 8005aa2:	3b00      	subs	r3, #0
 8005aa4:	bf18      	it	ne
 8005aa6:	2301      	movne	r3, #1
 8005aa8:	0692      	lsls	r2, r2, #26
 8005aaa:	d42b      	bmi.n	8005b04 <_printf_common+0xb0>
 8005aac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	4638      	mov	r0, r7
 8005ab4:	47c8      	blx	r9
 8005ab6:	3001      	adds	r0, #1
 8005ab8:	d01e      	beq.n	8005af8 <_printf_common+0xa4>
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	6922      	ldr	r2, [r4, #16]
 8005abe:	f003 0306 	and.w	r3, r3, #6
 8005ac2:	2b04      	cmp	r3, #4
 8005ac4:	bf02      	ittt	eq
 8005ac6:	68e5      	ldreq	r5, [r4, #12]
 8005ac8:	6833      	ldreq	r3, [r6, #0]
 8005aca:	1aed      	subeq	r5, r5, r3
 8005acc:	68a3      	ldr	r3, [r4, #8]
 8005ace:	bf0c      	ite	eq
 8005ad0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ad4:	2500      	movne	r5, #0
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	bfc4      	itt	gt
 8005ada:	1a9b      	subgt	r3, r3, r2
 8005adc:	18ed      	addgt	r5, r5, r3
 8005ade:	2600      	movs	r6, #0
 8005ae0:	341a      	adds	r4, #26
 8005ae2:	42b5      	cmp	r5, r6
 8005ae4:	d11a      	bne.n	8005b1c <_printf_common+0xc8>
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	e008      	b.n	8005afc <_printf_common+0xa8>
 8005aea:	2301      	movs	r3, #1
 8005aec:	4652      	mov	r2, sl
 8005aee:	4641      	mov	r1, r8
 8005af0:	4638      	mov	r0, r7
 8005af2:	47c8      	blx	r9
 8005af4:	3001      	adds	r0, #1
 8005af6:	d103      	bne.n	8005b00 <_printf_common+0xac>
 8005af8:	f04f 30ff 	mov.w	r0, #4294967295
 8005afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b00:	3501      	adds	r5, #1
 8005b02:	e7c6      	b.n	8005a92 <_printf_common+0x3e>
 8005b04:	18e1      	adds	r1, r4, r3
 8005b06:	1c5a      	adds	r2, r3, #1
 8005b08:	2030      	movs	r0, #48	@ 0x30
 8005b0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b0e:	4422      	add	r2, r4
 8005b10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b18:	3302      	adds	r3, #2
 8005b1a:	e7c7      	b.n	8005aac <_printf_common+0x58>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	4622      	mov	r2, r4
 8005b20:	4641      	mov	r1, r8
 8005b22:	4638      	mov	r0, r7
 8005b24:	47c8      	blx	r9
 8005b26:	3001      	adds	r0, #1
 8005b28:	d0e6      	beq.n	8005af8 <_printf_common+0xa4>
 8005b2a:	3601      	adds	r6, #1
 8005b2c:	e7d9      	b.n	8005ae2 <_printf_common+0x8e>
	...

08005b30 <_printf_i>:
 8005b30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b34:	7e0f      	ldrb	r7, [r1, #24]
 8005b36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b38:	2f78      	cmp	r7, #120	@ 0x78
 8005b3a:	4691      	mov	r9, r2
 8005b3c:	4680      	mov	r8, r0
 8005b3e:	460c      	mov	r4, r1
 8005b40:	469a      	mov	sl, r3
 8005b42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b46:	d807      	bhi.n	8005b58 <_printf_i+0x28>
 8005b48:	2f62      	cmp	r7, #98	@ 0x62
 8005b4a:	d80a      	bhi.n	8005b62 <_printf_i+0x32>
 8005b4c:	2f00      	cmp	r7, #0
 8005b4e:	f000 80d2 	beq.w	8005cf6 <_printf_i+0x1c6>
 8005b52:	2f58      	cmp	r7, #88	@ 0x58
 8005b54:	f000 80b9 	beq.w	8005cca <_printf_i+0x19a>
 8005b58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b60:	e03a      	b.n	8005bd8 <_printf_i+0xa8>
 8005b62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b66:	2b15      	cmp	r3, #21
 8005b68:	d8f6      	bhi.n	8005b58 <_printf_i+0x28>
 8005b6a:	a101      	add	r1, pc, #4	@ (adr r1, 8005b70 <_printf_i+0x40>)
 8005b6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b70:	08005bc9 	.word	0x08005bc9
 8005b74:	08005bdd 	.word	0x08005bdd
 8005b78:	08005b59 	.word	0x08005b59
 8005b7c:	08005b59 	.word	0x08005b59
 8005b80:	08005b59 	.word	0x08005b59
 8005b84:	08005b59 	.word	0x08005b59
 8005b88:	08005bdd 	.word	0x08005bdd
 8005b8c:	08005b59 	.word	0x08005b59
 8005b90:	08005b59 	.word	0x08005b59
 8005b94:	08005b59 	.word	0x08005b59
 8005b98:	08005b59 	.word	0x08005b59
 8005b9c:	08005cdd 	.word	0x08005cdd
 8005ba0:	08005c07 	.word	0x08005c07
 8005ba4:	08005c97 	.word	0x08005c97
 8005ba8:	08005b59 	.word	0x08005b59
 8005bac:	08005b59 	.word	0x08005b59
 8005bb0:	08005cff 	.word	0x08005cff
 8005bb4:	08005b59 	.word	0x08005b59
 8005bb8:	08005c07 	.word	0x08005c07
 8005bbc:	08005b59 	.word	0x08005b59
 8005bc0:	08005b59 	.word	0x08005b59
 8005bc4:	08005c9f 	.word	0x08005c9f
 8005bc8:	6833      	ldr	r3, [r6, #0]
 8005bca:	1d1a      	adds	r2, r3, #4
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6032      	str	r2, [r6, #0]
 8005bd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e09d      	b.n	8005d18 <_printf_i+0x1e8>
 8005bdc:	6833      	ldr	r3, [r6, #0]
 8005bde:	6820      	ldr	r0, [r4, #0]
 8005be0:	1d19      	adds	r1, r3, #4
 8005be2:	6031      	str	r1, [r6, #0]
 8005be4:	0606      	lsls	r6, r0, #24
 8005be6:	d501      	bpl.n	8005bec <_printf_i+0xbc>
 8005be8:	681d      	ldr	r5, [r3, #0]
 8005bea:	e003      	b.n	8005bf4 <_printf_i+0xc4>
 8005bec:	0645      	lsls	r5, r0, #25
 8005bee:	d5fb      	bpl.n	8005be8 <_printf_i+0xb8>
 8005bf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005bf4:	2d00      	cmp	r5, #0
 8005bf6:	da03      	bge.n	8005c00 <_printf_i+0xd0>
 8005bf8:	232d      	movs	r3, #45	@ 0x2d
 8005bfa:	426d      	negs	r5, r5
 8005bfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c00:	4859      	ldr	r0, [pc, #356]	@ (8005d68 <_printf_i+0x238>)
 8005c02:	230a      	movs	r3, #10
 8005c04:	e011      	b.n	8005c2a <_printf_i+0xfa>
 8005c06:	6821      	ldr	r1, [r4, #0]
 8005c08:	6833      	ldr	r3, [r6, #0]
 8005c0a:	0608      	lsls	r0, r1, #24
 8005c0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c10:	d402      	bmi.n	8005c18 <_printf_i+0xe8>
 8005c12:	0649      	lsls	r1, r1, #25
 8005c14:	bf48      	it	mi
 8005c16:	b2ad      	uxthmi	r5, r5
 8005c18:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c1a:	4853      	ldr	r0, [pc, #332]	@ (8005d68 <_printf_i+0x238>)
 8005c1c:	6033      	str	r3, [r6, #0]
 8005c1e:	bf14      	ite	ne
 8005c20:	230a      	movne	r3, #10
 8005c22:	2308      	moveq	r3, #8
 8005c24:	2100      	movs	r1, #0
 8005c26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c2a:	6866      	ldr	r6, [r4, #4]
 8005c2c:	60a6      	str	r6, [r4, #8]
 8005c2e:	2e00      	cmp	r6, #0
 8005c30:	bfa2      	ittt	ge
 8005c32:	6821      	ldrge	r1, [r4, #0]
 8005c34:	f021 0104 	bicge.w	r1, r1, #4
 8005c38:	6021      	strge	r1, [r4, #0]
 8005c3a:	b90d      	cbnz	r5, 8005c40 <_printf_i+0x110>
 8005c3c:	2e00      	cmp	r6, #0
 8005c3e:	d04b      	beq.n	8005cd8 <_printf_i+0x1a8>
 8005c40:	4616      	mov	r6, r2
 8005c42:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c46:	fb03 5711 	mls	r7, r3, r1, r5
 8005c4a:	5dc7      	ldrb	r7, [r0, r7]
 8005c4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c50:	462f      	mov	r7, r5
 8005c52:	42bb      	cmp	r3, r7
 8005c54:	460d      	mov	r5, r1
 8005c56:	d9f4      	bls.n	8005c42 <_printf_i+0x112>
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d10b      	bne.n	8005c74 <_printf_i+0x144>
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	07df      	lsls	r7, r3, #31
 8005c60:	d508      	bpl.n	8005c74 <_printf_i+0x144>
 8005c62:	6923      	ldr	r3, [r4, #16]
 8005c64:	6861      	ldr	r1, [r4, #4]
 8005c66:	4299      	cmp	r1, r3
 8005c68:	bfde      	ittt	le
 8005c6a:	2330      	movle	r3, #48	@ 0x30
 8005c6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c74:	1b92      	subs	r2, r2, r6
 8005c76:	6122      	str	r2, [r4, #16]
 8005c78:	f8cd a000 	str.w	sl, [sp]
 8005c7c:	464b      	mov	r3, r9
 8005c7e:	aa03      	add	r2, sp, #12
 8005c80:	4621      	mov	r1, r4
 8005c82:	4640      	mov	r0, r8
 8005c84:	f7ff fee6 	bl	8005a54 <_printf_common>
 8005c88:	3001      	adds	r0, #1
 8005c8a:	d14a      	bne.n	8005d22 <_printf_i+0x1f2>
 8005c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c90:	b004      	add	sp, #16
 8005c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	f043 0320 	orr.w	r3, r3, #32
 8005c9c:	6023      	str	r3, [r4, #0]
 8005c9e:	4833      	ldr	r0, [pc, #204]	@ (8005d6c <_printf_i+0x23c>)
 8005ca0:	2778      	movs	r7, #120	@ 0x78
 8005ca2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	6831      	ldr	r1, [r6, #0]
 8005caa:	061f      	lsls	r7, r3, #24
 8005cac:	f851 5b04 	ldr.w	r5, [r1], #4
 8005cb0:	d402      	bmi.n	8005cb8 <_printf_i+0x188>
 8005cb2:	065f      	lsls	r7, r3, #25
 8005cb4:	bf48      	it	mi
 8005cb6:	b2ad      	uxthmi	r5, r5
 8005cb8:	6031      	str	r1, [r6, #0]
 8005cba:	07d9      	lsls	r1, r3, #31
 8005cbc:	bf44      	itt	mi
 8005cbe:	f043 0320 	orrmi.w	r3, r3, #32
 8005cc2:	6023      	strmi	r3, [r4, #0]
 8005cc4:	b11d      	cbz	r5, 8005cce <_printf_i+0x19e>
 8005cc6:	2310      	movs	r3, #16
 8005cc8:	e7ac      	b.n	8005c24 <_printf_i+0xf4>
 8005cca:	4827      	ldr	r0, [pc, #156]	@ (8005d68 <_printf_i+0x238>)
 8005ccc:	e7e9      	b.n	8005ca2 <_printf_i+0x172>
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	f023 0320 	bic.w	r3, r3, #32
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	e7f6      	b.n	8005cc6 <_printf_i+0x196>
 8005cd8:	4616      	mov	r6, r2
 8005cda:	e7bd      	b.n	8005c58 <_printf_i+0x128>
 8005cdc:	6833      	ldr	r3, [r6, #0]
 8005cde:	6825      	ldr	r5, [r4, #0]
 8005ce0:	6961      	ldr	r1, [r4, #20]
 8005ce2:	1d18      	adds	r0, r3, #4
 8005ce4:	6030      	str	r0, [r6, #0]
 8005ce6:	062e      	lsls	r6, r5, #24
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	d501      	bpl.n	8005cf0 <_printf_i+0x1c0>
 8005cec:	6019      	str	r1, [r3, #0]
 8005cee:	e002      	b.n	8005cf6 <_printf_i+0x1c6>
 8005cf0:	0668      	lsls	r0, r5, #25
 8005cf2:	d5fb      	bpl.n	8005cec <_printf_i+0x1bc>
 8005cf4:	8019      	strh	r1, [r3, #0]
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	6123      	str	r3, [r4, #16]
 8005cfa:	4616      	mov	r6, r2
 8005cfc:	e7bc      	b.n	8005c78 <_printf_i+0x148>
 8005cfe:	6833      	ldr	r3, [r6, #0]
 8005d00:	1d1a      	adds	r2, r3, #4
 8005d02:	6032      	str	r2, [r6, #0]
 8005d04:	681e      	ldr	r6, [r3, #0]
 8005d06:	6862      	ldr	r2, [r4, #4]
 8005d08:	2100      	movs	r1, #0
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	f7fa fa80 	bl	8000210 <memchr>
 8005d10:	b108      	cbz	r0, 8005d16 <_printf_i+0x1e6>
 8005d12:	1b80      	subs	r0, r0, r6
 8005d14:	6060      	str	r0, [r4, #4]
 8005d16:	6863      	ldr	r3, [r4, #4]
 8005d18:	6123      	str	r3, [r4, #16]
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d20:	e7aa      	b.n	8005c78 <_printf_i+0x148>
 8005d22:	6923      	ldr	r3, [r4, #16]
 8005d24:	4632      	mov	r2, r6
 8005d26:	4649      	mov	r1, r9
 8005d28:	4640      	mov	r0, r8
 8005d2a:	47d0      	blx	sl
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	d0ad      	beq.n	8005c8c <_printf_i+0x15c>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	079b      	lsls	r3, r3, #30
 8005d34:	d413      	bmi.n	8005d5e <_printf_i+0x22e>
 8005d36:	68e0      	ldr	r0, [r4, #12]
 8005d38:	9b03      	ldr	r3, [sp, #12]
 8005d3a:	4298      	cmp	r0, r3
 8005d3c:	bfb8      	it	lt
 8005d3e:	4618      	movlt	r0, r3
 8005d40:	e7a6      	b.n	8005c90 <_printf_i+0x160>
 8005d42:	2301      	movs	r3, #1
 8005d44:	4632      	mov	r2, r6
 8005d46:	4649      	mov	r1, r9
 8005d48:	4640      	mov	r0, r8
 8005d4a:	47d0      	blx	sl
 8005d4c:	3001      	adds	r0, #1
 8005d4e:	d09d      	beq.n	8005c8c <_printf_i+0x15c>
 8005d50:	3501      	adds	r5, #1
 8005d52:	68e3      	ldr	r3, [r4, #12]
 8005d54:	9903      	ldr	r1, [sp, #12]
 8005d56:	1a5b      	subs	r3, r3, r1
 8005d58:	42ab      	cmp	r3, r5
 8005d5a:	dcf2      	bgt.n	8005d42 <_printf_i+0x212>
 8005d5c:	e7eb      	b.n	8005d36 <_printf_i+0x206>
 8005d5e:	2500      	movs	r5, #0
 8005d60:	f104 0619 	add.w	r6, r4, #25
 8005d64:	e7f5      	b.n	8005d52 <_printf_i+0x222>
 8005d66:	bf00      	nop
 8005d68:	080081c2 	.word	0x080081c2
 8005d6c:	080081d3 	.word	0x080081d3

08005d70 <std>:
 8005d70:	2300      	movs	r3, #0
 8005d72:	b510      	push	{r4, lr}
 8005d74:	4604      	mov	r4, r0
 8005d76:	e9c0 3300 	strd	r3, r3, [r0]
 8005d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d7e:	6083      	str	r3, [r0, #8]
 8005d80:	8181      	strh	r1, [r0, #12]
 8005d82:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d84:	81c2      	strh	r2, [r0, #14]
 8005d86:	6183      	str	r3, [r0, #24]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	2208      	movs	r2, #8
 8005d8c:	305c      	adds	r0, #92	@ 0x5c
 8005d8e:	f000 f928 	bl	8005fe2 <memset>
 8005d92:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc8 <std+0x58>)
 8005d94:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d96:	4b0d      	ldr	r3, [pc, #52]	@ (8005dcc <std+0x5c>)
 8005d98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd0 <std+0x60>)
 8005d9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd4 <std+0x64>)
 8005da0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005da2:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd8 <std+0x68>)
 8005da4:	6224      	str	r4, [r4, #32]
 8005da6:	429c      	cmp	r4, r3
 8005da8:	d006      	beq.n	8005db8 <std+0x48>
 8005daa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005dae:	4294      	cmp	r4, r2
 8005db0:	d002      	beq.n	8005db8 <std+0x48>
 8005db2:	33d0      	adds	r3, #208	@ 0xd0
 8005db4:	429c      	cmp	r4, r3
 8005db6:	d105      	bne.n	8005dc4 <std+0x54>
 8005db8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dc0:	f000 b98c 	b.w	80060dc <__retarget_lock_init_recursive>
 8005dc4:	bd10      	pop	{r4, pc}
 8005dc6:	bf00      	nop
 8005dc8:	08005f5d 	.word	0x08005f5d
 8005dcc:	08005f7f 	.word	0x08005f7f
 8005dd0:	08005fb7 	.word	0x08005fb7
 8005dd4:	08005fdb 	.word	0x08005fdb
 8005dd8:	20000384 	.word	0x20000384

08005ddc <stdio_exit_handler>:
 8005ddc:	4a02      	ldr	r2, [pc, #8]	@ (8005de8 <stdio_exit_handler+0xc>)
 8005dde:	4903      	ldr	r1, [pc, #12]	@ (8005dec <stdio_exit_handler+0x10>)
 8005de0:	4803      	ldr	r0, [pc, #12]	@ (8005df0 <stdio_exit_handler+0x14>)
 8005de2:	f000 b869 	b.w	8005eb8 <_fwalk_sglue>
 8005de6:	bf00      	nop
 8005de8:	20000068 	.word	0x20000068
 8005dec:	08007a3d 	.word	0x08007a3d
 8005df0:	20000078 	.word	0x20000078

08005df4 <cleanup_stdio>:
 8005df4:	6841      	ldr	r1, [r0, #4]
 8005df6:	4b0c      	ldr	r3, [pc, #48]	@ (8005e28 <cleanup_stdio+0x34>)
 8005df8:	4299      	cmp	r1, r3
 8005dfa:	b510      	push	{r4, lr}
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	d001      	beq.n	8005e04 <cleanup_stdio+0x10>
 8005e00:	f001 fe1c 	bl	8007a3c <_fflush_r>
 8005e04:	68a1      	ldr	r1, [r4, #8]
 8005e06:	4b09      	ldr	r3, [pc, #36]	@ (8005e2c <cleanup_stdio+0x38>)
 8005e08:	4299      	cmp	r1, r3
 8005e0a:	d002      	beq.n	8005e12 <cleanup_stdio+0x1e>
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f001 fe15 	bl	8007a3c <_fflush_r>
 8005e12:	68e1      	ldr	r1, [r4, #12]
 8005e14:	4b06      	ldr	r3, [pc, #24]	@ (8005e30 <cleanup_stdio+0x3c>)
 8005e16:	4299      	cmp	r1, r3
 8005e18:	d004      	beq.n	8005e24 <cleanup_stdio+0x30>
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e20:	f001 be0c 	b.w	8007a3c <_fflush_r>
 8005e24:	bd10      	pop	{r4, pc}
 8005e26:	bf00      	nop
 8005e28:	20000384 	.word	0x20000384
 8005e2c:	200003ec 	.word	0x200003ec
 8005e30:	20000454 	.word	0x20000454

08005e34 <global_stdio_init.part.0>:
 8005e34:	b510      	push	{r4, lr}
 8005e36:	4b0b      	ldr	r3, [pc, #44]	@ (8005e64 <global_stdio_init.part.0+0x30>)
 8005e38:	4c0b      	ldr	r4, [pc, #44]	@ (8005e68 <global_stdio_init.part.0+0x34>)
 8005e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005e6c <global_stdio_init.part.0+0x38>)
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	4620      	mov	r0, r4
 8005e40:	2200      	movs	r2, #0
 8005e42:	2104      	movs	r1, #4
 8005e44:	f7ff ff94 	bl	8005d70 <std>
 8005e48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	2109      	movs	r1, #9
 8005e50:	f7ff ff8e 	bl	8005d70 <std>
 8005e54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e58:	2202      	movs	r2, #2
 8005e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e5e:	2112      	movs	r1, #18
 8005e60:	f7ff bf86 	b.w	8005d70 <std>
 8005e64:	200004bc 	.word	0x200004bc
 8005e68:	20000384 	.word	0x20000384
 8005e6c:	08005ddd 	.word	0x08005ddd

08005e70 <__sfp_lock_acquire>:
 8005e70:	4801      	ldr	r0, [pc, #4]	@ (8005e78 <__sfp_lock_acquire+0x8>)
 8005e72:	f000 b934 	b.w	80060de <__retarget_lock_acquire_recursive>
 8005e76:	bf00      	nop
 8005e78:	200004c5 	.word	0x200004c5

08005e7c <__sfp_lock_release>:
 8005e7c:	4801      	ldr	r0, [pc, #4]	@ (8005e84 <__sfp_lock_release+0x8>)
 8005e7e:	f000 b92f 	b.w	80060e0 <__retarget_lock_release_recursive>
 8005e82:	bf00      	nop
 8005e84:	200004c5 	.word	0x200004c5

08005e88 <__sinit>:
 8005e88:	b510      	push	{r4, lr}
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	f7ff fff0 	bl	8005e70 <__sfp_lock_acquire>
 8005e90:	6a23      	ldr	r3, [r4, #32]
 8005e92:	b11b      	cbz	r3, 8005e9c <__sinit+0x14>
 8005e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e98:	f7ff bff0 	b.w	8005e7c <__sfp_lock_release>
 8005e9c:	4b04      	ldr	r3, [pc, #16]	@ (8005eb0 <__sinit+0x28>)
 8005e9e:	6223      	str	r3, [r4, #32]
 8005ea0:	4b04      	ldr	r3, [pc, #16]	@ (8005eb4 <__sinit+0x2c>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1f5      	bne.n	8005e94 <__sinit+0xc>
 8005ea8:	f7ff ffc4 	bl	8005e34 <global_stdio_init.part.0>
 8005eac:	e7f2      	b.n	8005e94 <__sinit+0xc>
 8005eae:	bf00      	nop
 8005eb0:	08005df5 	.word	0x08005df5
 8005eb4:	200004bc 	.word	0x200004bc

08005eb8 <_fwalk_sglue>:
 8005eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ebc:	4607      	mov	r7, r0
 8005ebe:	4688      	mov	r8, r1
 8005ec0:	4614      	mov	r4, r2
 8005ec2:	2600      	movs	r6, #0
 8005ec4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ec8:	f1b9 0901 	subs.w	r9, r9, #1
 8005ecc:	d505      	bpl.n	8005eda <_fwalk_sglue+0x22>
 8005ece:	6824      	ldr	r4, [r4, #0]
 8005ed0:	2c00      	cmp	r4, #0
 8005ed2:	d1f7      	bne.n	8005ec4 <_fwalk_sglue+0xc>
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eda:	89ab      	ldrh	r3, [r5, #12]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d907      	bls.n	8005ef0 <_fwalk_sglue+0x38>
 8005ee0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	d003      	beq.n	8005ef0 <_fwalk_sglue+0x38>
 8005ee8:	4629      	mov	r1, r5
 8005eea:	4638      	mov	r0, r7
 8005eec:	47c0      	blx	r8
 8005eee:	4306      	orrs	r6, r0
 8005ef0:	3568      	adds	r5, #104	@ 0x68
 8005ef2:	e7e9      	b.n	8005ec8 <_fwalk_sglue+0x10>

08005ef4 <sniprintf>:
 8005ef4:	b40c      	push	{r2, r3}
 8005ef6:	b530      	push	{r4, r5, lr}
 8005ef8:	4b17      	ldr	r3, [pc, #92]	@ (8005f58 <sniprintf+0x64>)
 8005efa:	1e0c      	subs	r4, r1, #0
 8005efc:	681d      	ldr	r5, [r3, #0]
 8005efe:	b09d      	sub	sp, #116	@ 0x74
 8005f00:	da08      	bge.n	8005f14 <sniprintf+0x20>
 8005f02:	238b      	movs	r3, #139	@ 0x8b
 8005f04:	602b      	str	r3, [r5, #0]
 8005f06:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0a:	b01d      	add	sp, #116	@ 0x74
 8005f0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f10:	b002      	add	sp, #8
 8005f12:	4770      	bx	lr
 8005f14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f1c:	bf14      	ite	ne
 8005f1e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005f22:	4623      	moveq	r3, r4
 8005f24:	9304      	str	r3, [sp, #16]
 8005f26:	9307      	str	r3, [sp, #28]
 8005f28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f2c:	9002      	str	r0, [sp, #8]
 8005f2e:	9006      	str	r0, [sp, #24]
 8005f30:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f34:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f36:	ab21      	add	r3, sp, #132	@ 0x84
 8005f38:	a902      	add	r1, sp, #8
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	9301      	str	r3, [sp, #4]
 8005f3e:	f001 fbfd 	bl	800773c <_svfiprintf_r>
 8005f42:	1c43      	adds	r3, r0, #1
 8005f44:	bfbc      	itt	lt
 8005f46:	238b      	movlt	r3, #139	@ 0x8b
 8005f48:	602b      	strlt	r3, [r5, #0]
 8005f4a:	2c00      	cmp	r4, #0
 8005f4c:	d0dd      	beq.n	8005f0a <sniprintf+0x16>
 8005f4e:	9b02      	ldr	r3, [sp, #8]
 8005f50:	2200      	movs	r2, #0
 8005f52:	701a      	strb	r2, [r3, #0]
 8005f54:	e7d9      	b.n	8005f0a <sniprintf+0x16>
 8005f56:	bf00      	nop
 8005f58:	20000074 	.word	0x20000074

08005f5c <__sread>:
 8005f5c:	b510      	push	{r4, lr}
 8005f5e:	460c      	mov	r4, r1
 8005f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f64:	f000 f86c 	bl	8006040 <_read_r>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	bfab      	itete	ge
 8005f6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f6e:	89a3      	ldrhlt	r3, [r4, #12]
 8005f70:	181b      	addge	r3, r3, r0
 8005f72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f76:	bfac      	ite	ge
 8005f78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f7a:	81a3      	strhlt	r3, [r4, #12]
 8005f7c:	bd10      	pop	{r4, pc}

08005f7e <__swrite>:
 8005f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f82:	461f      	mov	r7, r3
 8005f84:	898b      	ldrh	r3, [r1, #12]
 8005f86:	05db      	lsls	r3, r3, #23
 8005f88:	4605      	mov	r5, r0
 8005f8a:	460c      	mov	r4, r1
 8005f8c:	4616      	mov	r6, r2
 8005f8e:	d505      	bpl.n	8005f9c <__swrite+0x1e>
 8005f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f94:	2302      	movs	r3, #2
 8005f96:	2200      	movs	r2, #0
 8005f98:	f000 f840 	bl	800601c <_lseek_r>
 8005f9c:	89a3      	ldrh	r3, [r4, #12]
 8005f9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fa6:	81a3      	strh	r3, [r4, #12]
 8005fa8:	4632      	mov	r2, r6
 8005faa:	463b      	mov	r3, r7
 8005fac:	4628      	mov	r0, r5
 8005fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb2:	f000 b857 	b.w	8006064 <_write_r>

08005fb6 <__sseek>:
 8005fb6:	b510      	push	{r4, lr}
 8005fb8:	460c      	mov	r4, r1
 8005fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fbe:	f000 f82d 	bl	800601c <_lseek_r>
 8005fc2:	1c43      	adds	r3, r0, #1
 8005fc4:	89a3      	ldrh	r3, [r4, #12]
 8005fc6:	bf15      	itete	ne
 8005fc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005fca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005fce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005fd2:	81a3      	strheq	r3, [r4, #12]
 8005fd4:	bf18      	it	ne
 8005fd6:	81a3      	strhne	r3, [r4, #12]
 8005fd8:	bd10      	pop	{r4, pc}

08005fda <__sclose>:
 8005fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fde:	f000 b80d 	b.w	8005ffc <_close_r>

08005fe2 <memset>:
 8005fe2:	4402      	add	r2, r0
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d100      	bne.n	8005fec <memset+0xa>
 8005fea:	4770      	bx	lr
 8005fec:	f803 1b01 	strb.w	r1, [r3], #1
 8005ff0:	e7f9      	b.n	8005fe6 <memset+0x4>
	...

08005ff4 <_localeconv_r>:
 8005ff4:	4800      	ldr	r0, [pc, #0]	@ (8005ff8 <_localeconv_r+0x4>)
 8005ff6:	4770      	bx	lr
 8005ff8:	200001b4 	.word	0x200001b4

08005ffc <_close_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	4d06      	ldr	r5, [pc, #24]	@ (8006018 <_close_r+0x1c>)
 8006000:	2300      	movs	r3, #0
 8006002:	4604      	mov	r4, r0
 8006004:	4608      	mov	r0, r1
 8006006:	602b      	str	r3, [r5, #0]
 8006008:	f7fb ffc8 	bl	8001f9c <_close>
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	d102      	bne.n	8006016 <_close_r+0x1a>
 8006010:	682b      	ldr	r3, [r5, #0]
 8006012:	b103      	cbz	r3, 8006016 <_close_r+0x1a>
 8006014:	6023      	str	r3, [r4, #0]
 8006016:	bd38      	pop	{r3, r4, r5, pc}
 8006018:	200004c0 	.word	0x200004c0

0800601c <_lseek_r>:
 800601c:	b538      	push	{r3, r4, r5, lr}
 800601e:	4d07      	ldr	r5, [pc, #28]	@ (800603c <_lseek_r+0x20>)
 8006020:	4604      	mov	r4, r0
 8006022:	4608      	mov	r0, r1
 8006024:	4611      	mov	r1, r2
 8006026:	2200      	movs	r2, #0
 8006028:	602a      	str	r2, [r5, #0]
 800602a:	461a      	mov	r2, r3
 800602c:	f7fb ffdd 	bl	8001fea <_lseek>
 8006030:	1c43      	adds	r3, r0, #1
 8006032:	d102      	bne.n	800603a <_lseek_r+0x1e>
 8006034:	682b      	ldr	r3, [r5, #0]
 8006036:	b103      	cbz	r3, 800603a <_lseek_r+0x1e>
 8006038:	6023      	str	r3, [r4, #0]
 800603a:	bd38      	pop	{r3, r4, r5, pc}
 800603c:	200004c0 	.word	0x200004c0

08006040 <_read_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4d07      	ldr	r5, [pc, #28]	@ (8006060 <_read_r+0x20>)
 8006044:	4604      	mov	r4, r0
 8006046:	4608      	mov	r0, r1
 8006048:	4611      	mov	r1, r2
 800604a:	2200      	movs	r2, #0
 800604c:	602a      	str	r2, [r5, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	f7fb ff6b 	bl	8001f2a <_read>
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d102      	bne.n	800605e <_read_r+0x1e>
 8006058:	682b      	ldr	r3, [r5, #0]
 800605a:	b103      	cbz	r3, 800605e <_read_r+0x1e>
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	bd38      	pop	{r3, r4, r5, pc}
 8006060:	200004c0 	.word	0x200004c0

08006064 <_write_r>:
 8006064:	b538      	push	{r3, r4, r5, lr}
 8006066:	4d07      	ldr	r5, [pc, #28]	@ (8006084 <_write_r+0x20>)
 8006068:	4604      	mov	r4, r0
 800606a:	4608      	mov	r0, r1
 800606c:	4611      	mov	r1, r2
 800606e:	2200      	movs	r2, #0
 8006070:	602a      	str	r2, [r5, #0]
 8006072:	461a      	mov	r2, r3
 8006074:	f7fb ff76 	bl	8001f64 <_write>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d102      	bne.n	8006082 <_write_r+0x1e>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	b103      	cbz	r3, 8006082 <_write_r+0x1e>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	200004c0 	.word	0x200004c0

08006088 <__errno>:
 8006088:	4b01      	ldr	r3, [pc, #4]	@ (8006090 <__errno+0x8>)
 800608a:	6818      	ldr	r0, [r3, #0]
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	20000074 	.word	0x20000074

08006094 <__libc_init_array>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	4d0d      	ldr	r5, [pc, #52]	@ (80060cc <__libc_init_array+0x38>)
 8006098:	4c0d      	ldr	r4, [pc, #52]	@ (80060d0 <__libc_init_array+0x3c>)
 800609a:	1b64      	subs	r4, r4, r5
 800609c:	10a4      	asrs	r4, r4, #2
 800609e:	2600      	movs	r6, #0
 80060a0:	42a6      	cmp	r6, r4
 80060a2:	d109      	bne.n	80060b8 <__libc_init_array+0x24>
 80060a4:	4d0b      	ldr	r5, [pc, #44]	@ (80060d4 <__libc_init_array+0x40>)
 80060a6:	4c0c      	ldr	r4, [pc, #48]	@ (80060d8 <__libc_init_array+0x44>)
 80060a8:	f002 f866 	bl	8008178 <_init>
 80060ac:	1b64      	subs	r4, r4, r5
 80060ae:	10a4      	asrs	r4, r4, #2
 80060b0:	2600      	movs	r6, #0
 80060b2:	42a6      	cmp	r6, r4
 80060b4:	d105      	bne.n	80060c2 <__libc_init_array+0x2e>
 80060b6:	bd70      	pop	{r4, r5, r6, pc}
 80060b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060bc:	4798      	blx	r3
 80060be:	3601      	adds	r6, #1
 80060c0:	e7ee      	b.n	80060a0 <__libc_init_array+0xc>
 80060c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060c6:	4798      	blx	r3
 80060c8:	3601      	adds	r6, #1
 80060ca:	e7f2      	b.n	80060b2 <__libc_init_array+0x1e>
 80060cc:	08008528 	.word	0x08008528
 80060d0:	08008528 	.word	0x08008528
 80060d4:	08008528 	.word	0x08008528
 80060d8:	0800852c 	.word	0x0800852c

080060dc <__retarget_lock_init_recursive>:
 80060dc:	4770      	bx	lr

080060de <__retarget_lock_acquire_recursive>:
 80060de:	4770      	bx	lr

080060e0 <__retarget_lock_release_recursive>:
 80060e0:	4770      	bx	lr

080060e2 <quorem>:
 80060e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e6:	6903      	ldr	r3, [r0, #16]
 80060e8:	690c      	ldr	r4, [r1, #16]
 80060ea:	42a3      	cmp	r3, r4
 80060ec:	4607      	mov	r7, r0
 80060ee:	db7e      	blt.n	80061ee <quorem+0x10c>
 80060f0:	3c01      	subs	r4, #1
 80060f2:	f101 0814 	add.w	r8, r1, #20
 80060f6:	00a3      	lsls	r3, r4, #2
 80060f8:	f100 0514 	add.w	r5, r0, #20
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006102:	9301      	str	r3, [sp, #4]
 8006104:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006108:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800610c:	3301      	adds	r3, #1
 800610e:	429a      	cmp	r2, r3
 8006110:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006114:	fbb2 f6f3 	udiv	r6, r2, r3
 8006118:	d32e      	bcc.n	8006178 <quorem+0x96>
 800611a:	f04f 0a00 	mov.w	sl, #0
 800611e:	46c4      	mov	ip, r8
 8006120:	46ae      	mov	lr, r5
 8006122:	46d3      	mov	fp, sl
 8006124:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006128:	b298      	uxth	r0, r3
 800612a:	fb06 a000 	mla	r0, r6, r0, sl
 800612e:	0c02      	lsrs	r2, r0, #16
 8006130:	0c1b      	lsrs	r3, r3, #16
 8006132:	fb06 2303 	mla	r3, r6, r3, r2
 8006136:	f8de 2000 	ldr.w	r2, [lr]
 800613a:	b280      	uxth	r0, r0
 800613c:	b292      	uxth	r2, r2
 800613e:	1a12      	subs	r2, r2, r0
 8006140:	445a      	add	r2, fp
 8006142:	f8de 0000 	ldr.w	r0, [lr]
 8006146:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800614a:	b29b      	uxth	r3, r3
 800614c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006150:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006154:	b292      	uxth	r2, r2
 8006156:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800615a:	45e1      	cmp	r9, ip
 800615c:	f84e 2b04 	str.w	r2, [lr], #4
 8006160:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006164:	d2de      	bcs.n	8006124 <quorem+0x42>
 8006166:	9b00      	ldr	r3, [sp, #0]
 8006168:	58eb      	ldr	r3, [r5, r3]
 800616a:	b92b      	cbnz	r3, 8006178 <quorem+0x96>
 800616c:	9b01      	ldr	r3, [sp, #4]
 800616e:	3b04      	subs	r3, #4
 8006170:	429d      	cmp	r5, r3
 8006172:	461a      	mov	r2, r3
 8006174:	d32f      	bcc.n	80061d6 <quorem+0xf4>
 8006176:	613c      	str	r4, [r7, #16]
 8006178:	4638      	mov	r0, r7
 800617a:	f001 f97b 	bl	8007474 <__mcmp>
 800617e:	2800      	cmp	r0, #0
 8006180:	db25      	blt.n	80061ce <quorem+0xec>
 8006182:	4629      	mov	r1, r5
 8006184:	2000      	movs	r0, #0
 8006186:	f858 2b04 	ldr.w	r2, [r8], #4
 800618a:	f8d1 c000 	ldr.w	ip, [r1]
 800618e:	fa1f fe82 	uxth.w	lr, r2
 8006192:	fa1f f38c 	uxth.w	r3, ip
 8006196:	eba3 030e 	sub.w	r3, r3, lr
 800619a:	4403      	add	r3, r0
 800619c:	0c12      	lsrs	r2, r2, #16
 800619e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80061a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061ac:	45c1      	cmp	r9, r8
 80061ae:	f841 3b04 	str.w	r3, [r1], #4
 80061b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80061b6:	d2e6      	bcs.n	8006186 <quorem+0xa4>
 80061b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061c0:	b922      	cbnz	r2, 80061cc <quorem+0xea>
 80061c2:	3b04      	subs	r3, #4
 80061c4:	429d      	cmp	r5, r3
 80061c6:	461a      	mov	r2, r3
 80061c8:	d30b      	bcc.n	80061e2 <quorem+0x100>
 80061ca:	613c      	str	r4, [r7, #16]
 80061cc:	3601      	adds	r6, #1
 80061ce:	4630      	mov	r0, r6
 80061d0:	b003      	add	sp, #12
 80061d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d6:	6812      	ldr	r2, [r2, #0]
 80061d8:	3b04      	subs	r3, #4
 80061da:	2a00      	cmp	r2, #0
 80061dc:	d1cb      	bne.n	8006176 <quorem+0x94>
 80061de:	3c01      	subs	r4, #1
 80061e0:	e7c6      	b.n	8006170 <quorem+0x8e>
 80061e2:	6812      	ldr	r2, [r2, #0]
 80061e4:	3b04      	subs	r3, #4
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	d1ef      	bne.n	80061ca <quorem+0xe8>
 80061ea:	3c01      	subs	r4, #1
 80061ec:	e7ea      	b.n	80061c4 <quorem+0xe2>
 80061ee:	2000      	movs	r0, #0
 80061f0:	e7ee      	b.n	80061d0 <quorem+0xee>
 80061f2:	0000      	movs	r0, r0
 80061f4:	0000      	movs	r0, r0
	...

080061f8 <_dtoa_r>:
 80061f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061fc:	69c7      	ldr	r7, [r0, #28]
 80061fe:	b099      	sub	sp, #100	@ 0x64
 8006200:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006204:	ec55 4b10 	vmov	r4, r5, d0
 8006208:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800620a:	9109      	str	r1, [sp, #36]	@ 0x24
 800620c:	4683      	mov	fp, r0
 800620e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006210:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006212:	b97f      	cbnz	r7, 8006234 <_dtoa_r+0x3c>
 8006214:	2010      	movs	r0, #16
 8006216:	f000 fdfd 	bl	8006e14 <malloc>
 800621a:	4602      	mov	r2, r0
 800621c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006220:	b920      	cbnz	r0, 800622c <_dtoa_r+0x34>
 8006222:	4ba7      	ldr	r3, [pc, #668]	@ (80064c0 <_dtoa_r+0x2c8>)
 8006224:	21ef      	movs	r1, #239	@ 0xef
 8006226:	48a7      	ldr	r0, [pc, #668]	@ (80064c4 <_dtoa_r+0x2cc>)
 8006228:	f001 fc68 	bl	8007afc <__assert_func>
 800622c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006230:	6007      	str	r7, [r0, #0]
 8006232:	60c7      	str	r7, [r0, #12]
 8006234:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006238:	6819      	ldr	r1, [r3, #0]
 800623a:	b159      	cbz	r1, 8006254 <_dtoa_r+0x5c>
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	604a      	str	r2, [r1, #4]
 8006240:	2301      	movs	r3, #1
 8006242:	4093      	lsls	r3, r2
 8006244:	608b      	str	r3, [r1, #8]
 8006246:	4658      	mov	r0, fp
 8006248:	f000 feda 	bl	8007000 <_Bfree>
 800624c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006250:	2200      	movs	r2, #0
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	1e2b      	subs	r3, r5, #0
 8006256:	bfb9      	ittee	lt
 8006258:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800625c:	9303      	strlt	r3, [sp, #12]
 800625e:	2300      	movge	r3, #0
 8006260:	6033      	strge	r3, [r6, #0]
 8006262:	9f03      	ldr	r7, [sp, #12]
 8006264:	4b98      	ldr	r3, [pc, #608]	@ (80064c8 <_dtoa_r+0x2d0>)
 8006266:	bfbc      	itt	lt
 8006268:	2201      	movlt	r2, #1
 800626a:	6032      	strlt	r2, [r6, #0]
 800626c:	43bb      	bics	r3, r7
 800626e:	d112      	bne.n	8006296 <_dtoa_r+0x9e>
 8006270:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006272:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006276:	6013      	str	r3, [r2, #0]
 8006278:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800627c:	4323      	orrs	r3, r4
 800627e:	f000 854d 	beq.w	8006d1c <_dtoa_r+0xb24>
 8006282:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006284:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80064dc <_dtoa_r+0x2e4>
 8006288:	2b00      	cmp	r3, #0
 800628a:	f000 854f 	beq.w	8006d2c <_dtoa_r+0xb34>
 800628e:	f10a 0303 	add.w	r3, sl, #3
 8006292:	f000 bd49 	b.w	8006d28 <_dtoa_r+0xb30>
 8006296:	ed9d 7b02 	vldr	d7, [sp, #8]
 800629a:	2200      	movs	r2, #0
 800629c:	ec51 0b17 	vmov	r0, r1, d7
 80062a0:	2300      	movs	r3, #0
 80062a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80062a6:	f7fa fc2f 	bl	8000b08 <__aeabi_dcmpeq>
 80062aa:	4680      	mov	r8, r0
 80062ac:	b158      	cbz	r0, 80062c6 <_dtoa_r+0xce>
 80062ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80062b0:	2301      	movs	r3, #1
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80062b6:	b113      	cbz	r3, 80062be <_dtoa_r+0xc6>
 80062b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80062ba:	4b84      	ldr	r3, [pc, #528]	@ (80064cc <_dtoa_r+0x2d4>)
 80062bc:	6013      	str	r3, [r2, #0]
 80062be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80064e0 <_dtoa_r+0x2e8>
 80062c2:	f000 bd33 	b.w	8006d2c <_dtoa_r+0xb34>
 80062c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80062ca:	aa16      	add	r2, sp, #88	@ 0x58
 80062cc:	a917      	add	r1, sp, #92	@ 0x5c
 80062ce:	4658      	mov	r0, fp
 80062d0:	f001 f980 	bl	80075d4 <__d2b>
 80062d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80062d8:	4681      	mov	r9, r0
 80062da:	2e00      	cmp	r6, #0
 80062dc:	d077      	beq.n	80063ce <_dtoa_r+0x1d6>
 80062de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80062e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80062f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80062f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80062f8:	4619      	mov	r1, r3
 80062fa:	2200      	movs	r2, #0
 80062fc:	4b74      	ldr	r3, [pc, #464]	@ (80064d0 <_dtoa_r+0x2d8>)
 80062fe:	f7f9 ffe3 	bl	80002c8 <__aeabi_dsub>
 8006302:	a369      	add	r3, pc, #420	@ (adr r3, 80064a8 <_dtoa_r+0x2b0>)
 8006304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006308:	f7fa f996 	bl	8000638 <__aeabi_dmul>
 800630c:	a368      	add	r3, pc, #416	@ (adr r3, 80064b0 <_dtoa_r+0x2b8>)
 800630e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006312:	f7f9 ffdb 	bl	80002cc <__adddf3>
 8006316:	4604      	mov	r4, r0
 8006318:	4630      	mov	r0, r6
 800631a:	460d      	mov	r5, r1
 800631c:	f7fa f922 	bl	8000564 <__aeabi_i2d>
 8006320:	a365      	add	r3, pc, #404	@ (adr r3, 80064b8 <_dtoa_r+0x2c0>)
 8006322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006326:	f7fa f987 	bl	8000638 <__aeabi_dmul>
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	4620      	mov	r0, r4
 8006330:	4629      	mov	r1, r5
 8006332:	f7f9 ffcb 	bl	80002cc <__adddf3>
 8006336:	4604      	mov	r4, r0
 8006338:	460d      	mov	r5, r1
 800633a:	f7fa fc2d 	bl	8000b98 <__aeabi_d2iz>
 800633e:	2200      	movs	r2, #0
 8006340:	4607      	mov	r7, r0
 8006342:	2300      	movs	r3, #0
 8006344:	4620      	mov	r0, r4
 8006346:	4629      	mov	r1, r5
 8006348:	f7fa fbe8 	bl	8000b1c <__aeabi_dcmplt>
 800634c:	b140      	cbz	r0, 8006360 <_dtoa_r+0x168>
 800634e:	4638      	mov	r0, r7
 8006350:	f7fa f908 	bl	8000564 <__aeabi_i2d>
 8006354:	4622      	mov	r2, r4
 8006356:	462b      	mov	r3, r5
 8006358:	f7fa fbd6 	bl	8000b08 <__aeabi_dcmpeq>
 800635c:	b900      	cbnz	r0, 8006360 <_dtoa_r+0x168>
 800635e:	3f01      	subs	r7, #1
 8006360:	2f16      	cmp	r7, #22
 8006362:	d851      	bhi.n	8006408 <_dtoa_r+0x210>
 8006364:	4b5b      	ldr	r3, [pc, #364]	@ (80064d4 <_dtoa_r+0x2dc>)
 8006366:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800636a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006372:	f7fa fbd3 	bl	8000b1c <__aeabi_dcmplt>
 8006376:	2800      	cmp	r0, #0
 8006378:	d048      	beq.n	800640c <_dtoa_r+0x214>
 800637a:	3f01      	subs	r7, #1
 800637c:	2300      	movs	r3, #0
 800637e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006380:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006382:	1b9b      	subs	r3, r3, r6
 8006384:	1e5a      	subs	r2, r3, #1
 8006386:	bf44      	itt	mi
 8006388:	f1c3 0801 	rsbmi	r8, r3, #1
 800638c:	2300      	movmi	r3, #0
 800638e:	9208      	str	r2, [sp, #32]
 8006390:	bf54      	ite	pl
 8006392:	f04f 0800 	movpl.w	r8, #0
 8006396:	9308      	strmi	r3, [sp, #32]
 8006398:	2f00      	cmp	r7, #0
 800639a:	db39      	blt.n	8006410 <_dtoa_r+0x218>
 800639c:	9b08      	ldr	r3, [sp, #32]
 800639e:	970f      	str	r7, [sp, #60]	@ 0x3c
 80063a0:	443b      	add	r3, r7
 80063a2:	9308      	str	r3, [sp, #32]
 80063a4:	2300      	movs	r3, #0
 80063a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80063a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063aa:	2b09      	cmp	r3, #9
 80063ac:	d864      	bhi.n	8006478 <_dtoa_r+0x280>
 80063ae:	2b05      	cmp	r3, #5
 80063b0:	bfc4      	itt	gt
 80063b2:	3b04      	subgt	r3, #4
 80063b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80063b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b8:	f1a3 0302 	sub.w	r3, r3, #2
 80063bc:	bfcc      	ite	gt
 80063be:	2400      	movgt	r4, #0
 80063c0:	2401      	movle	r4, #1
 80063c2:	2b03      	cmp	r3, #3
 80063c4:	d863      	bhi.n	800648e <_dtoa_r+0x296>
 80063c6:	e8df f003 	tbb	[pc, r3]
 80063ca:	372a      	.short	0x372a
 80063cc:	5535      	.short	0x5535
 80063ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80063d2:	441e      	add	r6, r3
 80063d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80063d8:	2b20      	cmp	r3, #32
 80063da:	bfc1      	itttt	gt
 80063dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80063e0:	409f      	lslgt	r7, r3
 80063e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80063e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80063ea:	bfd6      	itet	le
 80063ec:	f1c3 0320 	rsble	r3, r3, #32
 80063f0:	ea47 0003 	orrgt.w	r0, r7, r3
 80063f4:	fa04 f003 	lslle.w	r0, r4, r3
 80063f8:	f7fa f8a4 	bl	8000544 <__aeabi_ui2d>
 80063fc:	2201      	movs	r2, #1
 80063fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006402:	3e01      	subs	r6, #1
 8006404:	9214      	str	r2, [sp, #80]	@ 0x50
 8006406:	e777      	b.n	80062f8 <_dtoa_r+0x100>
 8006408:	2301      	movs	r3, #1
 800640a:	e7b8      	b.n	800637e <_dtoa_r+0x186>
 800640c:	9012      	str	r0, [sp, #72]	@ 0x48
 800640e:	e7b7      	b.n	8006380 <_dtoa_r+0x188>
 8006410:	427b      	negs	r3, r7
 8006412:	930a      	str	r3, [sp, #40]	@ 0x28
 8006414:	2300      	movs	r3, #0
 8006416:	eba8 0807 	sub.w	r8, r8, r7
 800641a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800641c:	e7c4      	b.n	80063a8 <_dtoa_r+0x1b0>
 800641e:	2300      	movs	r3, #0
 8006420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006422:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006424:	2b00      	cmp	r3, #0
 8006426:	dc35      	bgt.n	8006494 <_dtoa_r+0x29c>
 8006428:	2301      	movs	r3, #1
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	9307      	str	r3, [sp, #28]
 800642e:	461a      	mov	r2, r3
 8006430:	920e      	str	r2, [sp, #56]	@ 0x38
 8006432:	e00b      	b.n	800644c <_dtoa_r+0x254>
 8006434:	2301      	movs	r3, #1
 8006436:	e7f3      	b.n	8006420 <_dtoa_r+0x228>
 8006438:	2300      	movs	r3, #0
 800643a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800643c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800643e:	18fb      	adds	r3, r7, r3
 8006440:	9300      	str	r3, [sp, #0]
 8006442:	3301      	adds	r3, #1
 8006444:	2b01      	cmp	r3, #1
 8006446:	9307      	str	r3, [sp, #28]
 8006448:	bfb8      	it	lt
 800644a:	2301      	movlt	r3, #1
 800644c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006450:	2100      	movs	r1, #0
 8006452:	2204      	movs	r2, #4
 8006454:	f102 0514 	add.w	r5, r2, #20
 8006458:	429d      	cmp	r5, r3
 800645a:	d91f      	bls.n	800649c <_dtoa_r+0x2a4>
 800645c:	6041      	str	r1, [r0, #4]
 800645e:	4658      	mov	r0, fp
 8006460:	f000 fd8e 	bl	8006f80 <_Balloc>
 8006464:	4682      	mov	sl, r0
 8006466:	2800      	cmp	r0, #0
 8006468:	d13c      	bne.n	80064e4 <_dtoa_r+0x2ec>
 800646a:	4b1b      	ldr	r3, [pc, #108]	@ (80064d8 <_dtoa_r+0x2e0>)
 800646c:	4602      	mov	r2, r0
 800646e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006472:	e6d8      	b.n	8006226 <_dtoa_r+0x2e>
 8006474:	2301      	movs	r3, #1
 8006476:	e7e0      	b.n	800643a <_dtoa_r+0x242>
 8006478:	2401      	movs	r4, #1
 800647a:	2300      	movs	r3, #0
 800647c:	9309      	str	r3, [sp, #36]	@ 0x24
 800647e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006480:	f04f 33ff 	mov.w	r3, #4294967295
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	9307      	str	r3, [sp, #28]
 8006488:	2200      	movs	r2, #0
 800648a:	2312      	movs	r3, #18
 800648c:	e7d0      	b.n	8006430 <_dtoa_r+0x238>
 800648e:	2301      	movs	r3, #1
 8006490:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006492:	e7f5      	b.n	8006480 <_dtoa_r+0x288>
 8006494:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	9307      	str	r3, [sp, #28]
 800649a:	e7d7      	b.n	800644c <_dtoa_r+0x254>
 800649c:	3101      	adds	r1, #1
 800649e:	0052      	lsls	r2, r2, #1
 80064a0:	e7d8      	b.n	8006454 <_dtoa_r+0x25c>
 80064a2:	bf00      	nop
 80064a4:	f3af 8000 	nop.w
 80064a8:	636f4361 	.word	0x636f4361
 80064ac:	3fd287a7 	.word	0x3fd287a7
 80064b0:	8b60c8b3 	.word	0x8b60c8b3
 80064b4:	3fc68a28 	.word	0x3fc68a28
 80064b8:	509f79fb 	.word	0x509f79fb
 80064bc:	3fd34413 	.word	0x3fd34413
 80064c0:	080081f1 	.word	0x080081f1
 80064c4:	08008208 	.word	0x08008208
 80064c8:	7ff00000 	.word	0x7ff00000
 80064cc:	080081c1 	.word	0x080081c1
 80064d0:	3ff80000 	.word	0x3ff80000
 80064d4:	08008300 	.word	0x08008300
 80064d8:	08008260 	.word	0x08008260
 80064dc:	080081ed 	.word	0x080081ed
 80064e0:	080081c0 	.word	0x080081c0
 80064e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064e8:	6018      	str	r0, [r3, #0]
 80064ea:	9b07      	ldr	r3, [sp, #28]
 80064ec:	2b0e      	cmp	r3, #14
 80064ee:	f200 80a4 	bhi.w	800663a <_dtoa_r+0x442>
 80064f2:	2c00      	cmp	r4, #0
 80064f4:	f000 80a1 	beq.w	800663a <_dtoa_r+0x442>
 80064f8:	2f00      	cmp	r7, #0
 80064fa:	dd33      	ble.n	8006564 <_dtoa_r+0x36c>
 80064fc:	4bad      	ldr	r3, [pc, #692]	@ (80067b4 <_dtoa_r+0x5bc>)
 80064fe:	f007 020f 	and.w	r2, r7, #15
 8006502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006506:	ed93 7b00 	vldr	d7, [r3]
 800650a:	05f8      	lsls	r0, r7, #23
 800650c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006510:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006514:	d516      	bpl.n	8006544 <_dtoa_r+0x34c>
 8006516:	4ba8      	ldr	r3, [pc, #672]	@ (80067b8 <_dtoa_r+0x5c0>)
 8006518:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800651c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006520:	f7fa f9b4 	bl	800088c <__aeabi_ddiv>
 8006524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006528:	f004 040f 	and.w	r4, r4, #15
 800652c:	2603      	movs	r6, #3
 800652e:	4da2      	ldr	r5, [pc, #648]	@ (80067b8 <_dtoa_r+0x5c0>)
 8006530:	b954      	cbnz	r4, 8006548 <_dtoa_r+0x350>
 8006532:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800653a:	f7fa f9a7 	bl	800088c <__aeabi_ddiv>
 800653e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006542:	e028      	b.n	8006596 <_dtoa_r+0x39e>
 8006544:	2602      	movs	r6, #2
 8006546:	e7f2      	b.n	800652e <_dtoa_r+0x336>
 8006548:	07e1      	lsls	r1, r4, #31
 800654a:	d508      	bpl.n	800655e <_dtoa_r+0x366>
 800654c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006550:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006554:	f7fa f870 	bl	8000638 <__aeabi_dmul>
 8006558:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800655c:	3601      	adds	r6, #1
 800655e:	1064      	asrs	r4, r4, #1
 8006560:	3508      	adds	r5, #8
 8006562:	e7e5      	b.n	8006530 <_dtoa_r+0x338>
 8006564:	f000 80d2 	beq.w	800670c <_dtoa_r+0x514>
 8006568:	427c      	negs	r4, r7
 800656a:	4b92      	ldr	r3, [pc, #584]	@ (80067b4 <_dtoa_r+0x5bc>)
 800656c:	4d92      	ldr	r5, [pc, #584]	@ (80067b8 <_dtoa_r+0x5c0>)
 800656e:	f004 020f 	and.w	r2, r4, #15
 8006572:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800657e:	f7fa f85b 	bl	8000638 <__aeabi_dmul>
 8006582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006586:	1124      	asrs	r4, r4, #4
 8006588:	2300      	movs	r3, #0
 800658a:	2602      	movs	r6, #2
 800658c:	2c00      	cmp	r4, #0
 800658e:	f040 80b2 	bne.w	80066f6 <_dtoa_r+0x4fe>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1d3      	bne.n	800653e <_dtoa_r+0x346>
 8006596:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006598:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800659c:	2b00      	cmp	r3, #0
 800659e:	f000 80b7 	beq.w	8006710 <_dtoa_r+0x518>
 80065a2:	4b86      	ldr	r3, [pc, #536]	@ (80067bc <_dtoa_r+0x5c4>)
 80065a4:	2200      	movs	r2, #0
 80065a6:	4620      	mov	r0, r4
 80065a8:	4629      	mov	r1, r5
 80065aa:	f7fa fab7 	bl	8000b1c <__aeabi_dcmplt>
 80065ae:	2800      	cmp	r0, #0
 80065b0:	f000 80ae 	beq.w	8006710 <_dtoa_r+0x518>
 80065b4:	9b07      	ldr	r3, [sp, #28]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f000 80aa 	beq.w	8006710 <_dtoa_r+0x518>
 80065bc:	9b00      	ldr	r3, [sp, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	dd37      	ble.n	8006632 <_dtoa_r+0x43a>
 80065c2:	1e7b      	subs	r3, r7, #1
 80065c4:	9304      	str	r3, [sp, #16]
 80065c6:	4620      	mov	r0, r4
 80065c8:	4b7d      	ldr	r3, [pc, #500]	@ (80067c0 <_dtoa_r+0x5c8>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	4629      	mov	r1, r5
 80065ce:	f7fa f833 	bl	8000638 <__aeabi_dmul>
 80065d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065d6:	9c00      	ldr	r4, [sp, #0]
 80065d8:	3601      	adds	r6, #1
 80065da:	4630      	mov	r0, r6
 80065dc:	f7f9 ffc2 	bl	8000564 <__aeabi_i2d>
 80065e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065e4:	f7fa f828 	bl	8000638 <__aeabi_dmul>
 80065e8:	4b76      	ldr	r3, [pc, #472]	@ (80067c4 <_dtoa_r+0x5cc>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	f7f9 fe6e 	bl	80002cc <__adddf3>
 80065f0:	4605      	mov	r5, r0
 80065f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80065f6:	2c00      	cmp	r4, #0
 80065f8:	f040 808d 	bne.w	8006716 <_dtoa_r+0x51e>
 80065fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006600:	4b71      	ldr	r3, [pc, #452]	@ (80067c8 <_dtoa_r+0x5d0>)
 8006602:	2200      	movs	r2, #0
 8006604:	f7f9 fe60 	bl	80002c8 <__aeabi_dsub>
 8006608:	4602      	mov	r2, r0
 800660a:	460b      	mov	r3, r1
 800660c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006610:	462a      	mov	r2, r5
 8006612:	4633      	mov	r3, r6
 8006614:	f7fa faa0 	bl	8000b58 <__aeabi_dcmpgt>
 8006618:	2800      	cmp	r0, #0
 800661a:	f040 828b 	bne.w	8006b34 <_dtoa_r+0x93c>
 800661e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006622:	462a      	mov	r2, r5
 8006624:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006628:	f7fa fa78 	bl	8000b1c <__aeabi_dcmplt>
 800662c:	2800      	cmp	r0, #0
 800662e:	f040 8128 	bne.w	8006882 <_dtoa_r+0x68a>
 8006632:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006636:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800663a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800663c:	2b00      	cmp	r3, #0
 800663e:	f2c0 815a 	blt.w	80068f6 <_dtoa_r+0x6fe>
 8006642:	2f0e      	cmp	r7, #14
 8006644:	f300 8157 	bgt.w	80068f6 <_dtoa_r+0x6fe>
 8006648:	4b5a      	ldr	r3, [pc, #360]	@ (80067b4 <_dtoa_r+0x5bc>)
 800664a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800664e:	ed93 7b00 	vldr	d7, [r3]
 8006652:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006654:	2b00      	cmp	r3, #0
 8006656:	ed8d 7b00 	vstr	d7, [sp]
 800665a:	da03      	bge.n	8006664 <_dtoa_r+0x46c>
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	2b00      	cmp	r3, #0
 8006660:	f340 8101 	ble.w	8006866 <_dtoa_r+0x66e>
 8006664:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006668:	4656      	mov	r6, sl
 800666a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800666e:	4620      	mov	r0, r4
 8006670:	4629      	mov	r1, r5
 8006672:	f7fa f90b 	bl	800088c <__aeabi_ddiv>
 8006676:	f7fa fa8f 	bl	8000b98 <__aeabi_d2iz>
 800667a:	4680      	mov	r8, r0
 800667c:	f7f9 ff72 	bl	8000564 <__aeabi_i2d>
 8006680:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006684:	f7f9 ffd8 	bl	8000638 <__aeabi_dmul>
 8006688:	4602      	mov	r2, r0
 800668a:	460b      	mov	r3, r1
 800668c:	4620      	mov	r0, r4
 800668e:	4629      	mov	r1, r5
 8006690:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006694:	f7f9 fe18 	bl	80002c8 <__aeabi_dsub>
 8006698:	f806 4b01 	strb.w	r4, [r6], #1
 800669c:	9d07      	ldr	r5, [sp, #28]
 800669e:	eba6 040a 	sub.w	r4, r6, sl
 80066a2:	42a5      	cmp	r5, r4
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	f040 8117 	bne.w	80068da <_dtoa_r+0x6e2>
 80066ac:	f7f9 fe0e 	bl	80002cc <__adddf3>
 80066b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066b4:	4604      	mov	r4, r0
 80066b6:	460d      	mov	r5, r1
 80066b8:	f7fa fa4e 	bl	8000b58 <__aeabi_dcmpgt>
 80066bc:	2800      	cmp	r0, #0
 80066be:	f040 80f9 	bne.w	80068b4 <_dtoa_r+0x6bc>
 80066c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80066c6:	4620      	mov	r0, r4
 80066c8:	4629      	mov	r1, r5
 80066ca:	f7fa fa1d 	bl	8000b08 <__aeabi_dcmpeq>
 80066ce:	b118      	cbz	r0, 80066d8 <_dtoa_r+0x4e0>
 80066d0:	f018 0f01 	tst.w	r8, #1
 80066d4:	f040 80ee 	bne.w	80068b4 <_dtoa_r+0x6bc>
 80066d8:	4649      	mov	r1, r9
 80066da:	4658      	mov	r0, fp
 80066dc:	f000 fc90 	bl	8007000 <_Bfree>
 80066e0:	2300      	movs	r3, #0
 80066e2:	7033      	strb	r3, [r6, #0]
 80066e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80066e6:	3701      	adds	r7, #1
 80066e8:	601f      	str	r7, [r3, #0]
 80066ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f000 831d 	beq.w	8006d2c <_dtoa_r+0xb34>
 80066f2:	601e      	str	r6, [r3, #0]
 80066f4:	e31a      	b.n	8006d2c <_dtoa_r+0xb34>
 80066f6:	07e2      	lsls	r2, r4, #31
 80066f8:	d505      	bpl.n	8006706 <_dtoa_r+0x50e>
 80066fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80066fe:	f7f9 ff9b 	bl	8000638 <__aeabi_dmul>
 8006702:	3601      	adds	r6, #1
 8006704:	2301      	movs	r3, #1
 8006706:	1064      	asrs	r4, r4, #1
 8006708:	3508      	adds	r5, #8
 800670a:	e73f      	b.n	800658c <_dtoa_r+0x394>
 800670c:	2602      	movs	r6, #2
 800670e:	e742      	b.n	8006596 <_dtoa_r+0x39e>
 8006710:	9c07      	ldr	r4, [sp, #28]
 8006712:	9704      	str	r7, [sp, #16]
 8006714:	e761      	b.n	80065da <_dtoa_r+0x3e2>
 8006716:	4b27      	ldr	r3, [pc, #156]	@ (80067b4 <_dtoa_r+0x5bc>)
 8006718:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800671a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800671e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006722:	4454      	add	r4, sl
 8006724:	2900      	cmp	r1, #0
 8006726:	d053      	beq.n	80067d0 <_dtoa_r+0x5d8>
 8006728:	4928      	ldr	r1, [pc, #160]	@ (80067cc <_dtoa_r+0x5d4>)
 800672a:	2000      	movs	r0, #0
 800672c:	f7fa f8ae 	bl	800088c <__aeabi_ddiv>
 8006730:	4633      	mov	r3, r6
 8006732:	462a      	mov	r2, r5
 8006734:	f7f9 fdc8 	bl	80002c8 <__aeabi_dsub>
 8006738:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800673c:	4656      	mov	r6, sl
 800673e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006742:	f7fa fa29 	bl	8000b98 <__aeabi_d2iz>
 8006746:	4605      	mov	r5, r0
 8006748:	f7f9 ff0c 	bl	8000564 <__aeabi_i2d>
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006754:	f7f9 fdb8 	bl	80002c8 <__aeabi_dsub>
 8006758:	3530      	adds	r5, #48	@ 0x30
 800675a:	4602      	mov	r2, r0
 800675c:	460b      	mov	r3, r1
 800675e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006762:	f806 5b01 	strb.w	r5, [r6], #1
 8006766:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800676a:	f7fa f9d7 	bl	8000b1c <__aeabi_dcmplt>
 800676e:	2800      	cmp	r0, #0
 8006770:	d171      	bne.n	8006856 <_dtoa_r+0x65e>
 8006772:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006776:	4911      	ldr	r1, [pc, #68]	@ (80067bc <_dtoa_r+0x5c4>)
 8006778:	2000      	movs	r0, #0
 800677a:	f7f9 fda5 	bl	80002c8 <__aeabi_dsub>
 800677e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006782:	f7fa f9cb 	bl	8000b1c <__aeabi_dcmplt>
 8006786:	2800      	cmp	r0, #0
 8006788:	f040 8095 	bne.w	80068b6 <_dtoa_r+0x6be>
 800678c:	42a6      	cmp	r6, r4
 800678e:	f43f af50 	beq.w	8006632 <_dtoa_r+0x43a>
 8006792:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006796:	4b0a      	ldr	r3, [pc, #40]	@ (80067c0 <_dtoa_r+0x5c8>)
 8006798:	2200      	movs	r2, #0
 800679a:	f7f9 ff4d 	bl	8000638 <__aeabi_dmul>
 800679e:	4b08      	ldr	r3, [pc, #32]	@ (80067c0 <_dtoa_r+0x5c8>)
 80067a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067a4:	2200      	movs	r2, #0
 80067a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067aa:	f7f9 ff45 	bl	8000638 <__aeabi_dmul>
 80067ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b2:	e7c4      	b.n	800673e <_dtoa_r+0x546>
 80067b4:	08008300 	.word	0x08008300
 80067b8:	080082d8 	.word	0x080082d8
 80067bc:	3ff00000 	.word	0x3ff00000
 80067c0:	40240000 	.word	0x40240000
 80067c4:	401c0000 	.word	0x401c0000
 80067c8:	40140000 	.word	0x40140000
 80067cc:	3fe00000 	.word	0x3fe00000
 80067d0:	4631      	mov	r1, r6
 80067d2:	4628      	mov	r0, r5
 80067d4:	f7f9 ff30 	bl	8000638 <__aeabi_dmul>
 80067d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067dc:	9415      	str	r4, [sp, #84]	@ 0x54
 80067de:	4656      	mov	r6, sl
 80067e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067e4:	f7fa f9d8 	bl	8000b98 <__aeabi_d2iz>
 80067e8:	4605      	mov	r5, r0
 80067ea:	f7f9 febb 	bl	8000564 <__aeabi_i2d>
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067f6:	f7f9 fd67 	bl	80002c8 <__aeabi_dsub>
 80067fa:	3530      	adds	r5, #48	@ 0x30
 80067fc:	f806 5b01 	strb.w	r5, [r6], #1
 8006800:	4602      	mov	r2, r0
 8006802:	460b      	mov	r3, r1
 8006804:	42a6      	cmp	r6, r4
 8006806:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800680a:	f04f 0200 	mov.w	r2, #0
 800680e:	d124      	bne.n	800685a <_dtoa_r+0x662>
 8006810:	4bac      	ldr	r3, [pc, #688]	@ (8006ac4 <_dtoa_r+0x8cc>)
 8006812:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006816:	f7f9 fd59 	bl	80002cc <__adddf3>
 800681a:	4602      	mov	r2, r0
 800681c:	460b      	mov	r3, r1
 800681e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006822:	f7fa f999 	bl	8000b58 <__aeabi_dcmpgt>
 8006826:	2800      	cmp	r0, #0
 8006828:	d145      	bne.n	80068b6 <_dtoa_r+0x6be>
 800682a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800682e:	49a5      	ldr	r1, [pc, #660]	@ (8006ac4 <_dtoa_r+0x8cc>)
 8006830:	2000      	movs	r0, #0
 8006832:	f7f9 fd49 	bl	80002c8 <__aeabi_dsub>
 8006836:	4602      	mov	r2, r0
 8006838:	460b      	mov	r3, r1
 800683a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800683e:	f7fa f96d 	bl	8000b1c <__aeabi_dcmplt>
 8006842:	2800      	cmp	r0, #0
 8006844:	f43f aef5 	beq.w	8006632 <_dtoa_r+0x43a>
 8006848:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800684a:	1e73      	subs	r3, r6, #1
 800684c:	9315      	str	r3, [sp, #84]	@ 0x54
 800684e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006852:	2b30      	cmp	r3, #48	@ 0x30
 8006854:	d0f8      	beq.n	8006848 <_dtoa_r+0x650>
 8006856:	9f04      	ldr	r7, [sp, #16]
 8006858:	e73e      	b.n	80066d8 <_dtoa_r+0x4e0>
 800685a:	4b9b      	ldr	r3, [pc, #620]	@ (8006ac8 <_dtoa_r+0x8d0>)
 800685c:	f7f9 feec 	bl	8000638 <__aeabi_dmul>
 8006860:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006864:	e7bc      	b.n	80067e0 <_dtoa_r+0x5e8>
 8006866:	d10c      	bne.n	8006882 <_dtoa_r+0x68a>
 8006868:	4b98      	ldr	r3, [pc, #608]	@ (8006acc <_dtoa_r+0x8d4>)
 800686a:	2200      	movs	r2, #0
 800686c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006870:	f7f9 fee2 	bl	8000638 <__aeabi_dmul>
 8006874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006878:	f7fa f964 	bl	8000b44 <__aeabi_dcmpge>
 800687c:	2800      	cmp	r0, #0
 800687e:	f000 8157 	beq.w	8006b30 <_dtoa_r+0x938>
 8006882:	2400      	movs	r4, #0
 8006884:	4625      	mov	r5, r4
 8006886:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006888:	43db      	mvns	r3, r3
 800688a:	9304      	str	r3, [sp, #16]
 800688c:	4656      	mov	r6, sl
 800688e:	2700      	movs	r7, #0
 8006890:	4621      	mov	r1, r4
 8006892:	4658      	mov	r0, fp
 8006894:	f000 fbb4 	bl	8007000 <_Bfree>
 8006898:	2d00      	cmp	r5, #0
 800689a:	d0dc      	beq.n	8006856 <_dtoa_r+0x65e>
 800689c:	b12f      	cbz	r7, 80068aa <_dtoa_r+0x6b2>
 800689e:	42af      	cmp	r7, r5
 80068a0:	d003      	beq.n	80068aa <_dtoa_r+0x6b2>
 80068a2:	4639      	mov	r1, r7
 80068a4:	4658      	mov	r0, fp
 80068a6:	f000 fbab 	bl	8007000 <_Bfree>
 80068aa:	4629      	mov	r1, r5
 80068ac:	4658      	mov	r0, fp
 80068ae:	f000 fba7 	bl	8007000 <_Bfree>
 80068b2:	e7d0      	b.n	8006856 <_dtoa_r+0x65e>
 80068b4:	9704      	str	r7, [sp, #16]
 80068b6:	4633      	mov	r3, r6
 80068b8:	461e      	mov	r6, r3
 80068ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068be:	2a39      	cmp	r2, #57	@ 0x39
 80068c0:	d107      	bne.n	80068d2 <_dtoa_r+0x6da>
 80068c2:	459a      	cmp	sl, r3
 80068c4:	d1f8      	bne.n	80068b8 <_dtoa_r+0x6c0>
 80068c6:	9a04      	ldr	r2, [sp, #16]
 80068c8:	3201      	adds	r2, #1
 80068ca:	9204      	str	r2, [sp, #16]
 80068cc:	2230      	movs	r2, #48	@ 0x30
 80068ce:	f88a 2000 	strb.w	r2, [sl]
 80068d2:	781a      	ldrb	r2, [r3, #0]
 80068d4:	3201      	adds	r2, #1
 80068d6:	701a      	strb	r2, [r3, #0]
 80068d8:	e7bd      	b.n	8006856 <_dtoa_r+0x65e>
 80068da:	4b7b      	ldr	r3, [pc, #492]	@ (8006ac8 <_dtoa_r+0x8d0>)
 80068dc:	2200      	movs	r2, #0
 80068de:	f7f9 feab 	bl	8000638 <__aeabi_dmul>
 80068e2:	2200      	movs	r2, #0
 80068e4:	2300      	movs	r3, #0
 80068e6:	4604      	mov	r4, r0
 80068e8:	460d      	mov	r5, r1
 80068ea:	f7fa f90d 	bl	8000b08 <__aeabi_dcmpeq>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	f43f aebb 	beq.w	800666a <_dtoa_r+0x472>
 80068f4:	e6f0      	b.n	80066d8 <_dtoa_r+0x4e0>
 80068f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80068f8:	2a00      	cmp	r2, #0
 80068fa:	f000 80db 	beq.w	8006ab4 <_dtoa_r+0x8bc>
 80068fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006900:	2a01      	cmp	r2, #1
 8006902:	f300 80bf 	bgt.w	8006a84 <_dtoa_r+0x88c>
 8006906:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006908:	2a00      	cmp	r2, #0
 800690a:	f000 80b7 	beq.w	8006a7c <_dtoa_r+0x884>
 800690e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006912:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006914:	4646      	mov	r6, r8
 8006916:	9a08      	ldr	r2, [sp, #32]
 8006918:	2101      	movs	r1, #1
 800691a:	441a      	add	r2, r3
 800691c:	4658      	mov	r0, fp
 800691e:	4498      	add	r8, r3
 8006920:	9208      	str	r2, [sp, #32]
 8006922:	f000 fc21 	bl	8007168 <__i2b>
 8006926:	4605      	mov	r5, r0
 8006928:	b15e      	cbz	r6, 8006942 <_dtoa_r+0x74a>
 800692a:	9b08      	ldr	r3, [sp, #32]
 800692c:	2b00      	cmp	r3, #0
 800692e:	dd08      	ble.n	8006942 <_dtoa_r+0x74a>
 8006930:	42b3      	cmp	r3, r6
 8006932:	9a08      	ldr	r2, [sp, #32]
 8006934:	bfa8      	it	ge
 8006936:	4633      	movge	r3, r6
 8006938:	eba8 0803 	sub.w	r8, r8, r3
 800693c:	1af6      	subs	r6, r6, r3
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	9308      	str	r3, [sp, #32]
 8006942:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006944:	b1f3      	cbz	r3, 8006984 <_dtoa_r+0x78c>
 8006946:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006948:	2b00      	cmp	r3, #0
 800694a:	f000 80b7 	beq.w	8006abc <_dtoa_r+0x8c4>
 800694e:	b18c      	cbz	r4, 8006974 <_dtoa_r+0x77c>
 8006950:	4629      	mov	r1, r5
 8006952:	4622      	mov	r2, r4
 8006954:	4658      	mov	r0, fp
 8006956:	f000 fcc7 	bl	80072e8 <__pow5mult>
 800695a:	464a      	mov	r2, r9
 800695c:	4601      	mov	r1, r0
 800695e:	4605      	mov	r5, r0
 8006960:	4658      	mov	r0, fp
 8006962:	f000 fc17 	bl	8007194 <__multiply>
 8006966:	4649      	mov	r1, r9
 8006968:	9004      	str	r0, [sp, #16]
 800696a:	4658      	mov	r0, fp
 800696c:	f000 fb48 	bl	8007000 <_Bfree>
 8006970:	9b04      	ldr	r3, [sp, #16]
 8006972:	4699      	mov	r9, r3
 8006974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006976:	1b1a      	subs	r2, r3, r4
 8006978:	d004      	beq.n	8006984 <_dtoa_r+0x78c>
 800697a:	4649      	mov	r1, r9
 800697c:	4658      	mov	r0, fp
 800697e:	f000 fcb3 	bl	80072e8 <__pow5mult>
 8006982:	4681      	mov	r9, r0
 8006984:	2101      	movs	r1, #1
 8006986:	4658      	mov	r0, fp
 8006988:	f000 fbee 	bl	8007168 <__i2b>
 800698c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800698e:	4604      	mov	r4, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 81cf 	beq.w	8006d34 <_dtoa_r+0xb3c>
 8006996:	461a      	mov	r2, r3
 8006998:	4601      	mov	r1, r0
 800699a:	4658      	mov	r0, fp
 800699c:	f000 fca4 	bl	80072e8 <__pow5mult>
 80069a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	4604      	mov	r4, r0
 80069a6:	f300 8095 	bgt.w	8006ad4 <_dtoa_r+0x8dc>
 80069aa:	9b02      	ldr	r3, [sp, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f040 8087 	bne.w	8006ac0 <_dtoa_r+0x8c8>
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f040 8089 	bne.w	8006ad0 <_dtoa_r+0x8d8>
 80069be:	9b03      	ldr	r3, [sp, #12]
 80069c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069c4:	0d1b      	lsrs	r3, r3, #20
 80069c6:	051b      	lsls	r3, r3, #20
 80069c8:	b12b      	cbz	r3, 80069d6 <_dtoa_r+0x7de>
 80069ca:	9b08      	ldr	r3, [sp, #32]
 80069cc:	3301      	adds	r3, #1
 80069ce:	9308      	str	r3, [sp, #32]
 80069d0:	f108 0801 	add.w	r8, r8, #1
 80069d4:	2301      	movs	r3, #1
 80069d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80069d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 81b0 	beq.w	8006d40 <_dtoa_r+0xb48>
 80069e0:	6923      	ldr	r3, [r4, #16]
 80069e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069e6:	6918      	ldr	r0, [r3, #16]
 80069e8:	f000 fb72 	bl	80070d0 <__hi0bits>
 80069ec:	f1c0 0020 	rsb	r0, r0, #32
 80069f0:	9b08      	ldr	r3, [sp, #32]
 80069f2:	4418      	add	r0, r3
 80069f4:	f010 001f 	ands.w	r0, r0, #31
 80069f8:	d077      	beq.n	8006aea <_dtoa_r+0x8f2>
 80069fa:	f1c0 0320 	rsb	r3, r0, #32
 80069fe:	2b04      	cmp	r3, #4
 8006a00:	dd6b      	ble.n	8006ada <_dtoa_r+0x8e2>
 8006a02:	9b08      	ldr	r3, [sp, #32]
 8006a04:	f1c0 001c 	rsb	r0, r0, #28
 8006a08:	4403      	add	r3, r0
 8006a0a:	4480      	add	r8, r0
 8006a0c:	4406      	add	r6, r0
 8006a0e:	9308      	str	r3, [sp, #32]
 8006a10:	f1b8 0f00 	cmp.w	r8, #0
 8006a14:	dd05      	ble.n	8006a22 <_dtoa_r+0x82a>
 8006a16:	4649      	mov	r1, r9
 8006a18:	4642      	mov	r2, r8
 8006a1a:	4658      	mov	r0, fp
 8006a1c:	f000 fcbe 	bl	800739c <__lshift>
 8006a20:	4681      	mov	r9, r0
 8006a22:	9b08      	ldr	r3, [sp, #32]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	dd05      	ble.n	8006a34 <_dtoa_r+0x83c>
 8006a28:	4621      	mov	r1, r4
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	4658      	mov	r0, fp
 8006a2e:	f000 fcb5 	bl	800739c <__lshift>
 8006a32:	4604      	mov	r4, r0
 8006a34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d059      	beq.n	8006aee <_dtoa_r+0x8f6>
 8006a3a:	4621      	mov	r1, r4
 8006a3c:	4648      	mov	r0, r9
 8006a3e:	f000 fd19 	bl	8007474 <__mcmp>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	da53      	bge.n	8006aee <_dtoa_r+0x8f6>
 8006a46:	1e7b      	subs	r3, r7, #1
 8006a48:	9304      	str	r3, [sp, #16]
 8006a4a:	4649      	mov	r1, r9
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	220a      	movs	r2, #10
 8006a50:	4658      	mov	r0, fp
 8006a52:	f000 faf7 	bl	8007044 <__multadd>
 8006a56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a58:	4681      	mov	r9, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 8172 	beq.w	8006d44 <_dtoa_r+0xb4c>
 8006a60:	2300      	movs	r3, #0
 8006a62:	4629      	mov	r1, r5
 8006a64:	220a      	movs	r2, #10
 8006a66:	4658      	mov	r0, fp
 8006a68:	f000 faec 	bl	8007044 <__multadd>
 8006a6c:	9b00      	ldr	r3, [sp, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	4605      	mov	r5, r0
 8006a72:	dc67      	bgt.n	8006b44 <_dtoa_r+0x94c>
 8006a74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	dc41      	bgt.n	8006afe <_dtoa_r+0x906>
 8006a7a:	e063      	b.n	8006b44 <_dtoa_r+0x94c>
 8006a7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006a82:	e746      	b.n	8006912 <_dtoa_r+0x71a>
 8006a84:	9b07      	ldr	r3, [sp, #28]
 8006a86:	1e5c      	subs	r4, r3, #1
 8006a88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a8a:	42a3      	cmp	r3, r4
 8006a8c:	bfbf      	itttt	lt
 8006a8e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006a90:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006a92:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006a94:	1ae3      	sublt	r3, r4, r3
 8006a96:	bfb4      	ite	lt
 8006a98:	18d2      	addlt	r2, r2, r3
 8006a9a:	1b1c      	subge	r4, r3, r4
 8006a9c:	9b07      	ldr	r3, [sp, #28]
 8006a9e:	bfbc      	itt	lt
 8006aa0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006aa2:	2400      	movlt	r4, #0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	bfb5      	itete	lt
 8006aa8:	eba8 0603 	sublt.w	r6, r8, r3
 8006aac:	9b07      	ldrge	r3, [sp, #28]
 8006aae:	2300      	movlt	r3, #0
 8006ab0:	4646      	movge	r6, r8
 8006ab2:	e730      	b.n	8006916 <_dtoa_r+0x71e>
 8006ab4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006ab6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006ab8:	4646      	mov	r6, r8
 8006aba:	e735      	b.n	8006928 <_dtoa_r+0x730>
 8006abc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006abe:	e75c      	b.n	800697a <_dtoa_r+0x782>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e788      	b.n	80069d6 <_dtoa_r+0x7de>
 8006ac4:	3fe00000 	.word	0x3fe00000
 8006ac8:	40240000 	.word	0x40240000
 8006acc:	40140000 	.word	0x40140000
 8006ad0:	9b02      	ldr	r3, [sp, #8]
 8006ad2:	e780      	b.n	80069d6 <_dtoa_r+0x7de>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ad8:	e782      	b.n	80069e0 <_dtoa_r+0x7e8>
 8006ada:	d099      	beq.n	8006a10 <_dtoa_r+0x818>
 8006adc:	9a08      	ldr	r2, [sp, #32]
 8006ade:	331c      	adds	r3, #28
 8006ae0:	441a      	add	r2, r3
 8006ae2:	4498      	add	r8, r3
 8006ae4:	441e      	add	r6, r3
 8006ae6:	9208      	str	r2, [sp, #32]
 8006ae8:	e792      	b.n	8006a10 <_dtoa_r+0x818>
 8006aea:	4603      	mov	r3, r0
 8006aec:	e7f6      	b.n	8006adc <_dtoa_r+0x8e4>
 8006aee:	9b07      	ldr	r3, [sp, #28]
 8006af0:	9704      	str	r7, [sp, #16]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	dc20      	bgt.n	8006b38 <_dtoa_r+0x940>
 8006af6:	9300      	str	r3, [sp, #0]
 8006af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	dd1e      	ble.n	8006b3c <_dtoa_r+0x944>
 8006afe:	9b00      	ldr	r3, [sp, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f47f aec0 	bne.w	8006886 <_dtoa_r+0x68e>
 8006b06:	4621      	mov	r1, r4
 8006b08:	2205      	movs	r2, #5
 8006b0a:	4658      	mov	r0, fp
 8006b0c:	f000 fa9a 	bl	8007044 <__multadd>
 8006b10:	4601      	mov	r1, r0
 8006b12:	4604      	mov	r4, r0
 8006b14:	4648      	mov	r0, r9
 8006b16:	f000 fcad 	bl	8007474 <__mcmp>
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	f77f aeb3 	ble.w	8006886 <_dtoa_r+0x68e>
 8006b20:	4656      	mov	r6, sl
 8006b22:	2331      	movs	r3, #49	@ 0x31
 8006b24:	f806 3b01 	strb.w	r3, [r6], #1
 8006b28:	9b04      	ldr	r3, [sp, #16]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	9304      	str	r3, [sp, #16]
 8006b2e:	e6ae      	b.n	800688e <_dtoa_r+0x696>
 8006b30:	9c07      	ldr	r4, [sp, #28]
 8006b32:	9704      	str	r7, [sp, #16]
 8006b34:	4625      	mov	r5, r4
 8006b36:	e7f3      	b.n	8006b20 <_dtoa_r+0x928>
 8006b38:	9b07      	ldr	r3, [sp, #28]
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	f000 8104 	beq.w	8006d4c <_dtoa_r+0xb54>
 8006b44:	2e00      	cmp	r6, #0
 8006b46:	dd05      	ble.n	8006b54 <_dtoa_r+0x95c>
 8006b48:	4629      	mov	r1, r5
 8006b4a:	4632      	mov	r2, r6
 8006b4c:	4658      	mov	r0, fp
 8006b4e:	f000 fc25 	bl	800739c <__lshift>
 8006b52:	4605      	mov	r5, r0
 8006b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d05a      	beq.n	8006c10 <_dtoa_r+0xa18>
 8006b5a:	6869      	ldr	r1, [r5, #4]
 8006b5c:	4658      	mov	r0, fp
 8006b5e:	f000 fa0f 	bl	8006f80 <_Balloc>
 8006b62:	4606      	mov	r6, r0
 8006b64:	b928      	cbnz	r0, 8006b72 <_dtoa_r+0x97a>
 8006b66:	4b84      	ldr	r3, [pc, #528]	@ (8006d78 <_dtoa_r+0xb80>)
 8006b68:	4602      	mov	r2, r0
 8006b6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006b6e:	f7ff bb5a 	b.w	8006226 <_dtoa_r+0x2e>
 8006b72:	692a      	ldr	r2, [r5, #16]
 8006b74:	3202      	adds	r2, #2
 8006b76:	0092      	lsls	r2, r2, #2
 8006b78:	f105 010c 	add.w	r1, r5, #12
 8006b7c:	300c      	adds	r0, #12
 8006b7e:	f000 ffaf 	bl	8007ae0 <memcpy>
 8006b82:	2201      	movs	r2, #1
 8006b84:	4631      	mov	r1, r6
 8006b86:	4658      	mov	r0, fp
 8006b88:	f000 fc08 	bl	800739c <__lshift>
 8006b8c:	f10a 0301 	add.w	r3, sl, #1
 8006b90:	9307      	str	r3, [sp, #28]
 8006b92:	9b00      	ldr	r3, [sp, #0]
 8006b94:	4453      	add	r3, sl
 8006b96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b98:	9b02      	ldr	r3, [sp, #8]
 8006b9a:	f003 0301 	and.w	r3, r3, #1
 8006b9e:	462f      	mov	r7, r5
 8006ba0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ba2:	4605      	mov	r5, r0
 8006ba4:	9b07      	ldr	r3, [sp, #28]
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	4648      	mov	r0, r9
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	f7ff fa98 	bl	80060e2 <quorem>
 8006bb2:	4639      	mov	r1, r7
 8006bb4:	9002      	str	r0, [sp, #8]
 8006bb6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006bba:	4648      	mov	r0, r9
 8006bbc:	f000 fc5a 	bl	8007474 <__mcmp>
 8006bc0:	462a      	mov	r2, r5
 8006bc2:	9008      	str	r0, [sp, #32]
 8006bc4:	4621      	mov	r1, r4
 8006bc6:	4658      	mov	r0, fp
 8006bc8:	f000 fc70 	bl	80074ac <__mdiff>
 8006bcc:	68c2      	ldr	r2, [r0, #12]
 8006bce:	4606      	mov	r6, r0
 8006bd0:	bb02      	cbnz	r2, 8006c14 <_dtoa_r+0xa1c>
 8006bd2:	4601      	mov	r1, r0
 8006bd4:	4648      	mov	r0, r9
 8006bd6:	f000 fc4d 	bl	8007474 <__mcmp>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	4631      	mov	r1, r6
 8006bde:	4658      	mov	r0, fp
 8006be0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006be2:	f000 fa0d 	bl	8007000 <_Bfree>
 8006be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bea:	9e07      	ldr	r6, [sp, #28]
 8006bec:	ea43 0102 	orr.w	r1, r3, r2
 8006bf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bf2:	4319      	orrs	r1, r3
 8006bf4:	d110      	bne.n	8006c18 <_dtoa_r+0xa20>
 8006bf6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006bfa:	d029      	beq.n	8006c50 <_dtoa_r+0xa58>
 8006bfc:	9b08      	ldr	r3, [sp, #32]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	dd02      	ble.n	8006c08 <_dtoa_r+0xa10>
 8006c02:	9b02      	ldr	r3, [sp, #8]
 8006c04:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006c08:	9b00      	ldr	r3, [sp, #0]
 8006c0a:	f883 8000 	strb.w	r8, [r3]
 8006c0e:	e63f      	b.n	8006890 <_dtoa_r+0x698>
 8006c10:	4628      	mov	r0, r5
 8006c12:	e7bb      	b.n	8006b8c <_dtoa_r+0x994>
 8006c14:	2201      	movs	r2, #1
 8006c16:	e7e1      	b.n	8006bdc <_dtoa_r+0x9e4>
 8006c18:	9b08      	ldr	r3, [sp, #32]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	db04      	blt.n	8006c28 <_dtoa_r+0xa30>
 8006c1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c20:	430b      	orrs	r3, r1
 8006c22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006c24:	430b      	orrs	r3, r1
 8006c26:	d120      	bne.n	8006c6a <_dtoa_r+0xa72>
 8006c28:	2a00      	cmp	r2, #0
 8006c2a:	dded      	ble.n	8006c08 <_dtoa_r+0xa10>
 8006c2c:	4649      	mov	r1, r9
 8006c2e:	2201      	movs	r2, #1
 8006c30:	4658      	mov	r0, fp
 8006c32:	f000 fbb3 	bl	800739c <__lshift>
 8006c36:	4621      	mov	r1, r4
 8006c38:	4681      	mov	r9, r0
 8006c3a:	f000 fc1b 	bl	8007474 <__mcmp>
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	dc03      	bgt.n	8006c4a <_dtoa_r+0xa52>
 8006c42:	d1e1      	bne.n	8006c08 <_dtoa_r+0xa10>
 8006c44:	f018 0f01 	tst.w	r8, #1
 8006c48:	d0de      	beq.n	8006c08 <_dtoa_r+0xa10>
 8006c4a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c4e:	d1d8      	bne.n	8006c02 <_dtoa_r+0xa0a>
 8006c50:	9a00      	ldr	r2, [sp, #0]
 8006c52:	2339      	movs	r3, #57	@ 0x39
 8006c54:	7013      	strb	r3, [r2, #0]
 8006c56:	4633      	mov	r3, r6
 8006c58:	461e      	mov	r6, r3
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006c60:	2a39      	cmp	r2, #57	@ 0x39
 8006c62:	d052      	beq.n	8006d0a <_dtoa_r+0xb12>
 8006c64:	3201      	adds	r2, #1
 8006c66:	701a      	strb	r2, [r3, #0]
 8006c68:	e612      	b.n	8006890 <_dtoa_r+0x698>
 8006c6a:	2a00      	cmp	r2, #0
 8006c6c:	dd07      	ble.n	8006c7e <_dtoa_r+0xa86>
 8006c6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c72:	d0ed      	beq.n	8006c50 <_dtoa_r+0xa58>
 8006c74:	9a00      	ldr	r2, [sp, #0]
 8006c76:	f108 0301 	add.w	r3, r8, #1
 8006c7a:	7013      	strb	r3, [r2, #0]
 8006c7c:	e608      	b.n	8006890 <_dtoa_r+0x698>
 8006c7e:	9b07      	ldr	r3, [sp, #28]
 8006c80:	9a07      	ldr	r2, [sp, #28]
 8006c82:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006c86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d028      	beq.n	8006cde <_dtoa_r+0xae6>
 8006c8c:	4649      	mov	r1, r9
 8006c8e:	2300      	movs	r3, #0
 8006c90:	220a      	movs	r2, #10
 8006c92:	4658      	mov	r0, fp
 8006c94:	f000 f9d6 	bl	8007044 <__multadd>
 8006c98:	42af      	cmp	r7, r5
 8006c9a:	4681      	mov	r9, r0
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	f04f 020a 	mov.w	r2, #10
 8006ca4:	4639      	mov	r1, r7
 8006ca6:	4658      	mov	r0, fp
 8006ca8:	d107      	bne.n	8006cba <_dtoa_r+0xac2>
 8006caa:	f000 f9cb 	bl	8007044 <__multadd>
 8006cae:	4607      	mov	r7, r0
 8006cb0:	4605      	mov	r5, r0
 8006cb2:	9b07      	ldr	r3, [sp, #28]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	9307      	str	r3, [sp, #28]
 8006cb8:	e774      	b.n	8006ba4 <_dtoa_r+0x9ac>
 8006cba:	f000 f9c3 	bl	8007044 <__multadd>
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	4607      	mov	r7, r0
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	220a      	movs	r2, #10
 8006cc6:	4658      	mov	r0, fp
 8006cc8:	f000 f9bc 	bl	8007044 <__multadd>
 8006ccc:	4605      	mov	r5, r0
 8006cce:	e7f0      	b.n	8006cb2 <_dtoa_r+0xaba>
 8006cd0:	9b00      	ldr	r3, [sp, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	bfcc      	ite	gt
 8006cd6:	461e      	movgt	r6, r3
 8006cd8:	2601      	movle	r6, #1
 8006cda:	4456      	add	r6, sl
 8006cdc:	2700      	movs	r7, #0
 8006cde:	4649      	mov	r1, r9
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	4658      	mov	r0, fp
 8006ce4:	f000 fb5a 	bl	800739c <__lshift>
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4681      	mov	r9, r0
 8006cec:	f000 fbc2 	bl	8007474 <__mcmp>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	dcb0      	bgt.n	8006c56 <_dtoa_r+0xa5e>
 8006cf4:	d102      	bne.n	8006cfc <_dtoa_r+0xb04>
 8006cf6:	f018 0f01 	tst.w	r8, #1
 8006cfa:	d1ac      	bne.n	8006c56 <_dtoa_r+0xa5e>
 8006cfc:	4633      	mov	r3, r6
 8006cfe:	461e      	mov	r6, r3
 8006d00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d04:	2a30      	cmp	r2, #48	@ 0x30
 8006d06:	d0fa      	beq.n	8006cfe <_dtoa_r+0xb06>
 8006d08:	e5c2      	b.n	8006890 <_dtoa_r+0x698>
 8006d0a:	459a      	cmp	sl, r3
 8006d0c:	d1a4      	bne.n	8006c58 <_dtoa_r+0xa60>
 8006d0e:	9b04      	ldr	r3, [sp, #16]
 8006d10:	3301      	adds	r3, #1
 8006d12:	9304      	str	r3, [sp, #16]
 8006d14:	2331      	movs	r3, #49	@ 0x31
 8006d16:	f88a 3000 	strb.w	r3, [sl]
 8006d1a:	e5b9      	b.n	8006890 <_dtoa_r+0x698>
 8006d1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d1e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006d7c <_dtoa_r+0xb84>
 8006d22:	b11b      	cbz	r3, 8006d2c <_dtoa_r+0xb34>
 8006d24:	f10a 0308 	add.w	r3, sl, #8
 8006d28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006d2a:	6013      	str	r3, [r2, #0]
 8006d2c:	4650      	mov	r0, sl
 8006d2e:	b019      	add	sp, #100	@ 0x64
 8006d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	f77f ae37 	ble.w	80069aa <_dtoa_r+0x7b2>
 8006d3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d40:	2001      	movs	r0, #1
 8006d42:	e655      	b.n	80069f0 <_dtoa_r+0x7f8>
 8006d44:	9b00      	ldr	r3, [sp, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f77f aed6 	ble.w	8006af8 <_dtoa_r+0x900>
 8006d4c:	4656      	mov	r6, sl
 8006d4e:	4621      	mov	r1, r4
 8006d50:	4648      	mov	r0, r9
 8006d52:	f7ff f9c6 	bl	80060e2 <quorem>
 8006d56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d5a:	f806 8b01 	strb.w	r8, [r6], #1
 8006d5e:	9b00      	ldr	r3, [sp, #0]
 8006d60:	eba6 020a 	sub.w	r2, r6, sl
 8006d64:	4293      	cmp	r3, r2
 8006d66:	ddb3      	ble.n	8006cd0 <_dtoa_r+0xad8>
 8006d68:	4649      	mov	r1, r9
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	220a      	movs	r2, #10
 8006d6e:	4658      	mov	r0, fp
 8006d70:	f000 f968 	bl	8007044 <__multadd>
 8006d74:	4681      	mov	r9, r0
 8006d76:	e7ea      	b.n	8006d4e <_dtoa_r+0xb56>
 8006d78:	08008260 	.word	0x08008260
 8006d7c:	080081e4 	.word	0x080081e4

08006d80 <_free_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	4605      	mov	r5, r0
 8006d84:	2900      	cmp	r1, #0
 8006d86:	d041      	beq.n	8006e0c <_free_r+0x8c>
 8006d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d8c:	1f0c      	subs	r4, r1, #4
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	bfb8      	it	lt
 8006d92:	18e4      	addlt	r4, r4, r3
 8006d94:	f000 f8e8 	bl	8006f68 <__malloc_lock>
 8006d98:	4a1d      	ldr	r2, [pc, #116]	@ (8006e10 <_free_r+0x90>)
 8006d9a:	6813      	ldr	r3, [r2, #0]
 8006d9c:	b933      	cbnz	r3, 8006dac <_free_r+0x2c>
 8006d9e:	6063      	str	r3, [r4, #4]
 8006da0:	6014      	str	r4, [r2, #0]
 8006da2:	4628      	mov	r0, r5
 8006da4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006da8:	f000 b8e4 	b.w	8006f74 <__malloc_unlock>
 8006dac:	42a3      	cmp	r3, r4
 8006dae:	d908      	bls.n	8006dc2 <_free_r+0x42>
 8006db0:	6820      	ldr	r0, [r4, #0]
 8006db2:	1821      	adds	r1, r4, r0
 8006db4:	428b      	cmp	r3, r1
 8006db6:	bf01      	itttt	eq
 8006db8:	6819      	ldreq	r1, [r3, #0]
 8006dba:	685b      	ldreq	r3, [r3, #4]
 8006dbc:	1809      	addeq	r1, r1, r0
 8006dbe:	6021      	streq	r1, [r4, #0]
 8006dc0:	e7ed      	b.n	8006d9e <_free_r+0x1e>
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	b10b      	cbz	r3, 8006dcc <_free_r+0x4c>
 8006dc8:	42a3      	cmp	r3, r4
 8006dca:	d9fa      	bls.n	8006dc2 <_free_r+0x42>
 8006dcc:	6811      	ldr	r1, [r2, #0]
 8006dce:	1850      	adds	r0, r2, r1
 8006dd0:	42a0      	cmp	r0, r4
 8006dd2:	d10b      	bne.n	8006dec <_free_r+0x6c>
 8006dd4:	6820      	ldr	r0, [r4, #0]
 8006dd6:	4401      	add	r1, r0
 8006dd8:	1850      	adds	r0, r2, r1
 8006dda:	4283      	cmp	r3, r0
 8006ddc:	6011      	str	r1, [r2, #0]
 8006dde:	d1e0      	bne.n	8006da2 <_free_r+0x22>
 8006de0:	6818      	ldr	r0, [r3, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	6053      	str	r3, [r2, #4]
 8006de6:	4408      	add	r0, r1
 8006de8:	6010      	str	r0, [r2, #0]
 8006dea:	e7da      	b.n	8006da2 <_free_r+0x22>
 8006dec:	d902      	bls.n	8006df4 <_free_r+0x74>
 8006dee:	230c      	movs	r3, #12
 8006df0:	602b      	str	r3, [r5, #0]
 8006df2:	e7d6      	b.n	8006da2 <_free_r+0x22>
 8006df4:	6820      	ldr	r0, [r4, #0]
 8006df6:	1821      	adds	r1, r4, r0
 8006df8:	428b      	cmp	r3, r1
 8006dfa:	bf04      	itt	eq
 8006dfc:	6819      	ldreq	r1, [r3, #0]
 8006dfe:	685b      	ldreq	r3, [r3, #4]
 8006e00:	6063      	str	r3, [r4, #4]
 8006e02:	bf04      	itt	eq
 8006e04:	1809      	addeq	r1, r1, r0
 8006e06:	6021      	streq	r1, [r4, #0]
 8006e08:	6054      	str	r4, [r2, #4]
 8006e0a:	e7ca      	b.n	8006da2 <_free_r+0x22>
 8006e0c:	bd38      	pop	{r3, r4, r5, pc}
 8006e0e:	bf00      	nop
 8006e10:	200004cc 	.word	0x200004cc

08006e14 <malloc>:
 8006e14:	4b02      	ldr	r3, [pc, #8]	@ (8006e20 <malloc+0xc>)
 8006e16:	4601      	mov	r1, r0
 8006e18:	6818      	ldr	r0, [r3, #0]
 8006e1a:	f000 b825 	b.w	8006e68 <_malloc_r>
 8006e1e:	bf00      	nop
 8006e20:	20000074 	.word	0x20000074

08006e24 <sbrk_aligned>:
 8006e24:	b570      	push	{r4, r5, r6, lr}
 8006e26:	4e0f      	ldr	r6, [pc, #60]	@ (8006e64 <sbrk_aligned+0x40>)
 8006e28:	460c      	mov	r4, r1
 8006e2a:	6831      	ldr	r1, [r6, #0]
 8006e2c:	4605      	mov	r5, r0
 8006e2e:	b911      	cbnz	r1, 8006e36 <sbrk_aligned+0x12>
 8006e30:	f000 fe46 	bl	8007ac0 <_sbrk_r>
 8006e34:	6030      	str	r0, [r6, #0]
 8006e36:	4621      	mov	r1, r4
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f000 fe41 	bl	8007ac0 <_sbrk_r>
 8006e3e:	1c43      	adds	r3, r0, #1
 8006e40:	d103      	bne.n	8006e4a <sbrk_aligned+0x26>
 8006e42:	f04f 34ff 	mov.w	r4, #4294967295
 8006e46:	4620      	mov	r0, r4
 8006e48:	bd70      	pop	{r4, r5, r6, pc}
 8006e4a:	1cc4      	adds	r4, r0, #3
 8006e4c:	f024 0403 	bic.w	r4, r4, #3
 8006e50:	42a0      	cmp	r0, r4
 8006e52:	d0f8      	beq.n	8006e46 <sbrk_aligned+0x22>
 8006e54:	1a21      	subs	r1, r4, r0
 8006e56:	4628      	mov	r0, r5
 8006e58:	f000 fe32 	bl	8007ac0 <_sbrk_r>
 8006e5c:	3001      	adds	r0, #1
 8006e5e:	d1f2      	bne.n	8006e46 <sbrk_aligned+0x22>
 8006e60:	e7ef      	b.n	8006e42 <sbrk_aligned+0x1e>
 8006e62:	bf00      	nop
 8006e64:	200004c8 	.word	0x200004c8

08006e68 <_malloc_r>:
 8006e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e6c:	1ccd      	adds	r5, r1, #3
 8006e6e:	f025 0503 	bic.w	r5, r5, #3
 8006e72:	3508      	adds	r5, #8
 8006e74:	2d0c      	cmp	r5, #12
 8006e76:	bf38      	it	cc
 8006e78:	250c      	movcc	r5, #12
 8006e7a:	2d00      	cmp	r5, #0
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	db01      	blt.n	8006e84 <_malloc_r+0x1c>
 8006e80:	42a9      	cmp	r1, r5
 8006e82:	d904      	bls.n	8006e8e <_malloc_r+0x26>
 8006e84:	230c      	movs	r3, #12
 8006e86:	6033      	str	r3, [r6, #0]
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f64 <_malloc_r+0xfc>
 8006e92:	f000 f869 	bl	8006f68 <__malloc_lock>
 8006e96:	f8d8 3000 	ldr.w	r3, [r8]
 8006e9a:	461c      	mov	r4, r3
 8006e9c:	bb44      	cbnz	r4, 8006ef0 <_malloc_r+0x88>
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	4630      	mov	r0, r6
 8006ea2:	f7ff ffbf 	bl	8006e24 <sbrk_aligned>
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	4604      	mov	r4, r0
 8006eaa:	d158      	bne.n	8006f5e <_malloc_r+0xf6>
 8006eac:	f8d8 4000 	ldr.w	r4, [r8]
 8006eb0:	4627      	mov	r7, r4
 8006eb2:	2f00      	cmp	r7, #0
 8006eb4:	d143      	bne.n	8006f3e <_malloc_r+0xd6>
 8006eb6:	2c00      	cmp	r4, #0
 8006eb8:	d04b      	beq.n	8006f52 <_malloc_r+0xea>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	4639      	mov	r1, r7
 8006ebe:	4630      	mov	r0, r6
 8006ec0:	eb04 0903 	add.w	r9, r4, r3
 8006ec4:	f000 fdfc 	bl	8007ac0 <_sbrk_r>
 8006ec8:	4581      	cmp	r9, r0
 8006eca:	d142      	bne.n	8006f52 <_malloc_r+0xea>
 8006ecc:	6821      	ldr	r1, [r4, #0]
 8006ece:	1a6d      	subs	r5, r5, r1
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	f7ff ffa6 	bl	8006e24 <sbrk_aligned>
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d03a      	beq.n	8006f52 <_malloc_r+0xea>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	442b      	add	r3, r5
 8006ee0:	6023      	str	r3, [r4, #0]
 8006ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	bb62      	cbnz	r2, 8006f44 <_malloc_r+0xdc>
 8006eea:	f8c8 7000 	str.w	r7, [r8]
 8006eee:	e00f      	b.n	8006f10 <_malloc_r+0xa8>
 8006ef0:	6822      	ldr	r2, [r4, #0]
 8006ef2:	1b52      	subs	r2, r2, r5
 8006ef4:	d420      	bmi.n	8006f38 <_malloc_r+0xd0>
 8006ef6:	2a0b      	cmp	r2, #11
 8006ef8:	d917      	bls.n	8006f2a <_malloc_r+0xc2>
 8006efa:	1961      	adds	r1, r4, r5
 8006efc:	42a3      	cmp	r3, r4
 8006efe:	6025      	str	r5, [r4, #0]
 8006f00:	bf18      	it	ne
 8006f02:	6059      	strne	r1, [r3, #4]
 8006f04:	6863      	ldr	r3, [r4, #4]
 8006f06:	bf08      	it	eq
 8006f08:	f8c8 1000 	streq.w	r1, [r8]
 8006f0c:	5162      	str	r2, [r4, r5]
 8006f0e:	604b      	str	r3, [r1, #4]
 8006f10:	4630      	mov	r0, r6
 8006f12:	f000 f82f 	bl	8006f74 <__malloc_unlock>
 8006f16:	f104 000b 	add.w	r0, r4, #11
 8006f1a:	1d23      	adds	r3, r4, #4
 8006f1c:	f020 0007 	bic.w	r0, r0, #7
 8006f20:	1ac2      	subs	r2, r0, r3
 8006f22:	bf1c      	itt	ne
 8006f24:	1a1b      	subne	r3, r3, r0
 8006f26:	50a3      	strne	r3, [r4, r2]
 8006f28:	e7af      	b.n	8006e8a <_malloc_r+0x22>
 8006f2a:	6862      	ldr	r2, [r4, #4]
 8006f2c:	42a3      	cmp	r3, r4
 8006f2e:	bf0c      	ite	eq
 8006f30:	f8c8 2000 	streq.w	r2, [r8]
 8006f34:	605a      	strne	r2, [r3, #4]
 8006f36:	e7eb      	b.n	8006f10 <_malloc_r+0xa8>
 8006f38:	4623      	mov	r3, r4
 8006f3a:	6864      	ldr	r4, [r4, #4]
 8006f3c:	e7ae      	b.n	8006e9c <_malloc_r+0x34>
 8006f3e:	463c      	mov	r4, r7
 8006f40:	687f      	ldr	r7, [r7, #4]
 8006f42:	e7b6      	b.n	8006eb2 <_malloc_r+0x4a>
 8006f44:	461a      	mov	r2, r3
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	42a3      	cmp	r3, r4
 8006f4a:	d1fb      	bne.n	8006f44 <_malloc_r+0xdc>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	6053      	str	r3, [r2, #4]
 8006f50:	e7de      	b.n	8006f10 <_malloc_r+0xa8>
 8006f52:	230c      	movs	r3, #12
 8006f54:	6033      	str	r3, [r6, #0]
 8006f56:	4630      	mov	r0, r6
 8006f58:	f000 f80c 	bl	8006f74 <__malloc_unlock>
 8006f5c:	e794      	b.n	8006e88 <_malloc_r+0x20>
 8006f5e:	6005      	str	r5, [r0, #0]
 8006f60:	e7d6      	b.n	8006f10 <_malloc_r+0xa8>
 8006f62:	bf00      	nop
 8006f64:	200004cc 	.word	0x200004cc

08006f68 <__malloc_lock>:
 8006f68:	4801      	ldr	r0, [pc, #4]	@ (8006f70 <__malloc_lock+0x8>)
 8006f6a:	f7ff b8b8 	b.w	80060de <__retarget_lock_acquire_recursive>
 8006f6e:	bf00      	nop
 8006f70:	200004c4 	.word	0x200004c4

08006f74 <__malloc_unlock>:
 8006f74:	4801      	ldr	r0, [pc, #4]	@ (8006f7c <__malloc_unlock+0x8>)
 8006f76:	f7ff b8b3 	b.w	80060e0 <__retarget_lock_release_recursive>
 8006f7a:	bf00      	nop
 8006f7c:	200004c4 	.word	0x200004c4

08006f80 <_Balloc>:
 8006f80:	b570      	push	{r4, r5, r6, lr}
 8006f82:	69c6      	ldr	r6, [r0, #28]
 8006f84:	4604      	mov	r4, r0
 8006f86:	460d      	mov	r5, r1
 8006f88:	b976      	cbnz	r6, 8006fa8 <_Balloc+0x28>
 8006f8a:	2010      	movs	r0, #16
 8006f8c:	f7ff ff42 	bl	8006e14 <malloc>
 8006f90:	4602      	mov	r2, r0
 8006f92:	61e0      	str	r0, [r4, #28]
 8006f94:	b920      	cbnz	r0, 8006fa0 <_Balloc+0x20>
 8006f96:	4b18      	ldr	r3, [pc, #96]	@ (8006ff8 <_Balloc+0x78>)
 8006f98:	4818      	ldr	r0, [pc, #96]	@ (8006ffc <_Balloc+0x7c>)
 8006f9a:	216b      	movs	r1, #107	@ 0x6b
 8006f9c:	f000 fdae 	bl	8007afc <__assert_func>
 8006fa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006fa4:	6006      	str	r6, [r0, #0]
 8006fa6:	60c6      	str	r6, [r0, #12]
 8006fa8:	69e6      	ldr	r6, [r4, #28]
 8006faa:	68f3      	ldr	r3, [r6, #12]
 8006fac:	b183      	cbz	r3, 8006fd0 <_Balloc+0x50>
 8006fae:	69e3      	ldr	r3, [r4, #28]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006fb6:	b9b8      	cbnz	r0, 8006fe8 <_Balloc+0x68>
 8006fb8:	2101      	movs	r1, #1
 8006fba:	fa01 f605 	lsl.w	r6, r1, r5
 8006fbe:	1d72      	adds	r2, r6, #5
 8006fc0:	0092      	lsls	r2, r2, #2
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f000 fdb8 	bl	8007b38 <_calloc_r>
 8006fc8:	b160      	cbz	r0, 8006fe4 <_Balloc+0x64>
 8006fca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006fce:	e00e      	b.n	8006fee <_Balloc+0x6e>
 8006fd0:	2221      	movs	r2, #33	@ 0x21
 8006fd2:	2104      	movs	r1, #4
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	f000 fdaf 	bl	8007b38 <_calloc_r>
 8006fda:	69e3      	ldr	r3, [r4, #28]
 8006fdc:	60f0      	str	r0, [r6, #12]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1e4      	bne.n	8006fae <_Balloc+0x2e>
 8006fe4:	2000      	movs	r0, #0
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	6802      	ldr	r2, [r0, #0]
 8006fea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006fee:	2300      	movs	r3, #0
 8006ff0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ff4:	e7f7      	b.n	8006fe6 <_Balloc+0x66>
 8006ff6:	bf00      	nop
 8006ff8:	080081f1 	.word	0x080081f1
 8006ffc:	08008271 	.word	0x08008271

08007000 <_Bfree>:
 8007000:	b570      	push	{r4, r5, r6, lr}
 8007002:	69c6      	ldr	r6, [r0, #28]
 8007004:	4605      	mov	r5, r0
 8007006:	460c      	mov	r4, r1
 8007008:	b976      	cbnz	r6, 8007028 <_Bfree+0x28>
 800700a:	2010      	movs	r0, #16
 800700c:	f7ff ff02 	bl	8006e14 <malloc>
 8007010:	4602      	mov	r2, r0
 8007012:	61e8      	str	r0, [r5, #28]
 8007014:	b920      	cbnz	r0, 8007020 <_Bfree+0x20>
 8007016:	4b09      	ldr	r3, [pc, #36]	@ (800703c <_Bfree+0x3c>)
 8007018:	4809      	ldr	r0, [pc, #36]	@ (8007040 <_Bfree+0x40>)
 800701a:	218f      	movs	r1, #143	@ 0x8f
 800701c:	f000 fd6e 	bl	8007afc <__assert_func>
 8007020:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007024:	6006      	str	r6, [r0, #0]
 8007026:	60c6      	str	r6, [r0, #12]
 8007028:	b13c      	cbz	r4, 800703a <_Bfree+0x3a>
 800702a:	69eb      	ldr	r3, [r5, #28]
 800702c:	6862      	ldr	r2, [r4, #4]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007034:	6021      	str	r1, [r4, #0]
 8007036:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	080081f1 	.word	0x080081f1
 8007040:	08008271 	.word	0x08008271

08007044 <__multadd>:
 8007044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007048:	690d      	ldr	r5, [r1, #16]
 800704a:	4607      	mov	r7, r0
 800704c:	460c      	mov	r4, r1
 800704e:	461e      	mov	r6, r3
 8007050:	f101 0c14 	add.w	ip, r1, #20
 8007054:	2000      	movs	r0, #0
 8007056:	f8dc 3000 	ldr.w	r3, [ip]
 800705a:	b299      	uxth	r1, r3
 800705c:	fb02 6101 	mla	r1, r2, r1, r6
 8007060:	0c1e      	lsrs	r6, r3, #16
 8007062:	0c0b      	lsrs	r3, r1, #16
 8007064:	fb02 3306 	mla	r3, r2, r6, r3
 8007068:	b289      	uxth	r1, r1
 800706a:	3001      	adds	r0, #1
 800706c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007070:	4285      	cmp	r5, r0
 8007072:	f84c 1b04 	str.w	r1, [ip], #4
 8007076:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800707a:	dcec      	bgt.n	8007056 <__multadd+0x12>
 800707c:	b30e      	cbz	r6, 80070c2 <__multadd+0x7e>
 800707e:	68a3      	ldr	r3, [r4, #8]
 8007080:	42ab      	cmp	r3, r5
 8007082:	dc19      	bgt.n	80070b8 <__multadd+0x74>
 8007084:	6861      	ldr	r1, [r4, #4]
 8007086:	4638      	mov	r0, r7
 8007088:	3101      	adds	r1, #1
 800708a:	f7ff ff79 	bl	8006f80 <_Balloc>
 800708e:	4680      	mov	r8, r0
 8007090:	b928      	cbnz	r0, 800709e <__multadd+0x5a>
 8007092:	4602      	mov	r2, r0
 8007094:	4b0c      	ldr	r3, [pc, #48]	@ (80070c8 <__multadd+0x84>)
 8007096:	480d      	ldr	r0, [pc, #52]	@ (80070cc <__multadd+0x88>)
 8007098:	21ba      	movs	r1, #186	@ 0xba
 800709a:	f000 fd2f 	bl	8007afc <__assert_func>
 800709e:	6922      	ldr	r2, [r4, #16]
 80070a0:	3202      	adds	r2, #2
 80070a2:	f104 010c 	add.w	r1, r4, #12
 80070a6:	0092      	lsls	r2, r2, #2
 80070a8:	300c      	adds	r0, #12
 80070aa:	f000 fd19 	bl	8007ae0 <memcpy>
 80070ae:	4621      	mov	r1, r4
 80070b0:	4638      	mov	r0, r7
 80070b2:	f7ff ffa5 	bl	8007000 <_Bfree>
 80070b6:	4644      	mov	r4, r8
 80070b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80070bc:	3501      	adds	r5, #1
 80070be:	615e      	str	r6, [r3, #20]
 80070c0:	6125      	str	r5, [r4, #16]
 80070c2:	4620      	mov	r0, r4
 80070c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070c8:	08008260 	.word	0x08008260
 80070cc:	08008271 	.word	0x08008271

080070d0 <__hi0bits>:
 80070d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80070d4:	4603      	mov	r3, r0
 80070d6:	bf36      	itet	cc
 80070d8:	0403      	lslcc	r3, r0, #16
 80070da:	2000      	movcs	r0, #0
 80070dc:	2010      	movcc	r0, #16
 80070de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070e2:	bf3c      	itt	cc
 80070e4:	021b      	lslcc	r3, r3, #8
 80070e6:	3008      	addcc	r0, #8
 80070e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070ec:	bf3c      	itt	cc
 80070ee:	011b      	lslcc	r3, r3, #4
 80070f0:	3004      	addcc	r0, #4
 80070f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f6:	bf3c      	itt	cc
 80070f8:	009b      	lslcc	r3, r3, #2
 80070fa:	3002      	addcc	r0, #2
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	db05      	blt.n	800710c <__hi0bits+0x3c>
 8007100:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007104:	f100 0001 	add.w	r0, r0, #1
 8007108:	bf08      	it	eq
 800710a:	2020      	moveq	r0, #32
 800710c:	4770      	bx	lr

0800710e <__lo0bits>:
 800710e:	6803      	ldr	r3, [r0, #0]
 8007110:	4602      	mov	r2, r0
 8007112:	f013 0007 	ands.w	r0, r3, #7
 8007116:	d00b      	beq.n	8007130 <__lo0bits+0x22>
 8007118:	07d9      	lsls	r1, r3, #31
 800711a:	d421      	bmi.n	8007160 <__lo0bits+0x52>
 800711c:	0798      	lsls	r0, r3, #30
 800711e:	bf49      	itett	mi
 8007120:	085b      	lsrmi	r3, r3, #1
 8007122:	089b      	lsrpl	r3, r3, #2
 8007124:	2001      	movmi	r0, #1
 8007126:	6013      	strmi	r3, [r2, #0]
 8007128:	bf5c      	itt	pl
 800712a:	6013      	strpl	r3, [r2, #0]
 800712c:	2002      	movpl	r0, #2
 800712e:	4770      	bx	lr
 8007130:	b299      	uxth	r1, r3
 8007132:	b909      	cbnz	r1, 8007138 <__lo0bits+0x2a>
 8007134:	0c1b      	lsrs	r3, r3, #16
 8007136:	2010      	movs	r0, #16
 8007138:	b2d9      	uxtb	r1, r3
 800713a:	b909      	cbnz	r1, 8007140 <__lo0bits+0x32>
 800713c:	3008      	adds	r0, #8
 800713e:	0a1b      	lsrs	r3, r3, #8
 8007140:	0719      	lsls	r1, r3, #28
 8007142:	bf04      	itt	eq
 8007144:	091b      	lsreq	r3, r3, #4
 8007146:	3004      	addeq	r0, #4
 8007148:	0799      	lsls	r1, r3, #30
 800714a:	bf04      	itt	eq
 800714c:	089b      	lsreq	r3, r3, #2
 800714e:	3002      	addeq	r0, #2
 8007150:	07d9      	lsls	r1, r3, #31
 8007152:	d403      	bmi.n	800715c <__lo0bits+0x4e>
 8007154:	085b      	lsrs	r3, r3, #1
 8007156:	f100 0001 	add.w	r0, r0, #1
 800715a:	d003      	beq.n	8007164 <__lo0bits+0x56>
 800715c:	6013      	str	r3, [r2, #0]
 800715e:	4770      	bx	lr
 8007160:	2000      	movs	r0, #0
 8007162:	4770      	bx	lr
 8007164:	2020      	movs	r0, #32
 8007166:	4770      	bx	lr

08007168 <__i2b>:
 8007168:	b510      	push	{r4, lr}
 800716a:	460c      	mov	r4, r1
 800716c:	2101      	movs	r1, #1
 800716e:	f7ff ff07 	bl	8006f80 <_Balloc>
 8007172:	4602      	mov	r2, r0
 8007174:	b928      	cbnz	r0, 8007182 <__i2b+0x1a>
 8007176:	4b05      	ldr	r3, [pc, #20]	@ (800718c <__i2b+0x24>)
 8007178:	4805      	ldr	r0, [pc, #20]	@ (8007190 <__i2b+0x28>)
 800717a:	f240 1145 	movw	r1, #325	@ 0x145
 800717e:	f000 fcbd 	bl	8007afc <__assert_func>
 8007182:	2301      	movs	r3, #1
 8007184:	6144      	str	r4, [r0, #20]
 8007186:	6103      	str	r3, [r0, #16]
 8007188:	bd10      	pop	{r4, pc}
 800718a:	bf00      	nop
 800718c:	08008260 	.word	0x08008260
 8007190:	08008271 	.word	0x08008271

08007194 <__multiply>:
 8007194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007198:	4614      	mov	r4, r2
 800719a:	690a      	ldr	r2, [r1, #16]
 800719c:	6923      	ldr	r3, [r4, #16]
 800719e:	429a      	cmp	r2, r3
 80071a0:	bfa8      	it	ge
 80071a2:	4623      	movge	r3, r4
 80071a4:	460f      	mov	r7, r1
 80071a6:	bfa4      	itt	ge
 80071a8:	460c      	movge	r4, r1
 80071aa:	461f      	movge	r7, r3
 80071ac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80071b0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80071b4:	68a3      	ldr	r3, [r4, #8]
 80071b6:	6861      	ldr	r1, [r4, #4]
 80071b8:	eb0a 0609 	add.w	r6, sl, r9
 80071bc:	42b3      	cmp	r3, r6
 80071be:	b085      	sub	sp, #20
 80071c0:	bfb8      	it	lt
 80071c2:	3101      	addlt	r1, #1
 80071c4:	f7ff fedc 	bl	8006f80 <_Balloc>
 80071c8:	b930      	cbnz	r0, 80071d8 <__multiply+0x44>
 80071ca:	4602      	mov	r2, r0
 80071cc:	4b44      	ldr	r3, [pc, #272]	@ (80072e0 <__multiply+0x14c>)
 80071ce:	4845      	ldr	r0, [pc, #276]	@ (80072e4 <__multiply+0x150>)
 80071d0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80071d4:	f000 fc92 	bl	8007afc <__assert_func>
 80071d8:	f100 0514 	add.w	r5, r0, #20
 80071dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80071e0:	462b      	mov	r3, r5
 80071e2:	2200      	movs	r2, #0
 80071e4:	4543      	cmp	r3, r8
 80071e6:	d321      	bcc.n	800722c <__multiply+0x98>
 80071e8:	f107 0114 	add.w	r1, r7, #20
 80071ec:	f104 0214 	add.w	r2, r4, #20
 80071f0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80071f4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80071f8:	9302      	str	r3, [sp, #8]
 80071fa:	1b13      	subs	r3, r2, r4
 80071fc:	3b15      	subs	r3, #21
 80071fe:	f023 0303 	bic.w	r3, r3, #3
 8007202:	3304      	adds	r3, #4
 8007204:	f104 0715 	add.w	r7, r4, #21
 8007208:	42ba      	cmp	r2, r7
 800720a:	bf38      	it	cc
 800720c:	2304      	movcc	r3, #4
 800720e:	9301      	str	r3, [sp, #4]
 8007210:	9b02      	ldr	r3, [sp, #8]
 8007212:	9103      	str	r1, [sp, #12]
 8007214:	428b      	cmp	r3, r1
 8007216:	d80c      	bhi.n	8007232 <__multiply+0x9e>
 8007218:	2e00      	cmp	r6, #0
 800721a:	dd03      	ble.n	8007224 <__multiply+0x90>
 800721c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007220:	2b00      	cmp	r3, #0
 8007222:	d05b      	beq.n	80072dc <__multiply+0x148>
 8007224:	6106      	str	r6, [r0, #16]
 8007226:	b005      	add	sp, #20
 8007228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722c:	f843 2b04 	str.w	r2, [r3], #4
 8007230:	e7d8      	b.n	80071e4 <__multiply+0x50>
 8007232:	f8b1 a000 	ldrh.w	sl, [r1]
 8007236:	f1ba 0f00 	cmp.w	sl, #0
 800723a:	d024      	beq.n	8007286 <__multiply+0xf2>
 800723c:	f104 0e14 	add.w	lr, r4, #20
 8007240:	46a9      	mov	r9, r5
 8007242:	f04f 0c00 	mov.w	ip, #0
 8007246:	f85e 7b04 	ldr.w	r7, [lr], #4
 800724a:	f8d9 3000 	ldr.w	r3, [r9]
 800724e:	fa1f fb87 	uxth.w	fp, r7
 8007252:	b29b      	uxth	r3, r3
 8007254:	fb0a 330b 	mla	r3, sl, fp, r3
 8007258:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800725c:	f8d9 7000 	ldr.w	r7, [r9]
 8007260:	4463      	add	r3, ip
 8007262:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007266:	fb0a c70b 	mla	r7, sl, fp, ip
 800726a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800726e:	b29b      	uxth	r3, r3
 8007270:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007274:	4572      	cmp	r2, lr
 8007276:	f849 3b04 	str.w	r3, [r9], #4
 800727a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800727e:	d8e2      	bhi.n	8007246 <__multiply+0xb2>
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	f845 c003 	str.w	ip, [r5, r3]
 8007286:	9b03      	ldr	r3, [sp, #12]
 8007288:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800728c:	3104      	adds	r1, #4
 800728e:	f1b9 0f00 	cmp.w	r9, #0
 8007292:	d021      	beq.n	80072d8 <__multiply+0x144>
 8007294:	682b      	ldr	r3, [r5, #0]
 8007296:	f104 0c14 	add.w	ip, r4, #20
 800729a:	46ae      	mov	lr, r5
 800729c:	f04f 0a00 	mov.w	sl, #0
 80072a0:	f8bc b000 	ldrh.w	fp, [ip]
 80072a4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80072a8:	fb09 770b 	mla	r7, r9, fp, r7
 80072ac:	4457      	add	r7, sl
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80072b4:	f84e 3b04 	str.w	r3, [lr], #4
 80072b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072c0:	f8be 3000 	ldrh.w	r3, [lr]
 80072c4:	fb09 330a 	mla	r3, r9, sl, r3
 80072c8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80072cc:	4562      	cmp	r2, ip
 80072ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072d2:	d8e5      	bhi.n	80072a0 <__multiply+0x10c>
 80072d4:	9f01      	ldr	r7, [sp, #4]
 80072d6:	51eb      	str	r3, [r5, r7]
 80072d8:	3504      	adds	r5, #4
 80072da:	e799      	b.n	8007210 <__multiply+0x7c>
 80072dc:	3e01      	subs	r6, #1
 80072de:	e79b      	b.n	8007218 <__multiply+0x84>
 80072e0:	08008260 	.word	0x08008260
 80072e4:	08008271 	.word	0x08008271

080072e8 <__pow5mult>:
 80072e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072ec:	4615      	mov	r5, r2
 80072ee:	f012 0203 	ands.w	r2, r2, #3
 80072f2:	4607      	mov	r7, r0
 80072f4:	460e      	mov	r6, r1
 80072f6:	d007      	beq.n	8007308 <__pow5mult+0x20>
 80072f8:	4c25      	ldr	r4, [pc, #148]	@ (8007390 <__pow5mult+0xa8>)
 80072fa:	3a01      	subs	r2, #1
 80072fc:	2300      	movs	r3, #0
 80072fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007302:	f7ff fe9f 	bl	8007044 <__multadd>
 8007306:	4606      	mov	r6, r0
 8007308:	10ad      	asrs	r5, r5, #2
 800730a:	d03d      	beq.n	8007388 <__pow5mult+0xa0>
 800730c:	69fc      	ldr	r4, [r7, #28]
 800730e:	b97c      	cbnz	r4, 8007330 <__pow5mult+0x48>
 8007310:	2010      	movs	r0, #16
 8007312:	f7ff fd7f 	bl	8006e14 <malloc>
 8007316:	4602      	mov	r2, r0
 8007318:	61f8      	str	r0, [r7, #28]
 800731a:	b928      	cbnz	r0, 8007328 <__pow5mult+0x40>
 800731c:	4b1d      	ldr	r3, [pc, #116]	@ (8007394 <__pow5mult+0xac>)
 800731e:	481e      	ldr	r0, [pc, #120]	@ (8007398 <__pow5mult+0xb0>)
 8007320:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007324:	f000 fbea 	bl	8007afc <__assert_func>
 8007328:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800732c:	6004      	str	r4, [r0, #0]
 800732e:	60c4      	str	r4, [r0, #12]
 8007330:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007334:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007338:	b94c      	cbnz	r4, 800734e <__pow5mult+0x66>
 800733a:	f240 2171 	movw	r1, #625	@ 0x271
 800733e:	4638      	mov	r0, r7
 8007340:	f7ff ff12 	bl	8007168 <__i2b>
 8007344:	2300      	movs	r3, #0
 8007346:	f8c8 0008 	str.w	r0, [r8, #8]
 800734a:	4604      	mov	r4, r0
 800734c:	6003      	str	r3, [r0, #0]
 800734e:	f04f 0900 	mov.w	r9, #0
 8007352:	07eb      	lsls	r3, r5, #31
 8007354:	d50a      	bpl.n	800736c <__pow5mult+0x84>
 8007356:	4631      	mov	r1, r6
 8007358:	4622      	mov	r2, r4
 800735a:	4638      	mov	r0, r7
 800735c:	f7ff ff1a 	bl	8007194 <__multiply>
 8007360:	4631      	mov	r1, r6
 8007362:	4680      	mov	r8, r0
 8007364:	4638      	mov	r0, r7
 8007366:	f7ff fe4b 	bl	8007000 <_Bfree>
 800736a:	4646      	mov	r6, r8
 800736c:	106d      	asrs	r5, r5, #1
 800736e:	d00b      	beq.n	8007388 <__pow5mult+0xa0>
 8007370:	6820      	ldr	r0, [r4, #0]
 8007372:	b938      	cbnz	r0, 8007384 <__pow5mult+0x9c>
 8007374:	4622      	mov	r2, r4
 8007376:	4621      	mov	r1, r4
 8007378:	4638      	mov	r0, r7
 800737a:	f7ff ff0b 	bl	8007194 <__multiply>
 800737e:	6020      	str	r0, [r4, #0]
 8007380:	f8c0 9000 	str.w	r9, [r0]
 8007384:	4604      	mov	r4, r0
 8007386:	e7e4      	b.n	8007352 <__pow5mult+0x6a>
 8007388:	4630      	mov	r0, r6
 800738a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800738e:	bf00      	nop
 8007390:	080082cc 	.word	0x080082cc
 8007394:	080081f1 	.word	0x080081f1
 8007398:	08008271 	.word	0x08008271

0800739c <__lshift>:
 800739c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073a0:	460c      	mov	r4, r1
 80073a2:	6849      	ldr	r1, [r1, #4]
 80073a4:	6923      	ldr	r3, [r4, #16]
 80073a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80073aa:	68a3      	ldr	r3, [r4, #8]
 80073ac:	4607      	mov	r7, r0
 80073ae:	4691      	mov	r9, r2
 80073b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80073b4:	f108 0601 	add.w	r6, r8, #1
 80073b8:	42b3      	cmp	r3, r6
 80073ba:	db0b      	blt.n	80073d4 <__lshift+0x38>
 80073bc:	4638      	mov	r0, r7
 80073be:	f7ff fddf 	bl	8006f80 <_Balloc>
 80073c2:	4605      	mov	r5, r0
 80073c4:	b948      	cbnz	r0, 80073da <__lshift+0x3e>
 80073c6:	4602      	mov	r2, r0
 80073c8:	4b28      	ldr	r3, [pc, #160]	@ (800746c <__lshift+0xd0>)
 80073ca:	4829      	ldr	r0, [pc, #164]	@ (8007470 <__lshift+0xd4>)
 80073cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80073d0:	f000 fb94 	bl	8007afc <__assert_func>
 80073d4:	3101      	adds	r1, #1
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	e7ee      	b.n	80073b8 <__lshift+0x1c>
 80073da:	2300      	movs	r3, #0
 80073dc:	f100 0114 	add.w	r1, r0, #20
 80073e0:	f100 0210 	add.w	r2, r0, #16
 80073e4:	4618      	mov	r0, r3
 80073e6:	4553      	cmp	r3, sl
 80073e8:	db33      	blt.n	8007452 <__lshift+0xb6>
 80073ea:	6920      	ldr	r0, [r4, #16]
 80073ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073f0:	f104 0314 	add.w	r3, r4, #20
 80073f4:	f019 091f 	ands.w	r9, r9, #31
 80073f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007400:	d02b      	beq.n	800745a <__lshift+0xbe>
 8007402:	f1c9 0e20 	rsb	lr, r9, #32
 8007406:	468a      	mov	sl, r1
 8007408:	2200      	movs	r2, #0
 800740a:	6818      	ldr	r0, [r3, #0]
 800740c:	fa00 f009 	lsl.w	r0, r0, r9
 8007410:	4310      	orrs	r0, r2
 8007412:	f84a 0b04 	str.w	r0, [sl], #4
 8007416:	f853 2b04 	ldr.w	r2, [r3], #4
 800741a:	459c      	cmp	ip, r3
 800741c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007420:	d8f3      	bhi.n	800740a <__lshift+0x6e>
 8007422:	ebac 0304 	sub.w	r3, ip, r4
 8007426:	3b15      	subs	r3, #21
 8007428:	f023 0303 	bic.w	r3, r3, #3
 800742c:	3304      	adds	r3, #4
 800742e:	f104 0015 	add.w	r0, r4, #21
 8007432:	4584      	cmp	ip, r0
 8007434:	bf38      	it	cc
 8007436:	2304      	movcc	r3, #4
 8007438:	50ca      	str	r2, [r1, r3]
 800743a:	b10a      	cbz	r2, 8007440 <__lshift+0xa4>
 800743c:	f108 0602 	add.w	r6, r8, #2
 8007440:	3e01      	subs	r6, #1
 8007442:	4638      	mov	r0, r7
 8007444:	612e      	str	r6, [r5, #16]
 8007446:	4621      	mov	r1, r4
 8007448:	f7ff fdda 	bl	8007000 <_Bfree>
 800744c:	4628      	mov	r0, r5
 800744e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007452:	f842 0f04 	str.w	r0, [r2, #4]!
 8007456:	3301      	adds	r3, #1
 8007458:	e7c5      	b.n	80073e6 <__lshift+0x4a>
 800745a:	3904      	subs	r1, #4
 800745c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007460:	f841 2f04 	str.w	r2, [r1, #4]!
 8007464:	459c      	cmp	ip, r3
 8007466:	d8f9      	bhi.n	800745c <__lshift+0xc0>
 8007468:	e7ea      	b.n	8007440 <__lshift+0xa4>
 800746a:	bf00      	nop
 800746c:	08008260 	.word	0x08008260
 8007470:	08008271 	.word	0x08008271

08007474 <__mcmp>:
 8007474:	690a      	ldr	r2, [r1, #16]
 8007476:	4603      	mov	r3, r0
 8007478:	6900      	ldr	r0, [r0, #16]
 800747a:	1a80      	subs	r0, r0, r2
 800747c:	b530      	push	{r4, r5, lr}
 800747e:	d10e      	bne.n	800749e <__mcmp+0x2a>
 8007480:	3314      	adds	r3, #20
 8007482:	3114      	adds	r1, #20
 8007484:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007488:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800748c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007490:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007494:	4295      	cmp	r5, r2
 8007496:	d003      	beq.n	80074a0 <__mcmp+0x2c>
 8007498:	d205      	bcs.n	80074a6 <__mcmp+0x32>
 800749a:	f04f 30ff 	mov.w	r0, #4294967295
 800749e:	bd30      	pop	{r4, r5, pc}
 80074a0:	42a3      	cmp	r3, r4
 80074a2:	d3f3      	bcc.n	800748c <__mcmp+0x18>
 80074a4:	e7fb      	b.n	800749e <__mcmp+0x2a>
 80074a6:	2001      	movs	r0, #1
 80074a8:	e7f9      	b.n	800749e <__mcmp+0x2a>
	...

080074ac <__mdiff>:
 80074ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b0:	4689      	mov	r9, r1
 80074b2:	4606      	mov	r6, r0
 80074b4:	4611      	mov	r1, r2
 80074b6:	4648      	mov	r0, r9
 80074b8:	4614      	mov	r4, r2
 80074ba:	f7ff ffdb 	bl	8007474 <__mcmp>
 80074be:	1e05      	subs	r5, r0, #0
 80074c0:	d112      	bne.n	80074e8 <__mdiff+0x3c>
 80074c2:	4629      	mov	r1, r5
 80074c4:	4630      	mov	r0, r6
 80074c6:	f7ff fd5b 	bl	8006f80 <_Balloc>
 80074ca:	4602      	mov	r2, r0
 80074cc:	b928      	cbnz	r0, 80074da <__mdiff+0x2e>
 80074ce:	4b3f      	ldr	r3, [pc, #252]	@ (80075cc <__mdiff+0x120>)
 80074d0:	f240 2137 	movw	r1, #567	@ 0x237
 80074d4:	483e      	ldr	r0, [pc, #248]	@ (80075d0 <__mdiff+0x124>)
 80074d6:	f000 fb11 	bl	8007afc <__assert_func>
 80074da:	2301      	movs	r3, #1
 80074dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80074e0:	4610      	mov	r0, r2
 80074e2:	b003      	add	sp, #12
 80074e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e8:	bfbc      	itt	lt
 80074ea:	464b      	movlt	r3, r9
 80074ec:	46a1      	movlt	r9, r4
 80074ee:	4630      	mov	r0, r6
 80074f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80074f4:	bfba      	itte	lt
 80074f6:	461c      	movlt	r4, r3
 80074f8:	2501      	movlt	r5, #1
 80074fa:	2500      	movge	r5, #0
 80074fc:	f7ff fd40 	bl	8006f80 <_Balloc>
 8007500:	4602      	mov	r2, r0
 8007502:	b918      	cbnz	r0, 800750c <__mdiff+0x60>
 8007504:	4b31      	ldr	r3, [pc, #196]	@ (80075cc <__mdiff+0x120>)
 8007506:	f240 2145 	movw	r1, #581	@ 0x245
 800750a:	e7e3      	b.n	80074d4 <__mdiff+0x28>
 800750c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007510:	6926      	ldr	r6, [r4, #16]
 8007512:	60c5      	str	r5, [r0, #12]
 8007514:	f109 0310 	add.w	r3, r9, #16
 8007518:	f109 0514 	add.w	r5, r9, #20
 800751c:	f104 0e14 	add.w	lr, r4, #20
 8007520:	f100 0b14 	add.w	fp, r0, #20
 8007524:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007528:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800752c:	9301      	str	r3, [sp, #4]
 800752e:	46d9      	mov	r9, fp
 8007530:	f04f 0c00 	mov.w	ip, #0
 8007534:	9b01      	ldr	r3, [sp, #4]
 8007536:	f85e 0b04 	ldr.w	r0, [lr], #4
 800753a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800753e:	9301      	str	r3, [sp, #4]
 8007540:	fa1f f38a 	uxth.w	r3, sl
 8007544:	4619      	mov	r1, r3
 8007546:	b283      	uxth	r3, r0
 8007548:	1acb      	subs	r3, r1, r3
 800754a:	0c00      	lsrs	r0, r0, #16
 800754c:	4463      	add	r3, ip
 800754e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007552:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007556:	b29b      	uxth	r3, r3
 8007558:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800755c:	4576      	cmp	r6, lr
 800755e:	f849 3b04 	str.w	r3, [r9], #4
 8007562:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007566:	d8e5      	bhi.n	8007534 <__mdiff+0x88>
 8007568:	1b33      	subs	r3, r6, r4
 800756a:	3b15      	subs	r3, #21
 800756c:	f023 0303 	bic.w	r3, r3, #3
 8007570:	3415      	adds	r4, #21
 8007572:	3304      	adds	r3, #4
 8007574:	42a6      	cmp	r6, r4
 8007576:	bf38      	it	cc
 8007578:	2304      	movcc	r3, #4
 800757a:	441d      	add	r5, r3
 800757c:	445b      	add	r3, fp
 800757e:	461e      	mov	r6, r3
 8007580:	462c      	mov	r4, r5
 8007582:	4544      	cmp	r4, r8
 8007584:	d30e      	bcc.n	80075a4 <__mdiff+0xf8>
 8007586:	f108 0103 	add.w	r1, r8, #3
 800758a:	1b49      	subs	r1, r1, r5
 800758c:	f021 0103 	bic.w	r1, r1, #3
 8007590:	3d03      	subs	r5, #3
 8007592:	45a8      	cmp	r8, r5
 8007594:	bf38      	it	cc
 8007596:	2100      	movcc	r1, #0
 8007598:	440b      	add	r3, r1
 800759a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800759e:	b191      	cbz	r1, 80075c6 <__mdiff+0x11a>
 80075a0:	6117      	str	r7, [r2, #16]
 80075a2:	e79d      	b.n	80074e0 <__mdiff+0x34>
 80075a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80075a8:	46e6      	mov	lr, ip
 80075aa:	0c08      	lsrs	r0, r1, #16
 80075ac:	fa1c fc81 	uxtah	ip, ip, r1
 80075b0:	4471      	add	r1, lr
 80075b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80075b6:	b289      	uxth	r1, r1
 80075b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80075bc:	f846 1b04 	str.w	r1, [r6], #4
 80075c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80075c4:	e7dd      	b.n	8007582 <__mdiff+0xd6>
 80075c6:	3f01      	subs	r7, #1
 80075c8:	e7e7      	b.n	800759a <__mdiff+0xee>
 80075ca:	bf00      	nop
 80075cc:	08008260 	.word	0x08008260
 80075d0:	08008271 	.word	0x08008271

080075d4 <__d2b>:
 80075d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075d8:	460f      	mov	r7, r1
 80075da:	2101      	movs	r1, #1
 80075dc:	ec59 8b10 	vmov	r8, r9, d0
 80075e0:	4616      	mov	r6, r2
 80075e2:	f7ff fccd 	bl	8006f80 <_Balloc>
 80075e6:	4604      	mov	r4, r0
 80075e8:	b930      	cbnz	r0, 80075f8 <__d2b+0x24>
 80075ea:	4602      	mov	r2, r0
 80075ec:	4b23      	ldr	r3, [pc, #140]	@ (800767c <__d2b+0xa8>)
 80075ee:	4824      	ldr	r0, [pc, #144]	@ (8007680 <__d2b+0xac>)
 80075f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80075f4:	f000 fa82 	bl	8007afc <__assert_func>
 80075f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80075fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007600:	b10d      	cbz	r5, 8007606 <__d2b+0x32>
 8007602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007606:	9301      	str	r3, [sp, #4]
 8007608:	f1b8 0300 	subs.w	r3, r8, #0
 800760c:	d023      	beq.n	8007656 <__d2b+0x82>
 800760e:	4668      	mov	r0, sp
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	f7ff fd7c 	bl	800710e <__lo0bits>
 8007616:	e9dd 1200 	ldrd	r1, r2, [sp]
 800761a:	b1d0      	cbz	r0, 8007652 <__d2b+0x7e>
 800761c:	f1c0 0320 	rsb	r3, r0, #32
 8007620:	fa02 f303 	lsl.w	r3, r2, r3
 8007624:	430b      	orrs	r3, r1
 8007626:	40c2      	lsrs	r2, r0
 8007628:	6163      	str	r3, [r4, #20]
 800762a:	9201      	str	r2, [sp, #4]
 800762c:	9b01      	ldr	r3, [sp, #4]
 800762e:	61a3      	str	r3, [r4, #24]
 8007630:	2b00      	cmp	r3, #0
 8007632:	bf0c      	ite	eq
 8007634:	2201      	moveq	r2, #1
 8007636:	2202      	movne	r2, #2
 8007638:	6122      	str	r2, [r4, #16]
 800763a:	b1a5      	cbz	r5, 8007666 <__d2b+0x92>
 800763c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007640:	4405      	add	r5, r0
 8007642:	603d      	str	r5, [r7, #0]
 8007644:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007648:	6030      	str	r0, [r6, #0]
 800764a:	4620      	mov	r0, r4
 800764c:	b003      	add	sp, #12
 800764e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007652:	6161      	str	r1, [r4, #20]
 8007654:	e7ea      	b.n	800762c <__d2b+0x58>
 8007656:	a801      	add	r0, sp, #4
 8007658:	f7ff fd59 	bl	800710e <__lo0bits>
 800765c:	9b01      	ldr	r3, [sp, #4]
 800765e:	6163      	str	r3, [r4, #20]
 8007660:	3020      	adds	r0, #32
 8007662:	2201      	movs	r2, #1
 8007664:	e7e8      	b.n	8007638 <__d2b+0x64>
 8007666:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800766a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800766e:	6038      	str	r0, [r7, #0]
 8007670:	6918      	ldr	r0, [r3, #16]
 8007672:	f7ff fd2d 	bl	80070d0 <__hi0bits>
 8007676:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800767a:	e7e5      	b.n	8007648 <__d2b+0x74>
 800767c:	08008260 	.word	0x08008260
 8007680:	08008271 	.word	0x08008271

08007684 <__ssputs_r>:
 8007684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007688:	688e      	ldr	r6, [r1, #8]
 800768a:	461f      	mov	r7, r3
 800768c:	42be      	cmp	r6, r7
 800768e:	680b      	ldr	r3, [r1, #0]
 8007690:	4682      	mov	sl, r0
 8007692:	460c      	mov	r4, r1
 8007694:	4690      	mov	r8, r2
 8007696:	d82d      	bhi.n	80076f4 <__ssputs_r+0x70>
 8007698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800769c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80076a0:	d026      	beq.n	80076f0 <__ssputs_r+0x6c>
 80076a2:	6965      	ldr	r5, [r4, #20]
 80076a4:	6909      	ldr	r1, [r1, #16]
 80076a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076aa:	eba3 0901 	sub.w	r9, r3, r1
 80076ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076b2:	1c7b      	adds	r3, r7, #1
 80076b4:	444b      	add	r3, r9
 80076b6:	106d      	asrs	r5, r5, #1
 80076b8:	429d      	cmp	r5, r3
 80076ba:	bf38      	it	cc
 80076bc:	461d      	movcc	r5, r3
 80076be:	0553      	lsls	r3, r2, #21
 80076c0:	d527      	bpl.n	8007712 <__ssputs_r+0x8e>
 80076c2:	4629      	mov	r1, r5
 80076c4:	f7ff fbd0 	bl	8006e68 <_malloc_r>
 80076c8:	4606      	mov	r6, r0
 80076ca:	b360      	cbz	r0, 8007726 <__ssputs_r+0xa2>
 80076cc:	6921      	ldr	r1, [r4, #16]
 80076ce:	464a      	mov	r2, r9
 80076d0:	f000 fa06 	bl	8007ae0 <memcpy>
 80076d4:	89a3      	ldrh	r3, [r4, #12]
 80076d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80076da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076de:	81a3      	strh	r3, [r4, #12]
 80076e0:	6126      	str	r6, [r4, #16]
 80076e2:	6165      	str	r5, [r4, #20]
 80076e4:	444e      	add	r6, r9
 80076e6:	eba5 0509 	sub.w	r5, r5, r9
 80076ea:	6026      	str	r6, [r4, #0]
 80076ec:	60a5      	str	r5, [r4, #8]
 80076ee:	463e      	mov	r6, r7
 80076f0:	42be      	cmp	r6, r7
 80076f2:	d900      	bls.n	80076f6 <__ssputs_r+0x72>
 80076f4:	463e      	mov	r6, r7
 80076f6:	6820      	ldr	r0, [r4, #0]
 80076f8:	4632      	mov	r2, r6
 80076fa:	4641      	mov	r1, r8
 80076fc:	f000 f9c6 	bl	8007a8c <memmove>
 8007700:	68a3      	ldr	r3, [r4, #8]
 8007702:	1b9b      	subs	r3, r3, r6
 8007704:	60a3      	str	r3, [r4, #8]
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	4433      	add	r3, r6
 800770a:	6023      	str	r3, [r4, #0]
 800770c:	2000      	movs	r0, #0
 800770e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007712:	462a      	mov	r2, r5
 8007714:	f000 fa36 	bl	8007b84 <_realloc_r>
 8007718:	4606      	mov	r6, r0
 800771a:	2800      	cmp	r0, #0
 800771c:	d1e0      	bne.n	80076e0 <__ssputs_r+0x5c>
 800771e:	6921      	ldr	r1, [r4, #16]
 8007720:	4650      	mov	r0, sl
 8007722:	f7ff fb2d 	bl	8006d80 <_free_r>
 8007726:	230c      	movs	r3, #12
 8007728:	f8ca 3000 	str.w	r3, [sl]
 800772c:	89a3      	ldrh	r3, [r4, #12]
 800772e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007732:	81a3      	strh	r3, [r4, #12]
 8007734:	f04f 30ff 	mov.w	r0, #4294967295
 8007738:	e7e9      	b.n	800770e <__ssputs_r+0x8a>
	...

0800773c <_svfiprintf_r>:
 800773c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	4698      	mov	r8, r3
 8007742:	898b      	ldrh	r3, [r1, #12]
 8007744:	061b      	lsls	r3, r3, #24
 8007746:	b09d      	sub	sp, #116	@ 0x74
 8007748:	4607      	mov	r7, r0
 800774a:	460d      	mov	r5, r1
 800774c:	4614      	mov	r4, r2
 800774e:	d510      	bpl.n	8007772 <_svfiprintf_r+0x36>
 8007750:	690b      	ldr	r3, [r1, #16]
 8007752:	b973      	cbnz	r3, 8007772 <_svfiprintf_r+0x36>
 8007754:	2140      	movs	r1, #64	@ 0x40
 8007756:	f7ff fb87 	bl	8006e68 <_malloc_r>
 800775a:	6028      	str	r0, [r5, #0]
 800775c:	6128      	str	r0, [r5, #16]
 800775e:	b930      	cbnz	r0, 800776e <_svfiprintf_r+0x32>
 8007760:	230c      	movs	r3, #12
 8007762:	603b      	str	r3, [r7, #0]
 8007764:	f04f 30ff 	mov.w	r0, #4294967295
 8007768:	b01d      	add	sp, #116	@ 0x74
 800776a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800776e:	2340      	movs	r3, #64	@ 0x40
 8007770:	616b      	str	r3, [r5, #20]
 8007772:	2300      	movs	r3, #0
 8007774:	9309      	str	r3, [sp, #36]	@ 0x24
 8007776:	2320      	movs	r3, #32
 8007778:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800777c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007780:	2330      	movs	r3, #48	@ 0x30
 8007782:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007920 <_svfiprintf_r+0x1e4>
 8007786:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800778a:	f04f 0901 	mov.w	r9, #1
 800778e:	4623      	mov	r3, r4
 8007790:	469a      	mov	sl, r3
 8007792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007796:	b10a      	cbz	r2, 800779c <_svfiprintf_r+0x60>
 8007798:	2a25      	cmp	r2, #37	@ 0x25
 800779a:	d1f9      	bne.n	8007790 <_svfiprintf_r+0x54>
 800779c:	ebba 0b04 	subs.w	fp, sl, r4
 80077a0:	d00b      	beq.n	80077ba <_svfiprintf_r+0x7e>
 80077a2:	465b      	mov	r3, fp
 80077a4:	4622      	mov	r2, r4
 80077a6:	4629      	mov	r1, r5
 80077a8:	4638      	mov	r0, r7
 80077aa:	f7ff ff6b 	bl	8007684 <__ssputs_r>
 80077ae:	3001      	adds	r0, #1
 80077b0:	f000 80a7 	beq.w	8007902 <_svfiprintf_r+0x1c6>
 80077b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077b6:	445a      	add	r2, fp
 80077b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80077ba:	f89a 3000 	ldrb.w	r3, [sl]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	f000 809f 	beq.w	8007902 <_svfiprintf_r+0x1c6>
 80077c4:	2300      	movs	r3, #0
 80077c6:	f04f 32ff 	mov.w	r2, #4294967295
 80077ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ce:	f10a 0a01 	add.w	sl, sl, #1
 80077d2:	9304      	str	r3, [sp, #16]
 80077d4:	9307      	str	r3, [sp, #28]
 80077d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077da:	931a      	str	r3, [sp, #104]	@ 0x68
 80077dc:	4654      	mov	r4, sl
 80077de:	2205      	movs	r2, #5
 80077e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e4:	484e      	ldr	r0, [pc, #312]	@ (8007920 <_svfiprintf_r+0x1e4>)
 80077e6:	f7f8 fd13 	bl	8000210 <memchr>
 80077ea:	9a04      	ldr	r2, [sp, #16]
 80077ec:	b9d8      	cbnz	r0, 8007826 <_svfiprintf_r+0xea>
 80077ee:	06d0      	lsls	r0, r2, #27
 80077f0:	bf44      	itt	mi
 80077f2:	2320      	movmi	r3, #32
 80077f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077f8:	0711      	lsls	r1, r2, #28
 80077fa:	bf44      	itt	mi
 80077fc:	232b      	movmi	r3, #43	@ 0x2b
 80077fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007802:	f89a 3000 	ldrb.w	r3, [sl]
 8007806:	2b2a      	cmp	r3, #42	@ 0x2a
 8007808:	d015      	beq.n	8007836 <_svfiprintf_r+0xfa>
 800780a:	9a07      	ldr	r2, [sp, #28]
 800780c:	4654      	mov	r4, sl
 800780e:	2000      	movs	r0, #0
 8007810:	f04f 0c0a 	mov.w	ip, #10
 8007814:	4621      	mov	r1, r4
 8007816:	f811 3b01 	ldrb.w	r3, [r1], #1
 800781a:	3b30      	subs	r3, #48	@ 0x30
 800781c:	2b09      	cmp	r3, #9
 800781e:	d94b      	bls.n	80078b8 <_svfiprintf_r+0x17c>
 8007820:	b1b0      	cbz	r0, 8007850 <_svfiprintf_r+0x114>
 8007822:	9207      	str	r2, [sp, #28]
 8007824:	e014      	b.n	8007850 <_svfiprintf_r+0x114>
 8007826:	eba0 0308 	sub.w	r3, r0, r8
 800782a:	fa09 f303 	lsl.w	r3, r9, r3
 800782e:	4313      	orrs	r3, r2
 8007830:	9304      	str	r3, [sp, #16]
 8007832:	46a2      	mov	sl, r4
 8007834:	e7d2      	b.n	80077dc <_svfiprintf_r+0xa0>
 8007836:	9b03      	ldr	r3, [sp, #12]
 8007838:	1d19      	adds	r1, r3, #4
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	9103      	str	r1, [sp, #12]
 800783e:	2b00      	cmp	r3, #0
 8007840:	bfbb      	ittet	lt
 8007842:	425b      	neglt	r3, r3
 8007844:	f042 0202 	orrlt.w	r2, r2, #2
 8007848:	9307      	strge	r3, [sp, #28]
 800784a:	9307      	strlt	r3, [sp, #28]
 800784c:	bfb8      	it	lt
 800784e:	9204      	strlt	r2, [sp, #16]
 8007850:	7823      	ldrb	r3, [r4, #0]
 8007852:	2b2e      	cmp	r3, #46	@ 0x2e
 8007854:	d10a      	bne.n	800786c <_svfiprintf_r+0x130>
 8007856:	7863      	ldrb	r3, [r4, #1]
 8007858:	2b2a      	cmp	r3, #42	@ 0x2a
 800785a:	d132      	bne.n	80078c2 <_svfiprintf_r+0x186>
 800785c:	9b03      	ldr	r3, [sp, #12]
 800785e:	1d1a      	adds	r2, r3, #4
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	9203      	str	r2, [sp, #12]
 8007864:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007868:	3402      	adds	r4, #2
 800786a:	9305      	str	r3, [sp, #20]
 800786c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007930 <_svfiprintf_r+0x1f4>
 8007870:	7821      	ldrb	r1, [r4, #0]
 8007872:	2203      	movs	r2, #3
 8007874:	4650      	mov	r0, sl
 8007876:	f7f8 fccb 	bl	8000210 <memchr>
 800787a:	b138      	cbz	r0, 800788c <_svfiprintf_r+0x150>
 800787c:	9b04      	ldr	r3, [sp, #16]
 800787e:	eba0 000a 	sub.w	r0, r0, sl
 8007882:	2240      	movs	r2, #64	@ 0x40
 8007884:	4082      	lsls	r2, r0
 8007886:	4313      	orrs	r3, r2
 8007888:	3401      	adds	r4, #1
 800788a:	9304      	str	r3, [sp, #16]
 800788c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007890:	4824      	ldr	r0, [pc, #144]	@ (8007924 <_svfiprintf_r+0x1e8>)
 8007892:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007896:	2206      	movs	r2, #6
 8007898:	f7f8 fcba 	bl	8000210 <memchr>
 800789c:	2800      	cmp	r0, #0
 800789e:	d036      	beq.n	800790e <_svfiprintf_r+0x1d2>
 80078a0:	4b21      	ldr	r3, [pc, #132]	@ (8007928 <_svfiprintf_r+0x1ec>)
 80078a2:	bb1b      	cbnz	r3, 80078ec <_svfiprintf_r+0x1b0>
 80078a4:	9b03      	ldr	r3, [sp, #12]
 80078a6:	3307      	adds	r3, #7
 80078a8:	f023 0307 	bic.w	r3, r3, #7
 80078ac:	3308      	adds	r3, #8
 80078ae:	9303      	str	r3, [sp, #12]
 80078b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078b2:	4433      	add	r3, r6
 80078b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80078b6:	e76a      	b.n	800778e <_svfiprintf_r+0x52>
 80078b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80078bc:	460c      	mov	r4, r1
 80078be:	2001      	movs	r0, #1
 80078c0:	e7a8      	b.n	8007814 <_svfiprintf_r+0xd8>
 80078c2:	2300      	movs	r3, #0
 80078c4:	3401      	adds	r4, #1
 80078c6:	9305      	str	r3, [sp, #20]
 80078c8:	4619      	mov	r1, r3
 80078ca:	f04f 0c0a 	mov.w	ip, #10
 80078ce:	4620      	mov	r0, r4
 80078d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078d4:	3a30      	subs	r2, #48	@ 0x30
 80078d6:	2a09      	cmp	r2, #9
 80078d8:	d903      	bls.n	80078e2 <_svfiprintf_r+0x1a6>
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d0c6      	beq.n	800786c <_svfiprintf_r+0x130>
 80078de:	9105      	str	r1, [sp, #20]
 80078e0:	e7c4      	b.n	800786c <_svfiprintf_r+0x130>
 80078e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80078e6:	4604      	mov	r4, r0
 80078e8:	2301      	movs	r3, #1
 80078ea:	e7f0      	b.n	80078ce <_svfiprintf_r+0x192>
 80078ec:	ab03      	add	r3, sp, #12
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	462a      	mov	r2, r5
 80078f2:	4b0e      	ldr	r3, [pc, #56]	@ (800792c <_svfiprintf_r+0x1f0>)
 80078f4:	a904      	add	r1, sp, #16
 80078f6:	4638      	mov	r0, r7
 80078f8:	f7fd fe82 	bl	8005600 <_printf_float>
 80078fc:	1c42      	adds	r2, r0, #1
 80078fe:	4606      	mov	r6, r0
 8007900:	d1d6      	bne.n	80078b0 <_svfiprintf_r+0x174>
 8007902:	89ab      	ldrh	r3, [r5, #12]
 8007904:	065b      	lsls	r3, r3, #25
 8007906:	f53f af2d 	bmi.w	8007764 <_svfiprintf_r+0x28>
 800790a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800790c:	e72c      	b.n	8007768 <_svfiprintf_r+0x2c>
 800790e:	ab03      	add	r3, sp, #12
 8007910:	9300      	str	r3, [sp, #0]
 8007912:	462a      	mov	r2, r5
 8007914:	4b05      	ldr	r3, [pc, #20]	@ (800792c <_svfiprintf_r+0x1f0>)
 8007916:	a904      	add	r1, sp, #16
 8007918:	4638      	mov	r0, r7
 800791a:	f7fe f909 	bl	8005b30 <_printf_i>
 800791e:	e7ed      	b.n	80078fc <_svfiprintf_r+0x1c0>
 8007920:	080083c8 	.word	0x080083c8
 8007924:	080083d2 	.word	0x080083d2
 8007928:	08005601 	.word	0x08005601
 800792c:	08007685 	.word	0x08007685
 8007930:	080083ce 	.word	0x080083ce

08007934 <__sflush_r>:
 8007934:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800793c:	0716      	lsls	r6, r2, #28
 800793e:	4605      	mov	r5, r0
 8007940:	460c      	mov	r4, r1
 8007942:	d454      	bmi.n	80079ee <__sflush_r+0xba>
 8007944:	684b      	ldr	r3, [r1, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	dc02      	bgt.n	8007950 <__sflush_r+0x1c>
 800794a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800794c:	2b00      	cmp	r3, #0
 800794e:	dd48      	ble.n	80079e2 <__sflush_r+0xae>
 8007950:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007952:	2e00      	cmp	r6, #0
 8007954:	d045      	beq.n	80079e2 <__sflush_r+0xae>
 8007956:	2300      	movs	r3, #0
 8007958:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800795c:	682f      	ldr	r7, [r5, #0]
 800795e:	6a21      	ldr	r1, [r4, #32]
 8007960:	602b      	str	r3, [r5, #0]
 8007962:	d030      	beq.n	80079c6 <__sflush_r+0x92>
 8007964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007966:	89a3      	ldrh	r3, [r4, #12]
 8007968:	0759      	lsls	r1, r3, #29
 800796a:	d505      	bpl.n	8007978 <__sflush_r+0x44>
 800796c:	6863      	ldr	r3, [r4, #4]
 800796e:	1ad2      	subs	r2, r2, r3
 8007970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007972:	b10b      	cbz	r3, 8007978 <__sflush_r+0x44>
 8007974:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007976:	1ad2      	subs	r2, r2, r3
 8007978:	2300      	movs	r3, #0
 800797a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800797c:	6a21      	ldr	r1, [r4, #32]
 800797e:	4628      	mov	r0, r5
 8007980:	47b0      	blx	r6
 8007982:	1c43      	adds	r3, r0, #1
 8007984:	89a3      	ldrh	r3, [r4, #12]
 8007986:	d106      	bne.n	8007996 <__sflush_r+0x62>
 8007988:	6829      	ldr	r1, [r5, #0]
 800798a:	291d      	cmp	r1, #29
 800798c:	d82b      	bhi.n	80079e6 <__sflush_r+0xb2>
 800798e:	4a2a      	ldr	r2, [pc, #168]	@ (8007a38 <__sflush_r+0x104>)
 8007990:	410a      	asrs	r2, r1
 8007992:	07d6      	lsls	r6, r2, #31
 8007994:	d427      	bmi.n	80079e6 <__sflush_r+0xb2>
 8007996:	2200      	movs	r2, #0
 8007998:	6062      	str	r2, [r4, #4]
 800799a:	04d9      	lsls	r1, r3, #19
 800799c:	6922      	ldr	r2, [r4, #16]
 800799e:	6022      	str	r2, [r4, #0]
 80079a0:	d504      	bpl.n	80079ac <__sflush_r+0x78>
 80079a2:	1c42      	adds	r2, r0, #1
 80079a4:	d101      	bne.n	80079aa <__sflush_r+0x76>
 80079a6:	682b      	ldr	r3, [r5, #0]
 80079a8:	b903      	cbnz	r3, 80079ac <__sflush_r+0x78>
 80079aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80079ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079ae:	602f      	str	r7, [r5, #0]
 80079b0:	b1b9      	cbz	r1, 80079e2 <__sflush_r+0xae>
 80079b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079b6:	4299      	cmp	r1, r3
 80079b8:	d002      	beq.n	80079c0 <__sflush_r+0x8c>
 80079ba:	4628      	mov	r0, r5
 80079bc:	f7ff f9e0 	bl	8006d80 <_free_r>
 80079c0:	2300      	movs	r3, #0
 80079c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80079c4:	e00d      	b.n	80079e2 <__sflush_r+0xae>
 80079c6:	2301      	movs	r3, #1
 80079c8:	4628      	mov	r0, r5
 80079ca:	47b0      	blx	r6
 80079cc:	4602      	mov	r2, r0
 80079ce:	1c50      	adds	r0, r2, #1
 80079d0:	d1c9      	bne.n	8007966 <__sflush_r+0x32>
 80079d2:	682b      	ldr	r3, [r5, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d0c6      	beq.n	8007966 <__sflush_r+0x32>
 80079d8:	2b1d      	cmp	r3, #29
 80079da:	d001      	beq.n	80079e0 <__sflush_r+0xac>
 80079dc:	2b16      	cmp	r3, #22
 80079de:	d11e      	bne.n	8007a1e <__sflush_r+0xea>
 80079e0:	602f      	str	r7, [r5, #0]
 80079e2:	2000      	movs	r0, #0
 80079e4:	e022      	b.n	8007a2c <__sflush_r+0xf8>
 80079e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079ea:	b21b      	sxth	r3, r3
 80079ec:	e01b      	b.n	8007a26 <__sflush_r+0xf2>
 80079ee:	690f      	ldr	r7, [r1, #16]
 80079f0:	2f00      	cmp	r7, #0
 80079f2:	d0f6      	beq.n	80079e2 <__sflush_r+0xae>
 80079f4:	0793      	lsls	r3, r2, #30
 80079f6:	680e      	ldr	r6, [r1, #0]
 80079f8:	bf08      	it	eq
 80079fa:	694b      	ldreq	r3, [r1, #20]
 80079fc:	600f      	str	r7, [r1, #0]
 80079fe:	bf18      	it	ne
 8007a00:	2300      	movne	r3, #0
 8007a02:	eba6 0807 	sub.w	r8, r6, r7
 8007a06:	608b      	str	r3, [r1, #8]
 8007a08:	f1b8 0f00 	cmp.w	r8, #0
 8007a0c:	dde9      	ble.n	80079e2 <__sflush_r+0xae>
 8007a0e:	6a21      	ldr	r1, [r4, #32]
 8007a10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007a12:	4643      	mov	r3, r8
 8007a14:	463a      	mov	r2, r7
 8007a16:	4628      	mov	r0, r5
 8007a18:	47b0      	blx	r6
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	dc08      	bgt.n	8007a30 <__sflush_r+0xfc>
 8007a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a26:	81a3      	strh	r3, [r4, #12]
 8007a28:	f04f 30ff 	mov.w	r0, #4294967295
 8007a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a30:	4407      	add	r7, r0
 8007a32:	eba8 0800 	sub.w	r8, r8, r0
 8007a36:	e7e7      	b.n	8007a08 <__sflush_r+0xd4>
 8007a38:	dfbffffe 	.word	0xdfbffffe

08007a3c <_fflush_r>:
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	690b      	ldr	r3, [r1, #16]
 8007a40:	4605      	mov	r5, r0
 8007a42:	460c      	mov	r4, r1
 8007a44:	b913      	cbnz	r3, 8007a4c <_fflush_r+0x10>
 8007a46:	2500      	movs	r5, #0
 8007a48:	4628      	mov	r0, r5
 8007a4a:	bd38      	pop	{r3, r4, r5, pc}
 8007a4c:	b118      	cbz	r0, 8007a56 <_fflush_r+0x1a>
 8007a4e:	6a03      	ldr	r3, [r0, #32]
 8007a50:	b90b      	cbnz	r3, 8007a56 <_fflush_r+0x1a>
 8007a52:	f7fe fa19 	bl	8005e88 <__sinit>
 8007a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d0f3      	beq.n	8007a46 <_fflush_r+0xa>
 8007a5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a60:	07d0      	lsls	r0, r2, #31
 8007a62:	d404      	bmi.n	8007a6e <_fflush_r+0x32>
 8007a64:	0599      	lsls	r1, r3, #22
 8007a66:	d402      	bmi.n	8007a6e <_fflush_r+0x32>
 8007a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a6a:	f7fe fb38 	bl	80060de <__retarget_lock_acquire_recursive>
 8007a6e:	4628      	mov	r0, r5
 8007a70:	4621      	mov	r1, r4
 8007a72:	f7ff ff5f 	bl	8007934 <__sflush_r>
 8007a76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a78:	07da      	lsls	r2, r3, #31
 8007a7a:	4605      	mov	r5, r0
 8007a7c:	d4e4      	bmi.n	8007a48 <_fflush_r+0xc>
 8007a7e:	89a3      	ldrh	r3, [r4, #12]
 8007a80:	059b      	lsls	r3, r3, #22
 8007a82:	d4e1      	bmi.n	8007a48 <_fflush_r+0xc>
 8007a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a86:	f7fe fb2b 	bl	80060e0 <__retarget_lock_release_recursive>
 8007a8a:	e7dd      	b.n	8007a48 <_fflush_r+0xc>

08007a8c <memmove>:
 8007a8c:	4288      	cmp	r0, r1
 8007a8e:	b510      	push	{r4, lr}
 8007a90:	eb01 0402 	add.w	r4, r1, r2
 8007a94:	d902      	bls.n	8007a9c <memmove+0x10>
 8007a96:	4284      	cmp	r4, r0
 8007a98:	4623      	mov	r3, r4
 8007a9a:	d807      	bhi.n	8007aac <memmove+0x20>
 8007a9c:	1e43      	subs	r3, r0, #1
 8007a9e:	42a1      	cmp	r1, r4
 8007aa0:	d008      	beq.n	8007ab4 <memmove+0x28>
 8007aa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007aa6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007aaa:	e7f8      	b.n	8007a9e <memmove+0x12>
 8007aac:	4402      	add	r2, r0
 8007aae:	4601      	mov	r1, r0
 8007ab0:	428a      	cmp	r2, r1
 8007ab2:	d100      	bne.n	8007ab6 <memmove+0x2a>
 8007ab4:	bd10      	pop	{r4, pc}
 8007ab6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007aba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007abe:	e7f7      	b.n	8007ab0 <memmove+0x24>

08007ac0 <_sbrk_r>:
 8007ac0:	b538      	push	{r3, r4, r5, lr}
 8007ac2:	4d06      	ldr	r5, [pc, #24]	@ (8007adc <_sbrk_r+0x1c>)
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	4608      	mov	r0, r1
 8007aca:	602b      	str	r3, [r5, #0]
 8007acc:	f7fa fa9a 	bl	8002004 <_sbrk>
 8007ad0:	1c43      	adds	r3, r0, #1
 8007ad2:	d102      	bne.n	8007ada <_sbrk_r+0x1a>
 8007ad4:	682b      	ldr	r3, [r5, #0]
 8007ad6:	b103      	cbz	r3, 8007ada <_sbrk_r+0x1a>
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	bd38      	pop	{r3, r4, r5, pc}
 8007adc:	200004c0 	.word	0x200004c0

08007ae0 <memcpy>:
 8007ae0:	440a      	add	r2, r1
 8007ae2:	4291      	cmp	r1, r2
 8007ae4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ae8:	d100      	bne.n	8007aec <memcpy+0xc>
 8007aea:	4770      	bx	lr
 8007aec:	b510      	push	{r4, lr}
 8007aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007af2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007af6:	4291      	cmp	r1, r2
 8007af8:	d1f9      	bne.n	8007aee <memcpy+0xe>
 8007afa:	bd10      	pop	{r4, pc}

08007afc <__assert_func>:
 8007afc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007afe:	4614      	mov	r4, r2
 8007b00:	461a      	mov	r2, r3
 8007b02:	4b09      	ldr	r3, [pc, #36]	@ (8007b28 <__assert_func+0x2c>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4605      	mov	r5, r0
 8007b08:	68d8      	ldr	r0, [r3, #12]
 8007b0a:	b954      	cbnz	r4, 8007b22 <__assert_func+0x26>
 8007b0c:	4b07      	ldr	r3, [pc, #28]	@ (8007b2c <__assert_func+0x30>)
 8007b0e:	461c      	mov	r4, r3
 8007b10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b14:	9100      	str	r1, [sp, #0]
 8007b16:	462b      	mov	r3, r5
 8007b18:	4905      	ldr	r1, [pc, #20]	@ (8007b30 <__assert_func+0x34>)
 8007b1a:	f000 f86f 	bl	8007bfc <fiprintf>
 8007b1e:	f000 f87f 	bl	8007c20 <abort>
 8007b22:	4b04      	ldr	r3, [pc, #16]	@ (8007b34 <__assert_func+0x38>)
 8007b24:	e7f4      	b.n	8007b10 <__assert_func+0x14>
 8007b26:	bf00      	nop
 8007b28:	20000074 	.word	0x20000074
 8007b2c:	0800841e 	.word	0x0800841e
 8007b30:	080083f0 	.word	0x080083f0
 8007b34:	080083e3 	.word	0x080083e3

08007b38 <_calloc_r>:
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	fba1 5402 	umull	r5, r4, r1, r2
 8007b3e:	b93c      	cbnz	r4, 8007b50 <_calloc_r+0x18>
 8007b40:	4629      	mov	r1, r5
 8007b42:	f7ff f991 	bl	8006e68 <_malloc_r>
 8007b46:	4606      	mov	r6, r0
 8007b48:	b928      	cbnz	r0, 8007b56 <_calloc_r+0x1e>
 8007b4a:	2600      	movs	r6, #0
 8007b4c:	4630      	mov	r0, r6
 8007b4e:	bd70      	pop	{r4, r5, r6, pc}
 8007b50:	220c      	movs	r2, #12
 8007b52:	6002      	str	r2, [r0, #0]
 8007b54:	e7f9      	b.n	8007b4a <_calloc_r+0x12>
 8007b56:	462a      	mov	r2, r5
 8007b58:	4621      	mov	r1, r4
 8007b5a:	f7fe fa42 	bl	8005fe2 <memset>
 8007b5e:	e7f5      	b.n	8007b4c <_calloc_r+0x14>

08007b60 <__ascii_mbtowc>:
 8007b60:	b082      	sub	sp, #8
 8007b62:	b901      	cbnz	r1, 8007b66 <__ascii_mbtowc+0x6>
 8007b64:	a901      	add	r1, sp, #4
 8007b66:	b142      	cbz	r2, 8007b7a <__ascii_mbtowc+0x1a>
 8007b68:	b14b      	cbz	r3, 8007b7e <__ascii_mbtowc+0x1e>
 8007b6a:	7813      	ldrb	r3, [r2, #0]
 8007b6c:	600b      	str	r3, [r1, #0]
 8007b6e:	7812      	ldrb	r2, [r2, #0]
 8007b70:	1e10      	subs	r0, r2, #0
 8007b72:	bf18      	it	ne
 8007b74:	2001      	movne	r0, #1
 8007b76:	b002      	add	sp, #8
 8007b78:	4770      	bx	lr
 8007b7a:	4610      	mov	r0, r2
 8007b7c:	e7fb      	b.n	8007b76 <__ascii_mbtowc+0x16>
 8007b7e:	f06f 0001 	mvn.w	r0, #1
 8007b82:	e7f8      	b.n	8007b76 <__ascii_mbtowc+0x16>

08007b84 <_realloc_r>:
 8007b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b88:	4680      	mov	r8, r0
 8007b8a:	4615      	mov	r5, r2
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	b921      	cbnz	r1, 8007b9a <_realloc_r+0x16>
 8007b90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b94:	4611      	mov	r1, r2
 8007b96:	f7ff b967 	b.w	8006e68 <_malloc_r>
 8007b9a:	b92a      	cbnz	r2, 8007ba8 <_realloc_r+0x24>
 8007b9c:	f7ff f8f0 	bl	8006d80 <_free_r>
 8007ba0:	2400      	movs	r4, #0
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba8:	f000 f841 	bl	8007c2e <_malloc_usable_size_r>
 8007bac:	4285      	cmp	r5, r0
 8007bae:	4606      	mov	r6, r0
 8007bb0:	d802      	bhi.n	8007bb8 <_realloc_r+0x34>
 8007bb2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007bb6:	d8f4      	bhi.n	8007ba2 <_realloc_r+0x1e>
 8007bb8:	4629      	mov	r1, r5
 8007bba:	4640      	mov	r0, r8
 8007bbc:	f7ff f954 	bl	8006e68 <_malloc_r>
 8007bc0:	4607      	mov	r7, r0
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	d0ec      	beq.n	8007ba0 <_realloc_r+0x1c>
 8007bc6:	42b5      	cmp	r5, r6
 8007bc8:	462a      	mov	r2, r5
 8007bca:	4621      	mov	r1, r4
 8007bcc:	bf28      	it	cs
 8007bce:	4632      	movcs	r2, r6
 8007bd0:	f7ff ff86 	bl	8007ae0 <memcpy>
 8007bd4:	4621      	mov	r1, r4
 8007bd6:	4640      	mov	r0, r8
 8007bd8:	f7ff f8d2 	bl	8006d80 <_free_r>
 8007bdc:	463c      	mov	r4, r7
 8007bde:	e7e0      	b.n	8007ba2 <_realloc_r+0x1e>

08007be0 <__ascii_wctomb>:
 8007be0:	4603      	mov	r3, r0
 8007be2:	4608      	mov	r0, r1
 8007be4:	b141      	cbz	r1, 8007bf8 <__ascii_wctomb+0x18>
 8007be6:	2aff      	cmp	r2, #255	@ 0xff
 8007be8:	d904      	bls.n	8007bf4 <__ascii_wctomb+0x14>
 8007bea:	228a      	movs	r2, #138	@ 0x8a
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf2:	4770      	bx	lr
 8007bf4:	700a      	strb	r2, [r1, #0]
 8007bf6:	2001      	movs	r0, #1
 8007bf8:	4770      	bx	lr
	...

08007bfc <fiprintf>:
 8007bfc:	b40e      	push	{r1, r2, r3}
 8007bfe:	b503      	push	{r0, r1, lr}
 8007c00:	4601      	mov	r1, r0
 8007c02:	ab03      	add	r3, sp, #12
 8007c04:	4805      	ldr	r0, [pc, #20]	@ (8007c1c <fiprintf+0x20>)
 8007c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c0a:	6800      	ldr	r0, [r0, #0]
 8007c0c:	9301      	str	r3, [sp, #4]
 8007c0e:	f000 f83f 	bl	8007c90 <_vfiprintf_r>
 8007c12:	b002      	add	sp, #8
 8007c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c18:	b003      	add	sp, #12
 8007c1a:	4770      	bx	lr
 8007c1c:	20000074 	.word	0x20000074

08007c20 <abort>:
 8007c20:	b508      	push	{r3, lr}
 8007c22:	2006      	movs	r0, #6
 8007c24:	f000 fa08 	bl	8008038 <raise>
 8007c28:	2001      	movs	r0, #1
 8007c2a:	f7fa f973 	bl	8001f14 <_exit>

08007c2e <_malloc_usable_size_r>:
 8007c2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c32:	1f18      	subs	r0, r3, #4
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	bfbc      	itt	lt
 8007c38:	580b      	ldrlt	r3, [r1, r0]
 8007c3a:	18c0      	addlt	r0, r0, r3
 8007c3c:	4770      	bx	lr

08007c3e <__sfputc_r>:
 8007c3e:	6893      	ldr	r3, [r2, #8]
 8007c40:	3b01      	subs	r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	b410      	push	{r4}
 8007c46:	6093      	str	r3, [r2, #8]
 8007c48:	da08      	bge.n	8007c5c <__sfputc_r+0x1e>
 8007c4a:	6994      	ldr	r4, [r2, #24]
 8007c4c:	42a3      	cmp	r3, r4
 8007c4e:	db01      	blt.n	8007c54 <__sfputc_r+0x16>
 8007c50:	290a      	cmp	r1, #10
 8007c52:	d103      	bne.n	8007c5c <__sfputc_r+0x1e>
 8007c54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c58:	f000 b932 	b.w	8007ec0 <__swbuf_r>
 8007c5c:	6813      	ldr	r3, [r2, #0]
 8007c5e:	1c58      	adds	r0, r3, #1
 8007c60:	6010      	str	r0, [r2, #0]
 8007c62:	7019      	strb	r1, [r3, #0]
 8007c64:	4608      	mov	r0, r1
 8007c66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <__sfputs_r>:
 8007c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6e:	4606      	mov	r6, r0
 8007c70:	460f      	mov	r7, r1
 8007c72:	4614      	mov	r4, r2
 8007c74:	18d5      	adds	r5, r2, r3
 8007c76:	42ac      	cmp	r4, r5
 8007c78:	d101      	bne.n	8007c7e <__sfputs_r+0x12>
 8007c7a:	2000      	movs	r0, #0
 8007c7c:	e007      	b.n	8007c8e <__sfputs_r+0x22>
 8007c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c82:	463a      	mov	r2, r7
 8007c84:	4630      	mov	r0, r6
 8007c86:	f7ff ffda 	bl	8007c3e <__sfputc_r>
 8007c8a:	1c43      	adds	r3, r0, #1
 8007c8c:	d1f3      	bne.n	8007c76 <__sfputs_r+0xa>
 8007c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007c90 <_vfiprintf_r>:
 8007c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c94:	460d      	mov	r5, r1
 8007c96:	b09d      	sub	sp, #116	@ 0x74
 8007c98:	4614      	mov	r4, r2
 8007c9a:	4698      	mov	r8, r3
 8007c9c:	4606      	mov	r6, r0
 8007c9e:	b118      	cbz	r0, 8007ca8 <_vfiprintf_r+0x18>
 8007ca0:	6a03      	ldr	r3, [r0, #32]
 8007ca2:	b90b      	cbnz	r3, 8007ca8 <_vfiprintf_r+0x18>
 8007ca4:	f7fe f8f0 	bl	8005e88 <__sinit>
 8007ca8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007caa:	07d9      	lsls	r1, r3, #31
 8007cac:	d405      	bmi.n	8007cba <_vfiprintf_r+0x2a>
 8007cae:	89ab      	ldrh	r3, [r5, #12]
 8007cb0:	059a      	lsls	r2, r3, #22
 8007cb2:	d402      	bmi.n	8007cba <_vfiprintf_r+0x2a>
 8007cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cb6:	f7fe fa12 	bl	80060de <__retarget_lock_acquire_recursive>
 8007cba:	89ab      	ldrh	r3, [r5, #12]
 8007cbc:	071b      	lsls	r3, r3, #28
 8007cbe:	d501      	bpl.n	8007cc4 <_vfiprintf_r+0x34>
 8007cc0:	692b      	ldr	r3, [r5, #16]
 8007cc2:	b99b      	cbnz	r3, 8007cec <_vfiprintf_r+0x5c>
 8007cc4:	4629      	mov	r1, r5
 8007cc6:	4630      	mov	r0, r6
 8007cc8:	f000 f938 	bl	8007f3c <__swsetup_r>
 8007ccc:	b170      	cbz	r0, 8007cec <_vfiprintf_r+0x5c>
 8007cce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007cd0:	07dc      	lsls	r4, r3, #31
 8007cd2:	d504      	bpl.n	8007cde <_vfiprintf_r+0x4e>
 8007cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd8:	b01d      	add	sp, #116	@ 0x74
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	89ab      	ldrh	r3, [r5, #12]
 8007ce0:	0598      	lsls	r0, r3, #22
 8007ce2:	d4f7      	bmi.n	8007cd4 <_vfiprintf_r+0x44>
 8007ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ce6:	f7fe f9fb 	bl	80060e0 <__retarget_lock_release_recursive>
 8007cea:	e7f3      	b.n	8007cd4 <_vfiprintf_r+0x44>
 8007cec:	2300      	movs	r3, #0
 8007cee:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cf0:	2320      	movs	r3, #32
 8007cf2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cfa:	2330      	movs	r3, #48	@ 0x30
 8007cfc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007eac <_vfiprintf_r+0x21c>
 8007d00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d04:	f04f 0901 	mov.w	r9, #1
 8007d08:	4623      	mov	r3, r4
 8007d0a:	469a      	mov	sl, r3
 8007d0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d10:	b10a      	cbz	r2, 8007d16 <_vfiprintf_r+0x86>
 8007d12:	2a25      	cmp	r2, #37	@ 0x25
 8007d14:	d1f9      	bne.n	8007d0a <_vfiprintf_r+0x7a>
 8007d16:	ebba 0b04 	subs.w	fp, sl, r4
 8007d1a:	d00b      	beq.n	8007d34 <_vfiprintf_r+0xa4>
 8007d1c:	465b      	mov	r3, fp
 8007d1e:	4622      	mov	r2, r4
 8007d20:	4629      	mov	r1, r5
 8007d22:	4630      	mov	r0, r6
 8007d24:	f7ff ffa2 	bl	8007c6c <__sfputs_r>
 8007d28:	3001      	adds	r0, #1
 8007d2a:	f000 80a7 	beq.w	8007e7c <_vfiprintf_r+0x1ec>
 8007d2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d30:	445a      	add	r2, fp
 8007d32:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d34:	f89a 3000 	ldrb.w	r3, [sl]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f000 809f 	beq.w	8007e7c <_vfiprintf_r+0x1ec>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	f04f 32ff 	mov.w	r2, #4294967295
 8007d44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d48:	f10a 0a01 	add.w	sl, sl, #1
 8007d4c:	9304      	str	r3, [sp, #16]
 8007d4e:	9307      	str	r3, [sp, #28]
 8007d50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d54:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d56:	4654      	mov	r4, sl
 8007d58:	2205      	movs	r2, #5
 8007d5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d5e:	4853      	ldr	r0, [pc, #332]	@ (8007eac <_vfiprintf_r+0x21c>)
 8007d60:	f7f8 fa56 	bl	8000210 <memchr>
 8007d64:	9a04      	ldr	r2, [sp, #16]
 8007d66:	b9d8      	cbnz	r0, 8007da0 <_vfiprintf_r+0x110>
 8007d68:	06d1      	lsls	r1, r2, #27
 8007d6a:	bf44      	itt	mi
 8007d6c:	2320      	movmi	r3, #32
 8007d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d72:	0713      	lsls	r3, r2, #28
 8007d74:	bf44      	itt	mi
 8007d76:	232b      	movmi	r3, #43	@ 0x2b
 8007d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d80:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d82:	d015      	beq.n	8007db0 <_vfiprintf_r+0x120>
 8007d84:	9a07      	ldr	r2, [sp, #28]
 8007d86:	4654      	mov	r4, sl
 8007d88:	2000      	movs	r0, #0
 8007d8a:	f04f 0c0a 	mov.w	ip, #10
 8007d8e:	4621      	mov	r1, r4
 8007d90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d94:	3b30      	subs	r3, #48	@ 0x30
 8007d96:	2b09      	cmp	r3, #9
 8007d98:	d94b      	bls.n	8007e32 <_vfiprintf_r+0x1a2>
 8007d9a:	b1b0      	cbz	r0, 8007dca <_vfiprintf_r+0x13a>
 8007d9c:	9207      	str	r2, [sp, #28]
 8007d9e:	e014      	b.n	8007dca <_vfiprintf_r+0x13a>
 8007da0:	eba0 0308 	sub.w	r3, r0, r8
 8007da4:	fa09 f303 	lsl.w	r3, r9, r3
 8007da8:	4313      	orrs	r3, r2
 8007daa:	9304      	str	r3, [sp, #16]
 8007dac:	46a2      	mov	sl, r4
 8007dae:	e7d2      	b.n	8007d56 <_vfiprintf_r+0xc6>
 8007db0:	9b03      	ldr	r3, [sp, #12]
 8007db2:	1d19      	adds	r1, r3, #4
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	9103      	str	r1, [sp, #12]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	bfbb      	ittet	lt
 8007dbc:	425b      	neglt	r3, r3
 8007dbe:	f042 0202 	orrlt.w	r2, r2, #2
 8007dc2:	9307      	strge	r3, [sp, #28]
 8007dc4:	9307      	strlt	r3, [sp, #28]
 8007dc6:	bfb8      	it	lt
 8007dc8:	9204      	strlt	r2, [sp, #16]
 8007dca:	7823      	ldrb	r3, [r4, #0]
 8007dcc:	2b2e      	cmp	r3, #46	@ 0x2e
 8007dce:	d10a      	bne.n	8007de6 <_vfiprintf_r+0x156>
 8007dd0:	7863      	ldrb	r3, [r4, #1]
 8007dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dd4:	d132      	bne.n	8007e3c <_vfiprintf_r+0x1ac>
 8007dd6:	9b03      	ldr	r3, [sp, #12]
 8007dd8:	1d1a      	adds	r2, r3, #4
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	9203      	str	r2, [sp, #12]
 8007dde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007de2:	3402      	adds	r4, #2
 8007de4:	9305      	str	r3, [sp, #20]
 8007de6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007ebc <_vfiprintf_r+0x22c>
 8007dea:	7821      	ldrb	r1, [r4, #0]
 8007dec:	2203      	movs	r2, #3
 8007dee:	4650      	mov	r0, sl
 8007df0:	f7f8 fa0e 	bl	8000210 <memchr>
 8007df4:	b138      	cbz	r0, 8007e06 <_vfiprintf_r+0x176>
 8007df6:	9b04      	ldr	r3, [sp, #16]
 8007df8:	eba0 000a 	sub.w	r0, r0, sl
 8007dfc:	2240      	movs	r2, #64	@ 0x40
 8007dfe:	4082      	lsls	r2, r0
 8007e00:	4313      	orrs	r3, r2
 8007e02:	3401      	adds	r4, #1
 8007e04:	9304      	str	r3, [sp, #16]
 8007e06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e0a:	4829      	ldr	r0, [pc, #164]	@ (8007eb0 <_vfiprintf_r+0x220>)
 8007e0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e10:	2206      	movs	r2, #6
 8007e12:	f7f8 f9fd 	bl	8000210 <memchr>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	d03f      	beq.n	8007e9a <_vfiprintf_r+0x20a>
 8007e1a:	4b26      	ldr	r3, [pc, #152]	@ (8007eb4 <_vfiprintf_r+0x224>)
 8007e1c:	bb1b      	cbnz	r3, 8007e66 <_vfiprintf_r+0x1d6>
 8007e1e:	9b03      	ldr	r3, [sp, #12]
 8007e20:	3307      	adds	r3, #7
 8007e22:	f023 0307 	bic.w	r3, r3, #7
 8007e26:	3308      	adds	r3, #8
 8007e28:	9303      	str	r3, [sp, #12]
 8007e2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e2c:	443b      	add	r3, r7
 8007e2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e30:	e76a      	b.n	8007d08 <_vfiprintf_r+0x78>
 8007e32:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e36:	460c      	mov	r4, r1
 8007e38:	2001      	movs	r0, #1
 8007e3a:	e7a8      	b.n	8007d8e <_vfiprintf_r+0xfe>
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	3401      	adds	r4, #1
 8007e40:	9305      	str	r3, [sp, #20]
 8007e42:	4619      	mov	r1, r3
 8007e44:	f04f 0c0a 	mov.w	ip, #10
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e4e:	3a30      	subs	r2, #48	@ 0x30
 8007e50:	2a09      	cmp	r2, #9
 8007e52:	d903      	bls.n	8007e5c <_vfiprintf_r+0x1cc>
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0c6      	beq.n	8007de6 <_vfiprintf_r+0x156>
 8007e58:	9105      	str	r1, [sp, #20]
 8007e5a:	e7c4      	b.n	8007de6 <_vfiprintf_r+0x156>
 8007e5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e60:	4604      	mov	r4, r0
 8007e62:	2301      	movs	r3, #1
 8007e64:	e7f0      	b.n	8007e48 <_vfiprintf_r+0x1b8>
 8007e66:	ab03      	add	r3, sp, #12
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	462a      	mov	r2, r5
 8007e6c:	4b12      	ldr	r3, [pc, #72]	@ (8007eb8 <_vfiprintf_r+0x228>)
 8007e6e:	a904      	add	r1, sp, #16
 8007e70:	4630      	mov	r0, r6
 8007e72:	f7fd fbc5 	bl	8005600 <_printf_float>
 8007e76:	4607      	mov	r7, r0
 8007e78:	1c78      	adds	r0, r7, #1
 8007e7a:	d1d6      	bne.n	8007e2a <_vfiprintf_r+0x19a>
 8007e7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e7e:	07d9      	lsls	r1, r3, #31
 8007e80:	d405      	bmi.n	8007e8e <_vfiprintf_r+0x1fe>
 8007e82:	89ab      	ldrh	r3, [r5, #12]
 8007e84:	059a      	lsls	r2, r3, #22
 8007e86:	d402      	bmi.n	8007e8e <_vfiprintf_r+0x1fe>
 8007e88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e8a:	f7fe f929 	bl	80060e0 <__retarget_lock_release_recursive>
 8007e8e:	89ab      	ldrh	r3, [r5, #12]
 8007e90:	065b      	lsls	r3, r3, #25
 8007e92:	f53f af1f 	bmi.w	8007cd4 <_vfiprintf_r+0x44>
 8007e96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e98:	e71e      	b.n	8007cd8 <_vfiprintf_r+0x48>
 8007e9a:	ab03      	add	r3, sp, #12
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	462a      	mov	r2, r5
 8007ea0:	4b05      	ldr	r3, [pc, #20]	@ (8007eb8 <_vfiprintf_r+0x228>)
 8007ea2:	a904      	add	r1, sp, #16
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	f7fd fe43 	bl	8005b30 <_printf_i>
 8007eaa:	e7e4      	b.n	8007e76 <_vfiprintf_r+0x1e6>
 8007eac:	080083c8 	.word	0x080083c8
 8007eb0:	080083d2 	.word	0x080083d2
 8007eb4:	08005601 	.word	0x08005601
 8007eb8:	08007c6d 	.word	0x08007c6d
 8007ebc:	080083ce 	.word	0x080083ce

08007ec0 <__swbuf_r>:
 8007ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec2:	460e      	mov	r6, r1
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	4605      	mov	r5, r0
 8007ec8:	b118      	cbz	r0, 8007ed2 <__swbuf_r+0x12>
 8007eca:	6a03      	ldr	r3, [r0, #32]
 8007ecc:	b90b      	cbnz	r3, 8007ed2 <__swbuf_r+0x12>
 8007ece:	f7fd ffdb 	bl	8005e88 <__sinit>
 8007ed2:	69a3      	ldr	r3, [r4, #24]
 8007ed4:	60a3      	str	r3, [r4, #8]
 8007ed6:	89a3      	ldrh	r3, [r4, #12]
 8007ed8:	071a      	lsls	r2, r3, #28
 8007eda:	d501      	bpl.n	8007ee0 <__swbuf_r+0x20>
 8007edc:	6923      	ldr	r3, [r4, #16]
 8007ede:	b943      	cbnz	r3, 8007ef2 <__swbuf_r+0x32>
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 f82a 	bl	8007f3c <__swsetup_r>
 8007ee8:	b118      	cbz	r0, 8007ef2 <__swbuf_r+0x32>
 8007eea:	f04f 37ff 	mov.w	r7, #4294967295
 8007eee:	4638      	mov	r0, r7
 8007ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ef2:	6823      	ldr	r3, [r4, #0]
 8007ef4:	6922      	ldr	r2, [r4, #16]
 8007ef6:	1a98      	subs	r0, r3, r2
 8007ef8:	6963      	ldr	r3, [r4, #20]
 8007efa:	b2f6      	uxtb	r6, r6
 8007efc:	4283      	cmp	r3, r0
 8007efe:	4637      	mov	r7, r6
 8007f00:	dc05      	bgt.n	8007f0e <__swbuf_r+0x4e>
 8007f02:	4621      	mov	r1, r4
 8007f04:	4628      	mov	r0, r5
 8007f06:	f7ff fd99 	bl	8007a3c <_fflush_r>
 8007f0a:	2800      	cmp	r0, #0
 8007f0c:	d1ed      	bne.n	8007eea <__swbuf_r+0x2a>
 8007f0e:	68a3      	ldr	r3, [r4, #8]
 8007f10:	3b01      	subs	r3, #1
 8007f12:	60a3      	str	r3, [r4, #8]
 8007f14:	6823      	ldr	r3, [r4, #0]
 8007f16:	1c5a      	adds	r2, r3, #1
 8007f18:	6022      	str	r2, [r4, #0]
 8007f1a:	701e      	strb	r6, [r3, #0]
 8007f1c:	6962      	ldr	r2, [r4, #20]
 8007f1e:	1c43      	adds	r3, r0, #1
 8007f20:	429a      	cmp	r2, r3
 8007f22:	d004      	beq.n	8007f2e <__swbuf_r+0x6e>
 8007f24:	89a3      	ldrh	r3, [r4, #12]
 8007f26:	07db      	lsls	r3, r3, #31
 8007f28:	d5e1      	bpl.n	8007eee <__swbuf_r+0x2e>
 8007f2a:	2e0a      	cmp	r6, #10
 8007f2c:	d1df      	bne.n	8007eee <__swbuf_r+0x2e>
 8007f2e:	4621      	mov	r1, r4
 8007f30:	4628      	mov	r0, r5
 8007f32:	f7ff fd83 	bl	8007a3c <_fflush_r>
 8007f36:	2800      	cmp	r0, #0
 8007f38:	d0d9      	beq.n	8007eee <__swbuf_r+0x2e>
 8007f3a:	e7d6      	b.n	8007eea <__swbuf_r+0x2a>

08007f3c <__swsetup_r>:
 8007f3c:	b538      	push	{r3, r4, r5, lr}
 8007f3e:	4b29      	ldr	r3, [pc, #164]	@ (8007fe4 <__swsetup_r+0xa8>)
 8007f40:	4605      	mov	r5, r0
 8007f42:	6818      	ldr	r0, [r3, #0]
 8007f44:	460c      	mov	r4, r1
 8007f46:	b118      	cbz	r0, 8007f50 <__swsetup_r+0x14>
 8007f48:	6a03      	ldr	r3, [r0, #32]
 8007f4a:	b90b      	cbnz	r3, 8007f50 <__swsetup_r+0x14>
 8007f4c:	f7fd ff9c 	bl	8005e88 <__sinit>
 8007f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f54:	0719      	lsls	r1, r3, #28
 8007f56:	d422      	bmi.n	8007f9e <__swsetup_r+0x62>
 8007f58:	06da      	lsls	r2, r3, #27
 8007f5a:	d407      	bmi.n	8007f6c <__swsetup_r+0x30>
 8007f5c:	2209      	movs	r2, #9
 8007f5e:	602a      	str	r2, [r5, #0]
 8007f60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f64:	81a3      	strh	r3, [r4, #12]
 8007f66:	f04f 30ff 	mov.w	r0, #4294967295
 8007f6a:	e033      	b.n	8007fd4 <__swsetup_r+0x98>
 8007f6c:	0758      	lsls	r0, r3, #29
 8007f6e:	d512      	bpl.n	8007f96 <__swsetup_r+0x5a>
 8007f70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f72:	b141      	cbz	r1, 8007f86 <__swsetup_r+0x4a>
 8007f74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f78:	4299      	cmp	r1, r3
 8007f7a:	d002      	beq.n	8007f82 <__swsetup_r+0x46>
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	f7fe feff 	bl	8006d80 <_free_r>
 8007f82:	2300      	movs	r3, #0
 8007f84:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007f8c:	81a3      	strh	r3, [r4, #12]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	6063      	str	r3, [r4, #4]
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	89a3      	ldrh	r3, [r4, #12]
 8007f98:	f043 0308 	orr.w	r3, r3, #8
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	6923      	ldr	r3, [r4, #16]
 8007fa0:	b94b      	cbnz	r3, 8007fb6 <__swsetup_r+0x7a>
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fac:	d003      	beq.n	8007fb6 <__swsetup_r+0x7a>
 8007fae:	4621      	mov	r1, r4
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f000 f883 	bl	80080bc <__smakebuf_r>
 8007fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fba:	f013 0201 	ands.w	r2, r3, #1
 8007fbe:	d00a      	beq.n	8007fd6 <__swsetup_r+0x9a>
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	60a2      	str	r2, [r4, #8]
 8007fc4:	6962      	ldr	r2, [r4, #20]
 8007fc6:	4252      	negs	r2, r2
 8007fc8:	61a2      	str	r2, [r4, #24]
 8007fca:	6922      	ldr	r2, [r4, #16]
 8007fcc:	b942      	cbnz	r2, 8007fe0 <__swsetup_r+0xa4>
 8007fce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007fd2:	d1c5      	bne.n	8007f60 <__swsetup_r+0x24>
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	0799      	lsls	r1, r3, #30
 8007fd8:	bf58      	it	pl
 8007fda:	6962      	ldrpl	r2, [r4, #20]
 8007fdc:	60a2      	str	r2, [r4, #8]
 8007fde:	e7f4      	b.n	8007fca <__swsetup_r+0x8e>
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	e7f7      	b.n	8007fd4 <__swsetup_r+0x98>
 8007fe4:	20000074 	.word	0x20000074

08007fe8 <_raise_r>:
 8007fe8:	291f      	cmp	r1, #31
 8007fea:	b538      	push	{r3, r4, r5, lr}
 8007fec:	4605      	mov	r5, r0
 8007fee:	460c      	mov	r4, r1
 8007ff0:	d904      	bls.n	8007ffc <_raise_r+0x14>
 8007ff2:	2316      	movs	r3, #22
 8007ff4:	6003      	str	r3, [r0, #0]
 8007ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffa:	bd38      	pop	{r3, r4, r5, pc}
 8007ffc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ffe:	b112      	cbz	r2, 8008006 <_raise_r+0x1e>
 8008000:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008004:	b94b      	cbnz	r3, 800801a <_raise_r+0x32>
 8008006:	4628      	mov	r0, r5
 8008008:	f000 f830 	bl	800806c <_getpid_r>
 800800c:	4622      	mov	r2, r4
 800800e:	4601      	mov	r1, r0
 8008010:	4628      	mov	r0, r5
 8008012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008016:	f000 b817 	b.w	8008048 <_kill_r>
 800801a:	2b01      	cmp	r3, #1
 800801c:	d00a      	beq.n	8008034 <_raise_r+0x4c>
 800801e:	1c59      	adds	r1, r3, #1
 8008020:	d103      	bne.n	800802a <_raise_r+0x42>
 8008022:	2316      	movs	r3, #22
 8008024:	6003      	str	r3, [r0, #0]
 8008026:	2001      	movs	r0, #1
 8008028:	e7e7      	b.n	8007ffa <_raise_r+0x12>
 800802a:	2100      	movs	r1, #0
 800802c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008030:	4620      	mov	r0, r4
 8008032:	4798      	blx	r3
 8008034:	2000      	movs	r0, #0
 8008036:	e7e0      	b.n	8007ffa <_raise_r+0x12>

08008038 <raise>:
 8008038:	4b02      	ldr	r3, [pc, #8]	@ (8008044 <raise+0xc>)
 800803a:	4601      	mov	r1, r0
 800803c:	6818      	ldr	r0, [r3, #0]
 800803e:	f7ff bfd3 	b.w	8007fe8 <_raise_r>
 8008042:	bf00      	nop
 8008044:	20000074 	.word	0x20000074

08008048 <_kill_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4d07      	ldr	r5, [pc, #28]	@ (8008068 <_kill_r+0x20>)
 800804c:	2300      	movs	r3, #0
 800804e:	4604      	mov	r4, r0
 8008050:	4608      	mov	r0, r1
 8008052:	4611      	mov	r1, r2
 8008054:	602b      	str	r3, [r5, #0]
 8008056:	f7f9 ff4d 	bl	8001ef4 <_kill>
 800805a:	1c43      	adds	r3, r0, #1
 800805c:	d102      	bne.n	8008064 <_kill_r+0x1c>
 800805e:	682b      	ldr	r3, [r5, #0]
 8008060:	b103      	cbz	r3, 8008064 <_kill_r+0x1c>
 8008062:	6023      	str	r3, [r4, #0]
 8008064:	bd38      	pop	{r3, r4, r5, pc}
 8008066:	bf00      	nop
 8008068:	200004c0 	.word	0x200004c0

0800806c <_getpid_r>:
 800806c:	f7f9 bf3a 	b.w	8001ee4 <_getpid>

08008070 <__swhatbuf_r>:
 8008070:	b570      	push	{r4, r5, r6, lr}
 8008072:	460c      	mov	r4, r1
 8008074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008078:	2900      	cmp	r1, #0
 800807a:	b096      	sub	sp, #88	@ 0x58
 800807c:	4615      	mov	r5, r2
 800807e:	461e      	mov	r6, r3
 8008080:	da0d      	bge.n	800809e <__swhatbuf_r+0x2e>
 8008082:	89a3      	ldrh	r3, [r4, #12]
 8008084:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008088:	f04f 0100 	mov.w	r1, #0
 800808c:	bf14      	ite	ne
 800808e:	2340      	movne	r3, #64	@ 0x40
 8008090:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008094:	2000      	movs	r0, #0
 8008096:	6031      	str	r1, [r6, #0]
 8008098:	602b      	str	r3, [r5, #0]
 800809a:	b016      	add	sp, #88	@ 0x58
 800809c:	bd70      	pop	{r4, r5, r6, pc}
 800809e:	466a      	mov	r2, sp
 80080a0:	f000 f848 	bl	8008134 <_fstat_r>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	dbec      	blt.n	8008082 <__swhatbuf_r+0x12>
 80080a8:	9901      	ldr	r1, [sp, #4]
 80080aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80080ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80080b2:	4259      	negs	r1, r3
 80080b4:	4159      	adcs	r1, r3
 80080b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080ba:	e7eb      	b.n	8008094 <__swhatbuf_r+0x24>

080080bc <__smakebuf_r>:
 80080bc:	898b      	ldrh	r3, [r1, #12]
 80080be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080c0:	079d      	lsls	r5, r3, #30
 80080c2:	4606      	mov	r6, r0
 80080c4:	460c      	mov	r4, r1
 80080c6:	d507      	bpl.n	80080d8 <__smakebuf_r+0x1c>
 80080c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80080cc:	6023      	str	r3, [r4, #0]
 80080ce:	6123      	str	r3, [r4, #16]
 80080d0:	2301      	movs	r3, #1
 80080d2:	6163      	str	r3, [r4, #20]
 80080d4:	b003      	add	sp, #12
 80080d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080d8:	ab01      	add	r3, sp, #4
 80080da:	466a      	mov	r2, sp
 80080dc:	f7ff ffc8 	bl	8008070 <__swhatbuf_r>
 80080e0:	9f00      	ldr	r7, [sp, #0]
 80080e2:	4605      	mov	r5, r0
 80080e4:	4639      	mov	r1, r7
 80080e6:	4630      	mov	r0, r6
 80080e8:	f7fe febe 	bl	8006e68 <_malloc_r>
 80080ec:	b948      	cbnz	r0, 8008102 <__smakebuf_r+0x46>
 80080ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080f2:	059a      	lsls	r2, r3, #22
 80080f4:	d4ee      	bmi.n	80080d4 <__smakebuf_r+0x18>
 80080f6:	f023 0303 	bic.w	r3, r3, #3
 80080fa:	f043 0302 	orr.w	r3, r3, #2
 80080fe:	81a3      	strh	r3, [r4, #12]
 8008100:	e7e2      	b.n	80080c8 <__smakebuf_r+0xc>
 8008102:	89a3      	ldrh	r3, [r4, #12]
 8008104:	6020      	str	r0, [r4, #0]
 8008106:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800810a:	81a3      	strh	r3, [r4, #12]
 800810c:	9b01      	ldr	r3, [sp, #4]
 800810e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008112:	b15b      	cbz	r3, 800812c <__smakebuf_r+0x70>
 8008114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008118:	4630      	mov	r0, r6
 800811a:	f000 f81d 	bl	8008158 <_isatty_r>
 800811e:	b128      	cbz	r0, 800812c <__smakebuf_r+0x70>
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	f023 0303 	bic.w	r3, r3, #3
 8008126:	f043 0301 	orr.w	r3, r3, #1
 800812a:	81a3      	strh	r3, [r4, #12]
 800812c:	89a3      	ldrh	r3, [r4, #12]
 800812e:	431d      	orrs	r5, r3
 8008130:	81a5      	strh	r5, [r4, #12]
 8008132:	e7cf      	b.n	80080d4 <__smakebuf_r+0x18>

08008134 <_fstat_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4d07      	ldr	r5, [pc, #28]	@ (8008154 <_fstat_r+0x20>)
 8008138:	2300      	movs	r3, #0
 800813a:	4604      	mov	r4, r0
 800813c:	4608      	mov	r0, r1
 800813e:	4611      	mov	r1, r2
 8008140:	602b      	str	r3, [r5, #0]
 8008142:	f7f9 ff37 	bl	8001fb4 <_fstat>
 8008146:	1c43      	adds	r3, r0, #1
 8008148:	d102      	bne.n	8008150 <_fstat_r+0x1c>
 800814a:	682b      	ldr	r3, [r5, #0]
 800814c:	b103      	cbz	r3, 8008150 <_fstat_r+0x1c>
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	bd38      	pop	{r3, r4, r5, pc}
 8008152:	bf00      	nop
 8008154:	200004c0 	.word	0x200004c0

08008158 <_isatty_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4d06      	ldr	r5, [pc, #24]	@ (8008174 <_isatty_r+0x1c>)
 800815c:	2300      	movs	r3, #0
 800815e:	4604      	mov	r4, r0
 8008160:	4608      	mov	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f7f9 ff36 	bl	8001fd4 <_isatty>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d102      	bne.n	8008172 <_isatty_r+0x1a>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	b103      	cbz	r3, 8008172 <_isatty_r+0x1a>
 8008170:	6023      	str	r3, [r4, #0]
 8008172:	bd38      	pop	{r3, r4, r5, pc}
 8008174:	200004c0 	.word	0x200004c0

08008178 <_init>:
 8008178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817a:	bf00      	nop
 800817c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800817e:	bc08      	pop	{r3}
 8008180:	469e      	mov	lr, r3
 8008182:	4770      	bx	lr

08008184 <_fini>:
 8008184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008186:	bf00      	nop
 8008188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800818a:	bc08      	pop	{r3}
 800818c:	469e      	mov	lr, r3
 800818e:	4770      	bx	lr
