<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>SHAJIN Resume</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      background: #f5f5f5;
      color: #333;
    }
    header {
      background: #2c3e50;
      color: white;
      padding: 30px;
      text-align: center;
    }
    .btn {
      display: inline-block;
      margin-top: 10px;
      padding: 10px 20px;
      background: #3498db;
      color: white;
      text-decoration: none;
      border-radius: 4px;
    }
    main {
      max-width: 800px;
      margin: auto;
      background: white;
      padding: 20px;
    }
    section {
      margin-bottom: 30px;
    }
    footer {
      text-align: center;
      padding: 10px;
      background: #2c3e50;
      color: white;
    }
  </style>
</head>
<body>
  <header>
    <h1>SHAJIN M</h1>
    <p>Physical Design Engineer | VLSI Enthusiast</p>
    <p>üìç Banaswadi, Bengaluru | üìû 9629963550 | <a href="mailto:shajinsherif@gmail.com">shajinsherif@gmail.com</a></p>
    <p><a href="https://www.linkedin.com/in/shajin-m-2002pd2025/" target="_blank">LinkedIn</a></p>
    <a class="btn" href="SHAJIN_resume.pdf" target="_blank">üìÑ View Full Resume</a>
  </header>

  <main>
    <section>
      <h2>Career Objective</h2>
      <p>To pursue a dynamic role in Physical Design where I can apply my skills from RTL to GDSII, and contribute to delivering timing-closed, signoff-ready designs.</p>
    </section>

    <section>
      <h2>Skills</h2>
      <ul>
        <li>TCL, Shell Scripting, C, Verilog (Basics)</li>
        <li>Synopsys Tools: DC, ICC2, PrimeTime, StarRC</li>
        <li>Linux, GVIM, Tinkercad, CentOS</li>
        <li>MS Word, Excel, PowerPoint, Google Docs</li>
      </ul>
    </section>

    <section>
      <h2>Projects</h2>
      <p><strong>28nm Memory Block Physical Design (VLSIGuru)</strong><br>
        Full PNR: Floorplanning to GDSII using Synopsys tools. Timing closure achieved, DRC/LVS clean.
      </p>
      <p><strong>Secure Door Locking System (CORIZO)</strong><br>
        Embedded system-based multi-factor authentication lock.</p>
      <p><strong>Industrial Web Monitoring System</strong><br>
        Real-time environmental data logging for Industry 4.0 applications.</p>
    </section>

    <section>
      <h2>Education</h2>
      <p>B.E. ECE, Panimalar Institute of Technology (2020‚Äì2024), 78%</p>
      <p>12th, APJM School (2019‚Äì2020), 61%</p>
    </section>

    <section>
      <h2>Certifications</h2>
      <ul>
        <li>VLSI PD Training (VLSIGuru)</li>
        <li>C Programming Certificate</li>
        <li>Chip Level Debug Workshop ‚Äì 2024</li>
      </ul>
    </section>

    <section>
      <h2>Languages</h2>
      <p>English, Tamil</p>
    </section>
  </main>

  <footer>
    <p>&copy; 2025 SHAJIN. All rights reserved.</p>
  </footer>
</body>
</html>
