# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../bluex_update.srcs/sources_1/new" \
"tb_ROM_time_synth.v" \
"../../../../../bluex_update.srcs/sim_1/new/tb_ROM.v" \

# Do not sort compile order
nosort
