// Pyodide Loader and Corsair Setup
// Handles Python environment initialization in the browser

let pyodide = null;
let corsairReady = false;
let loadingAttempts = 0;
const MAX_LOADING_ATTEMPTS = 15;

/**
 * Main initialization function for Pyodide environment
 */
async function initializePyodideEnvironment() {
    const loadingEl = document.getElementById('loading-pyodide');
    const mainContentEl = document.getElementById('main-content');
    
    try {
        console.log('[Pyodide] Starting initialization...');
        updateLoadingStatus('Loading Python runtime...', false);
        
        // Load Pyodide
        pyodide = await window.loadPyodide({
            indexURL: "https://cdn.jsdelivr.net/pyodide/v0.28.3/full/",
            fullStdLib: false // Only load what we need
        });
        
        console.log('[Pyodide] Runtime loaded successfully');
        updateLoadingStatus('Installing required packages...', false);
        
        // Load micropip for package management
        await pyodide.loadPackage("micropip");
        const micropip = pyodide.pyimport("micropip");
        console.log('[Pyodide] Micropip loaded');
        
        // Install corsair - try multiple methods
        updateLoadingStatus('Installing Corsair library...', false);
        await installCorsair(micropip);
        
        console.log('[Pyodide] Corsair installed successfully');
        updateLoadingStatus('Initializing generator...', false);
        
        // Load the Python wrapper code
        await pyodide.runPythonAsync(getCorsairWrapper());
        console.log('[Pyodide] Wrapper code loaded');
        
        // Verify everything is working
        const testResult = await pyodide.runPythonAsync(`
import sys
import corsair
result = {
    'python_version': sys.version,
    'corsair_available': True
}
import json
json.dumps(result)
        `);
        
        const testData = JSON.parse(testResult);
        console.log('[Pyodide] Verification successful:', testData);
        
        corsairReady = true;
        
        // Hide loading, show main content
        if (loadingEl) loadingEl.style.display = 'none';
        if (mainContentEl) mainContentEl.style.display = 'block';
        
        showSnackbar('Python environment ready!');
        console.log('[Pyodide] ✓ Initialization complete');
        
    } catch (error) {
        console.error('[Pyodide] Initialization failed:', error);
        showLoadingError(error);
        showSnackbar('Failed to load Python environment', true);
    }
}

/**
 * Install corsair from local master.zip file
 */
async function installCorsair(micropip) {
    console.log('[Pyodide] Installing dependencies...');
    
    // Install ALL required dependencies for corsair
    const dependencies = [
        'jinja2',
        'pyyaml', 
        'setuptools',
        // wavedrom handled separately because it has no pure-Python wheel for Pyodide
        'atpublic',  // May be required
        'jsonschema' // May be required
    ];
    
    for (const dep of dependencies) {
        try {
            console.log(`[Pyodide] Installing ${dep}...`);
            await micropip.install(dep);
            console.log(`[Pyodide] ✓ ${dep} installed`);
        } catch (error) {
            console.warn(`[Pyodide] Warning: Could not install ${dep}:`, error.message);

            // If wavedrom failed to install from PyPI, try common fallbacks (git repos or alternate names)
            if (dep === 'wavedrom') {
                const wavedromFallbacks = [
                    'wavedrom',
                    'wavedrom-python',
                    'git+https://github.com/wavedrom/wavedrom-python.git#egg=wavedrom-python',
                    'git+https://github.com/rburchell/wavedrom-python.git#egg=wavedrom-python'
                ];

                let installed = false;
                for (const spec of wavedromFallbacks) {
                    try {
                        if (spec === 'wavedrom') continue; // already tried
                        console.log(`[Pyodide] Trying fallback install for wavedrom: ${spec}`);
                        // prefer invoking micropip via pyodide.runPythonAsync for complex specs to get clearer errors
                        try {
                            await micropip.install(spec);
                        } catch (inner) {
                            console.warn('[Pyodide] micropip.install failed, retrying via runPythonAsync to show details');
                            // run a small Python snippet that uses micropip.install with keep_going=True
                            const pyCmd = `import asyncio, micropip\nasync def run_inst():\n    await micropip.install('${spec}', keep_going=True)\nasyncio.get_event_loop().run_until_complete(run_inst())`;
                            try {
                                await pyodide.runPythonAsync(pyCmd);
                            } catch (pyErr) {
                                console.warn('[Pyodide] runPythonAsync install failed for', spec, pyErr.toString());
                                throw pyErr;
                            }
                        }
                        console.log(`[Pyodide] ✓ Wavedrom installed via ${spec}`);
                        installed = true;
                        break;
                    } catch (fbErr) {
                        console.warn(`[Pyodide] Fallback install failed (${spec}):`, fbErr.message || fbErr);
                        continue;
                    }
                }

                if (!installed) {
                    console.warn('[Pyodide] Warning: wavedrom could not be installed using known fallbacks. This may cause corsair import to fail.');
                }
            }
            // Continue anyway - some dependencies might be optional
        }
    }

    // Handle wavedrom separately: try a quiet install/check and fall back to the local shim if not available
    try {
        console.log('[Pyodide] Checking availability of wavedrom via micropip (keep_going)...');
        const pyCheck = `import micropip, asyncio\nasync def run():\n    try:\n        await micropip.install('wavedrom', keep_going=True)\n        print('MICROPIP_WAVEDROM_OK')\n    except Exception as e:\n        print('MICROPIP_WAVEDROM_FAIL:'+str(e))\nasyncio.get_event_loop().run_until_complete(run())`;
        const checkResult = await pyodide.runPythonAsync(pyCheck);
        if (typeof checkResult === 'string' && checkResult.indexOf('MICROPIP_WAVEDROM_OK') !== -1) {
            console.log('[Pyodide] wavedrom appears installed via micropip');
        } else {
            console.log('[Pyodide] wavedrom is not available as a pure-Python wheel in Pyodide; will use local shim/fallback');
        }
    } catch (err) {
        console.warn('[Pyodide] wavedrom availability check failed, using local shim/fallback:', err);
    }
    
    try {
        console.log('[Pyodide] Loading corsair from local master.zip...');
        
        // Determine URL to the local zip file (try to derive it from the script location)
        let zipUrl = '/tools/registermap_gen/master.zip';
        try {
            const scriptEl = document.querySelector('script[src$="pyodide-loader.js"], script[src*="/pyodide-loader.js"]');
            if (scriptEl && scriptEl.src) {
                const scriptUrlObj = new URL(scriptEl.src, window.location.href);
                // Replace the trailing /assets/js/<file> with /master.zip (covers typical layout)
                scriptUrlObj.pathname = scriptUrlObj.pathname.replace(/\/assets\/js\/[^^/]+$/, '/master.zip');
                zipUrl = scriptUrlObj.toString();
            }
        } catch (e) {
            console.warn('[Pyodide] Could not derive master.zip URL from script tag, using default:', e);
        }

        console.log('[Pyodide] Fetching corsair zip from', zipUrl);
        const response = await fetch(zipUrl);
        if (!response.ok) {
            throw new Error(`Failed to load master.zip: ${response.statusText}`);
        }
        
        const zipData = await response.arrayBuffer();
        console.log(`[Pyodide] Loaded ${zipData.byteLength} bytes from master.zip`);
        
        // Write zip to Pyodide's virtual filesystem
        const zipArray = new Uint8Array(zipData);
        pyodide.FS.writeFile('/tmp/corsair.zip', zipArray);
                // Also attempt to write the local wavedrom shim into Pyodide FS so imports succeed
        try {
            const shimResp = await fetch('/tools/registermap_gen/assets/python/wavedrom.py');
            if (shimResp.ok) {
                const shimText = await shimResp.text();
                pyodide.FS.writeFile('/tmp/wavedrom.py', shimText);
                console.log('[Pyodide] Wrote local wavedrom shim to /tmp/wavedrom.py');
            } else {
                console.warn('[Pyodide] Local wavedrom shim not found at /tools/registermap_gen/assets/python/wavedrom.py');
            }
        } catch (e) {
            console.warn('[Pyodide] Could not fetch/write wavedrom shim:', e);
        }
        
        console.log('[Pyodide] Zip file written to virtual filesystem');
        
        // Extract and install
        await pyodide.runPythonAsync(`
import zipfile
import sys
import os

print("[Python] Extracting corsair from master.zip...")

# Extract the zip file
with zipfile.ZipFile('/tmp/corsair.zip', 'r') as zip_ref:
    zip_ref.extractall('/tmp/corsair_extracted')

# Find the extracted directory
extracted_items = os.listdir('/tmp/corsair_extracted')
print(f"[Python] Extracted items: {extracted_items}")

# Look for the corsair directory (usually corsair-master or corsair_mod-master)
corsair_root = None
for item in extracted_items:
    item_path = os.path.join('/tmp/corsair_extracted', item)
    if os.path.isdir(item_path) and 'corsair' in item.lower():
        corsair_root = item_path
        print(f"[Python] Found corsair root: {corsair_root}")
        break

if not corsair_root:
    raise Exception(f"Could not find corsair directory in extracted files: {extracted_items}")

# Look for the corsair package inside
corsair_package = None
for item in os.listdir(corsair_root):
    item_path = os.path.join(corsair_root, item)
    if os.path.isdir(item_path) and item == 'corsair':
        corsair_package = item_path
        print(f"[Python] Found corsair package: {corsair_package}")
        break

if not corsair_package:
    # Try adding the root directory itself
    print(f"[Python] Adding root directory to path: {corsair_root}")
    sys.path.insert(0, corsair_root)
else:
    # Add the parent directory of corsair package
    parent_dir = os.path.dirname(corsair_package)
    print(f"[Python] Adding parent directory to path: {parent_dir}")
    sys.path.insert(0, parent_dir)

# Ensure the local assets/python directory (written to /tmp/wavedrom.py) is available
local_shim_dir = '/tmp'
if local_shim_dir not in sys.path:
    sys.path.insert(0, local_shim_dir)
    print(f"[Python] Added local shim dir to sys.path: {local_shim_dir}")

# Check available dependencies
print("[Python] Checking dependencies...")
try:
    import jinja2
    print("[Python] ✓ jinja2 available")
except ImportError:
    print("[Python] ✗ jinja2 not available")

try:
    import yaml
    print("[Python] ✓ yaml available")
except ImportError:
    print("[Python] ✗ yaml not available")

try:
    import wavedrom
    print("[Python] ✓ wavedrom available")
except ImportError:
    print("[Python] ✗ wavedrom not available - this may cause issues")

# Try to import corsair
try:
    import corsair
    print(f"[Python] ✓ Corsair imported successfully")
    print(f"[Python] Corsair location: {corsair.__file__ if hasattr(corsair, '__file__') else 'built-in'}")
    
    # Check for key components
    if hasattr(corsair, 'RegisterMap'):
        print("[Python] ✓ RegisterMap class available")
    else:
        print("[Python] ⚠ RegisterMap class not found")
        
    if hasattr(corsair, 'generators'):
        print("[Python] ✓ Generators module available")
    else:
        print("[Python] ⚠ Generators module not found")
        
except ImportError as e:
    print(f"[Python] ✗ Failed to import corsair: {e}")
    print(f"[Python] Current sys.path: {sys.path}")
    
    # Try to provide more detailed error info
    import traceback
    traceback.print_exc()
    raise

print("[Python] Corsair installation complete!")
        `);
        
        console.log('[Pyodide] ✓ Corsair installed successfully from local file');
        
    } catch (error) {
        console.error('[Pyodide] Failed to install corsair from local file:', error);
        throw new Error(
            `Could not install corsair from master.zip\n` +
            `Error: ${error.message}\n\n` +
            `Please ensure:\n` +
            `• master.zip is in /tools/registermap_gen/ directory\n` +
            `• The zip contains the corsair package\n` +
            `• All dependencies are installed\n` +
            `• The file is accessible to the web server`
        );
    }
}


/**
 * Update loading status message
 */
function updateLoadingStatus(message, isError = false) {
    const loadingEl = document.getElementById('loading-pyodide');
    if (!loadingEl) return;
    
    const statusEl = loadingEl.querySelector('p');
    if (statusEl) {
        statusEl.textContent = message;
        statusEl.style.color = isError ? '#f44336' : '';
    }
}

/**
 * Show error in loading area
 */
function showLoadingError(error) {
    const loadingEl = document.getElementById('loading-pyodide');
    if (!loadingEl) return;
    
    loadingEl.innerHTML = `
        <div style="text-align: center; padding: 48px; max-width: 600px; margin: 0 auto;">
            <span class="material-icons" style="font-size: 64px; color: #f44336;">error</span>
            <h3 style="margin: 16px 0;">Failed to Load Python Environment</h3>
            <p style="color: #666; margin-bottom: 8px;">${error.message}</p>
            <details style="margin: 16px 0; text-align: left; background: #f5f5f5; padding: 12px; border-radius: 4px;">
                <summary style="cursor: pointer; font-weight: 500;">Technical Details</summary>
                <pre style="margin-top: 8px; overflow-x: auto; font-size: 12px;">${error.stack || error.toString()}</pre>
            </details>
            <button class="mdc-button mdc-button--raised" onclick="location.reload()" style="margin-top: 16px;">
                <span class="mdc-button__ripple"></span>
                <span class="mdc-button__label">Retry</span>
            </button>
        </div>
    `;
}

/**
 * Get the Python wrapper code for Corsair
 */
function getCorsairWrapper() {
    return `
import json
import sys
import os
import re
from io import StringIO
import traceback

# Ensure a local wavedrom shim is available so corsair can import it even if micropip install failed
try:
    import wavedrom
    print("[Python] wavedrom available")
except Exception:
    try:
        import importlib.util
        shim_path = '/tmp/wavedrom.py'
        if os.path.exists(shim_path):
            spec = importlib.util.spec_from_file_location('wavedrom', shim_path)
            mod = importlib.util.module_from_spec(spec)
            spec.loader.exec_module(mod)
            import sys as _sys
            _sys.modules['wavedrom'] = mod
            print(f"[Python] Loaded local wavedrom shim from {shim_path}")
        else:
            print(f"[Python] No local wavedrom shim found at {shim_path}")
    except Exception as _e:
        print(f"[Python] Could not load local wavedrom shim: {_e}", file=sys.stderr)

# Import corsair components
try:
    import corsair
    from corsair import RegisterMap
    CORSAIR_AVAILABLE = True
    # Ensure corsair.generators has a Wavedrom class; if not, inject a lightweight fallback
    try:
        import importlib
        genmod = importlib.import_module('corsair.generators')
        if not hasattr(genmod, 'Wavedrom'):
            print('[Python] corsair.generators.Wavedrom missing; injecting fallback')
            class FallbackWavedrom:
                def __init__(self, *args, **kwargs):
                    pass
                def draw_regs(self, imgdir, rmap):
                    try:
                        from pathlib import Path
                        Path(imgdir).mkdir(parents=True, exist_ok=True)
                        import wavedrom
                        import json
                        for reg in rmap:
                            # build a minimal wavedrom JSON for the register
                            reg_wd = {"reg": [], "config": {"bits": 32, "lanes": 1, "fontsize": 10}}
                            # create a simple label
                            reg_wd['reg'].append({"name": getattr(reg, 'name', 'reg'), "bits": 32})
                            svg_obj = wavedrom.render(json.dumps(reg_wd))
                            svg_obj.saveas(str(Path(imgdir) / (getattr(reg, 'name', 'reg').lower() + '.svg')))
                    except Exception as _fw_err:
                        print(f"[Python] FallbackWavedrom draw_regs failed: {_fw_err}", file=sys.stderr)
            genmod.Wavedrom = FallbackWavedrom
    except Exception as _inject_err:
        print(f"[Python] Could not inject fallback Wavedrom: {_inject_err}", file=sys.stderr)
except ImportError as e:
    print(f"ERROR: Could not import corsair: {e}", file=sys.stderr)
    CORSAIR_AVAILABLE = False


def get_reg_type_for_width(data_width):
    """Get the C type for a given data width.
    
    Args:
        data_width: Register width in bits (8, 16, 32, or 64)
    
    Returns:
        C type string (e.g., 'uint32_t')
    """
    if data_width <= 8:
        return 'uint8_t'
    elif data_width <= 16:
        return 'uint16_t'
    elif data_width <= 32:
        return 'uint32_t'
    else:
        return 'uint64_t'


def get_xil_io_suffix(data_width):
    """Get the Xilinx I/O function suffix for a given data width.
    
    Args:
        data_width: Register width in bits (8, 16, 32, or 64)
    
    Returns:
        Suffix string ('8', '16', '32', or '64')
    """
    if data_width <= 8:
        return '8'
    elif data_width <= 16:
        return '16'
    elif data_width <= 32:
        return '32'
    else:
        return '64'


def generate_enhanced_c_header(rmap, base_header, base_address):
    """Generate enhanced C header with Xilinx Zynq/MicroBlaze read/write functions.
    
    This function takes the base C header generated by Corsair and appends:
    - Platform-specific I/O macros for Zynq (bare metal) and MicroBlaze
    - Register read/write functions with Doxygen documentation
    - Bitfield read/write/modify functions
    
    Args:
        rmap: RegisterMap object containing register definitions
        base_header: The base C header string generated by Corsair CHeader
        base_address: Base address of the register map
    
    Returns:
        Enhanced C header string with additional functions
    """
    from corsair import config as corsair_config
    
    # Get configuration
    cfg = corsair_config.globcfg
    data_width = cfg.get('data_width', 32)
    
    # Determine the C type and I/O suffix for register width
    reg_type = get_reg_type_for_width(data_width)
    io_suffix = get_xil_io_suffix(data_width)
    
    # Start building the enhanced header
    enhanced_parts = []
    
    # Insert platform I/O section before the #endif at the end of the base header
    # First, find where the base header ends (looking for final #endif)
    
    platform_io = f'''
/* ============================================================================
 * PLATFORM-SPECIFIC I/O ABSTRACTION
 * ============================================================================
 * This section provides hardware abstraction for Xilinx platforms (MicroBlaze,
 * Zynq, Zynq UltraScale+). The macros automatically select the appropriate I/O
 * functions based on the detected platform.
 * Data width: {data_width} bits ({reg_type})
 * ============================================================================
 */

#if defined(__MICROBLAZE__) || defined(__aarch64__) || defined(__arm__) || defined(ARMR5) || defined(__ARM_ARCH)
    /* Xilinx platform (MicroBlaze/Zynq/Zynq UltraScale+) - uses Xil_In{io_suffix}/Xil_Out{io_suffix} from xil_io.h. */
    #include "xil_io.h"
    
    /* Write a value to a memory-mapped register. */
    #define CSR_REG_WRITE(addr, val)  Xil_Out{io_suffix}((addr), (val))
    
    /* Read a value from a memory-mapped register. */
    #define CSR_REG_READ(addr)        Xil_In{io_suffix}((addr))
    
#else
    /* Generic platform - uses volatile pointer access. */
    #define CSR_REG_WRITE(addr, val)  (*((volatile {reg_type}*)(addr)) = (val))
    #define CSR_REG_READ(addr)        (*((volatile {reg_type}*)(addr)))
    
#endif

/* ============================================================================
 * BASE ADDRESS CONFIGURATION
 * ============================================================================
 */

/* Base address of the register map. Override before including this header to use a different address. */
#ifndef CSR_BASE_ADDR
#define CSR_BASE_ADDR  {hex(base_address)}UL
#endif

'''
    
    enhanced_parts.append(platform_io)
    
    # Generate register read/write functions
    functions = '''
/* ============================================================================
 * REGISTER ACCESS FUNCTIONS
 * ============================================================================
 * These functions provide type-safe access to registers with automatic
 * base address calculation.
 * ============================================================================
 */

'''
    
    for reg in rmap:
        reg_name = reg.name.upper()
        reg_name_lower = reg.name.lower()
        reg_addr = reg.address
        reg_desc = getattr(reg, 'description', f'{reg.name} register') or f'{reg.name} register'
        
        # Generate read function
        functions += f'''/* Read the {reg_name} register. {reg_desc}. Address offset: {hex(reg_addr)} */
static inline {reg_type} csr_{reg_name_lower}_read(void) {{
    return CSR_REG_READ(CSR_BASE_ADDR + CSR_{reg_name}_ADDR);
}}

'''
        
        # Check if register has any writable fields
        has_writable = any('w' in bf.access.lower() for bf in reg.bitfields)
        
        if has_writable:
            # Generate write function
            functions += f'''/* Write to the {reg_name} register. {reg_desc}. Address offset: {hex(reg_addr)} */
static inline void csr_{reg_name_lower}_write({reg_type} val) {{
    CSR_REG_WRITE(CSR_BASE_ADDR + CSR_{reg_name}_ADDR, val);
}}

'''
    
    enhanced_parts.append(functions)
    
    # Generate bitfield access functions
    bitfield_funcs = '''
/* ============================================================================
 * BITFIELD ACCESS FUNCTIONS
 * ============================================================================
 * These functions provide convenient access to individual bitfields within
 * registers. Each function handles masking and shifting automatically.
 * ============================================================================
 */

'''
    
    for reg in rmap:
        reg_name = reg.name.upper()
        reg_name_lower = reg.name.lower()
        
        for bf in reg.bitfields:
            bf_name = bf.name.upper()
            bf_name_lower = bf.name.lower()
            bf_desc = getattr(bf, 'description', f'{bf.name} field') or f'{bf.name} field'
            bf_width = bf.width
            bf_lsb = bf.lsb
            bf_access = bf.access.lower()
            
            # Generate field read function (for readable fields)
            if 'r' in bf_access:
                bitfield_funcs += f'''/* Read the {bf_name} field from {reg_name} register. {bf_desc}. Bits [{bf_lsb + bf_width - 1}:{bf_lsb}], Width: {bf_width}. */
static inline {reg_type} csr_{reg_name_lower}_{bf_name_lower}_get(void) {{
    return (csr_{reg_name_lower}_read() & CSR_{reg_name}_{bf_name}_MSK) >> CSR_{reg_name}_{bf_name}_LSB;
}}

'''
            
            # Generate field write function (for writable fields)
            if 'w' in bf_access:
                # Check if write-only (wo, wosc) - don't do read-modify-write
                if bf_access in ['wo', 'wosc']:
                    bitfield_funcs += f'''/* Write the {bf_name} field in {reg_name} register. {bf_desc}. Bits [{bf_lsb + bf_width - 1}:{bf_lsb}], Width: {bf_width}. Write-only. */
static inline void csr_{reg_name_lower}_{bf_name_lower}_set({reg_type} val) {{
    csr_{reg_name_lower}_write((val << CSR_{reg_name}_{bf_name}_LSB) & CSR_{reg_name}_{bf_name}_MSK);
}}

'''
                else:
                    bitfield_funcs += f'''/* Write the {bf_name} field in {reg_name} register. {bf_desc}. Bits [{bf_lsb + bf_width - 1}:{bf_lsb}], Width: {bf_width}. Read-modify-write. */
static inline void csr_{reg_name_lower}_{bf_name_lower}_set({reg_type} val) {{
    {reg_type} reg_val = csr_{reg_name_lower}_read();
    reg_val = (reg_val & ~CSR_{reg_name}_{bf_name}_MSK) | ((val << CSR_{reg_name}_{bf_name}_LSB) & CSR_{reg_name}_{bf_name}_MSK);
    csr_{reg_name_lower}_write(reg_val);
}}

'''
    
    enhanced_parts.append(bitfield_funcs)
    
    # Generate struct-based register access
    struct_access = '''
/* ============================================================================
 * REGISTER MAP STRUCTURE
 * ============================================================================
 * This structure provides a memory-mapped view of all registers. It can be
 * used for direct struct-based access when the register map is mapped to
 * a contiguous memory region.
 * ============================================================================
 */

/* Register map structure for memory-mapped access. Use csr_get_regmap() to obtain a pointer. */
typedef struct __attribute__((packed)) {
'''
    
    # Sort registers by address for proper struct layout
    sorted_regs = sorted(rmap, key=lambda r: r.address)
    # Start from the first register's address, not from 0
    prev_addr = sorted_regs[0].address if sorted_regs else 0
    
    for reg in sorted_regs:
        reg_name = reg.name.lower()
        reg_desc = getattr(reg, 'description', f'{reg.name} register') or f'{reg.name} register'
        reg_addr = reg.address
        
        # Add padding if there's a gap between registers
        if reg_addr > prev_addr:
            gap = reg_addr - prev_addr
            if gap > 0:
                struct_access += f'    uint8_t _reserved_{prev_addr:#x}[{gap}];  /* Reserved/padding. */\\n'
        
        struct_access += f'''    {reg_type} {reg_name};  /* {reg_desc}. Offset: {hex(reg_addr)} */\\n'''
        prev_addr = reg_addr + (data_width // 8)
    
    struct_access += '''} csr_regmap_t;

/* Get pointer to the register map structure. */
static inline volatile csr_regmap_t* csr_get_regmap(void) {
    return (volatile csr_regmap_t*)CSR_BASE_ADDR;
}

'''
    
    enhanced_parts.append(struct_access)
    
    # Find the position of the final #endif in the base header
    # We want to insert our content before it
    endif_pos = base_header.rfind('#endif')
    if endif_pos != -1:
        # Insert enhanced content before the final #endif
        enhanced_header = base_header[:endif_pos] + '\\n'.join(enhanced_parts) + '\\n' + base_header[endif_pos:]
    else:
        # If no #endif found, just append
        enhanced_header = base_header + '\\n'.join(enhanced_parts)
    
    return enhanced_header


def generate_c_api_documentation(rmap):
    """Generate Markdown documentation for the C API functions.
    
    This function creates documentation describing:
    - Platform I/O macros for Xilinx Zynq/MicroBlaze
    - Register read/write functions
    - Bitfield access functions
    - Register map structure
    
    Args:
        rmap: RegisterMap object containing register definitions
    
    Returns:
        Markdown string documenting the C API
    """
    from corsair import config as corsair_config
    
    # Get configuration
    cfg = corsair_config.globcfg
    data_width = cfg.get('data_width', 32)
    
    # Use helper function to determine the C type for register width
    reg_type = get_reg_type_for_width(data_width)
    io_suffix = get_xil_io_suffix(data_width)
    
    docs = f'''

---

## C Software API Reference

The generated C header (\`regs.h\`) provides a complete software API for accessing the register map from Xilinx platforms.

### Platform Support

The header automatically detects the target platform and uses appropriate I/O functions (data width: {data_width} bits):

| Platform | Detection | I/O Functions |
|----------|-----------|---------------|
| **Xilinx (MicroBlaze/Zynq/Zynq UltraScale+)** | \`__MICROBLAZE__\`, \`__arm__\`, \`ARMR5\`, \`__aarch64__\`, or \`__ARM_ARCH\` defined | \`Xil_In{io_suffix}()\` / \`Xil_Out{io_suffix}()\` |
| **Generic** | None of the above | Volatile pointer access |

### Base Address Configuration

The base address can be configured before including the header:

\`\`\`c
#define CSR_BASE_ADDR  0x43C00000UL  // Custom base address
#include "regs.h"
\`\`\`

### I/O Macros

| Macro | Description |
|-------|-------------|
| \`CSR_REG_WRITE(addr, val)\` | Write a value to a register address |
| \`CSR_REG_READ(addr)\` | Read a value from a register address |

'''
    
    # Document register functions
    docs += '''
### Register Access Functions

Each register has dedicated read and write functions:

| Function | Description |
|----------|-------------|
'''
    
    for reg in rmap:
        reg_name = reg.name.upper()
        reg_name_lower = reg.name.lower()
        reg_desc = getattr(reg, 'description', f'{reg.name} register') or f'{reg.name} register'
        reg_addr = reg.address
        
        # Check if register has any writable fields
        has_writable = any('w' in bf.access.lower() for bf in reg.bitfields)
        
        docs += f'| \`csr_{reg_name_lower}_read()\` | Read {reg_name} register (offset {hex(reg_addr)}) |\\n'
        if has_writable:
            docs += f'| \`csr_{reg_name_lower}_write(val)\` | Write to {reg_name} register |\\n'
    
    # Document bitfield functions
    docs += '''
### Bitfield Access Functions

Each bitfield has dedicated getter and setter functions:

'''
    
    for reg in rmap:
        reg_name = reg.name.upper()
        reg_name_lower = reg.name.lower()
        reg_desc = getattr(reg, 'description', f'{reg.name} register') or f'{reg.name} register'
        
        docs += f'''#### {reg_name} Register Fields

{reg_desc}

| Function | Description | Bits |
|----------|-------------|------|
'''
        
        for bf in reg.bitfields:
            bf_name = bf.name.upper()
            bf_name_lower = bf.name.lower()
            bf_desc = getattr(bf, 'description', f'{bf.name} field') or f'{bf.name} field'
            bf_width = bf.width
            bf_lsb = bf.lsb
            bf_access = bf.access.lower()
            
            bit_range = f'[{bf_lsb + bf_width - 1}:{bf_lsb}]' if bf_width > 1 else f'[{bf_lsb}]'
            
            # Simplified access checks
            if 'r' in bf_access:
                docs += f'| \`csr_{reg_name_lower}_{bf_name_lower}_get()\` | Get {bf_name} field | {bit_range} |\\n'
            
            if 'w' in bf_access:
                docs += f'| \`csr_{reg_name_lower}_{bf_name_lower}_set(val)\` | Set {bf_name} field | {bit_range} |\\n'
        
        docs += '\\n'
    
    # Document the register map structure
    docs += '''### Register Map Structure

The header provides a packed structure for direct memory-mapped access:

\`\`\`c
// Get pointer to register map
volatile csr_regmap_t* regs = csr_get_regmap();

// Access registers directly (register names depend on your register map)
regs->ctrl = 0x01;
uint32_t status = regs->stat;
\`\`\`

#### Structure Members

| Member | Type | Offset | Description |
|--------|------|--------|-------------|
'''
    
    sorted_regs = sorted(rmap, key=lambda r: r.address)
    for reg in sorted_regs:
        reg_name = reg.name.lower()
        reg_desc = getattr(reg, 'description', f'{reg.name} register') or f'{reg.name} register'
        reg_addr = reg.address
        docs += f'''| \`{reg_name}\` | \`{reg_type}\` | \`{hex(reg_addr)}\` | {reg_desc} |\\n'''
    
    # Add usage examples
    docs += '''
### Usage Examples

#### Basic Register Access

\`\`\`c
#include "regs.h"

void example_basic_access(void) {
    // Read a register
    uint32_t ctrl_val = csr_ctrl_read();
    
    // Write a register
    csr_ctrl_write(0x00000001);
}
\`\`\`

#### Bitfield Access

\`\`\`c
#include "regs.h"

void example_bitfield_access(void) {
    // Read a specific field
    uint32_t enable = csr_ctrl_enable_get();
    
    // Set a specific field (read-modify-write)
    csr_ctrl_enable_set(1);
}
\`\`\`

#### Structure-Based Access

\`\`\`c
#include "regs.h"

void example_struct_access(void) {
    volatile csr_regmap_t* regs = csr_get_regmap();
    
    // Direct register access
    regs->ctrl = 0x01;
    uint32_t status = regs->stat;
}
\`\`\`

#### Custom Base Address

\`\`\`c
// Override base address before including header
#define CSR_BASE_ADDR  0x80000000UL
#include "regs.h"

void example_custom_base(void) {
    // All functions now use the custom base address
    csr_ctrl_write(0x01);
}
\`\`\`

'''
    
    return docs


def create_regmap_from_regs_json(regs_json_content):
    """Create a Corsair RegisterMap from regs.json"""
    if not CORSAIR_AVAILABLE:
        raise ImportError("Corsair library is not available")

    try:
        # Parse the regs.json content
        regs_data = json.loads(regs_json_content)
        print(f"[Python] Parsed regs.json with {len(regs_data.get('registers', []))} registers")
        
        # Create RegisterMap and load data
        regmap = RegisterMap()
        regmap.load(regs_data)
        print(f"[Python] RegisterMap created with {len(regmap)} registers")
        return regmap
    except Exception as e:
        print(f"[Python] Error creating regmap from JSON: {e}", file=sys.stderr)
        traceback.print_exc()
        # Fallback: create empty regmap
        regmap = RegisterMap()
        return regmap


def create_regmap_from_regs_file(path):
    """Create a Corsair RegisterMap by pointing Corsair at a regs.json file path (no processing).

    This tries common RegisterMap file-loading methods if present, otherwise falls back to parsing the file.
    """
    if not CORSAIR_AVAILABLE:
        raise ImportError("Corsair library is not available")

    try:
        import inspect
        tried = []

        # Candidates to try: top-level corsair.RegisterMap and corsair.generators.RegisterMap
        candidates = []
        try:
            if hasattr(corsair, 'RegisterMap'):
                candidates.append(('corsair', corsair.RegisterMap))
        except Exception:
            pass

        try:
            genmod = __import__('corsair.generators', fromlist=['RegisterMap'])
            if hasattr(genmod, 'RegisterMap'):
                candidates.append(('corsair.generators', genmod.RegisterMap))
        except Exception:
            # ignore
            pass

        # Also include the RegisterMap symbol we may have already imported
        try:
            if 'RegisterMap' in globals() and RegisterMap not in [c[1] for c in candidates]:
                candidates.append(('imported', RegisterMap))
        except Exception:
            pass

        for modname, RMclass in candidates:
            try:
                print(f"[Python] Trying RegisterMap candidate from {modname}: {RMclass}")
                # Try to instantiate directly with path
                try:
                    regmap = RMclass(path)
                    print(f"[Python] Instantiated RegisterMap(path) from {modname}")
                    return regmap
                except Exception as e_inst:
                    print(f"[Python] Constructor(RMclass(path)) failed for {modname}: {e_inst}")

                # Try no-arg constructor then file-based load methods
                try:
                    regmap = RMclass()
                except Exception as e_ctor:
                    print(f"[Python] Default constructor failed for {modname}: {e_ctor}")
                    continue

                # Print available methods for debugging
                available_methods = [m for m in dir(regmap) if not m.startswith('_')]
                print(f"[Python] Available methods on {modname}: {available_methods}")
                
                # Prefer file-based readers if available
                try:
                    if hasattr(regmap, 'read_json'):
                        regmap.read_json(path)
                        print(f"[Python] Loaded RegisterMap via read_json({path}) on {modname}")
                        return regmap
                except Exception as e_rj:
                    print(f"[Python] read_json failed on {modname}: {e_rj}")
                try:
                    if hasattr(regmap, 'read_yaml'):
                        regmap.read_yaml(path)
                        print(f"[Python] Loaded RegisterMap via read_yaml({path}) on {modname}")
                        return regmap
                except Exception as e_ry:
                    print(f"[Python] read_yaml failed on {modname}: {e_ry}")
                try:
                    if hasattr(regmap, 'read_file'):
                        regmap.read_file(path)
                        print(f"[Python] Loaded RegisterMap via read_file({path}) on {modname}")
                        return regmap
                except Exception as e_rf:
                    print(f"[Python] read_file failed on {modname}: {e_rf}")

                # Fallback: Try load(data) if present
                try:
                    with open(path, 'r') as fh:
                        data = json.load(fh)
                    if hasattr(regmap, 'load'):
                        regmap.load(data)
                        print(f"[Python] Loaded RegisterMap by parsing file and using 'load' on {modname}")
                        return regmap
                    else:
                        print(f"[Python] No 'load' method found on {modname}")
                except Exception as e_load:
                    print(f"[Python] Failed to load via 'load' method on {modname}: {e_load}")

            except Exception as outer_e:
                print(f"[Python] Error trying RegisterMap candidate {modname}: {outer_e}")

        print(f"[Python] No suitable RegisterMap loader found after trying: {tried}")
        # Final fallback: return an empty RegisterMap instance
        try:
            return RegisterMap()
        except Exception as final_e:
            print(f"[Python] Could not create empty RegisterMap(): {final_e}", file=sys.stderr)
            raise
    except Exception as e:
        print(f"[Python] Unexpected failure in create_regmap_from_regs_file: {e}", file=sys.stderr)
        traceback.print_exc()
        try:
            return RegisterMap()
        except Exception:
            raise


def generate_vhdl_testbench(rmap, output_path, read_filler=0, base_address=0):
    """Generate an AXI-Lite compliant VHDL testbench for the register map.
    
    This testbench follows proper AXI-Lite protocol requirements:
    - Independent AW and W channel driving (not sequential)
    - Proper handshake handling: VALID asserted independently of READY
    - Uses a single clock-synchronized loop to avoid VHDL wait statement deadlocks
    - Checks BRESP and RRESP for error responses
    - Proper reset sequence with explicit signal initialization
    - Timeout mechanism for detecting deadlocks
    - VALID signals held stable until handshake completes (stability property)
    
    Args:
        rmap: RegisterMap object
        output_path: Path to write the testbench file
        read_filler: Read filler value for undefined addresses
        base_address: Base address of the register map
    """
    from corsair import config as corsair_config
    
    # Get configuration
    cfg = corsair_config.globcfg
    data_width = cfg.get('data_width', 32)
    addr_width = cfg.get('address_width', 32)
    
    # Calculate bit ranges
    addr_bits = f"{addr_width-1} downto 0"
    data_bits = f"{data_width-1} downto 0"
    strb_bits = f"{data_width//8-1} downto 0"
    
    # Start building the testbench - use plain strings, not f-strings for the template
    tb_content = """--------------------------------------------------------------------------------
-- AXI-Lite VHDL Testbench for Register Map
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_regs is
end entity tb_regs;

architecture behavioral of tb_regs is
    
    -- Clock and reset
    constant CLK_PERIOD : time := 10 ns;
    signal clk : std_logic := '0';
    signal rst_n : std_logic := '0';
    
    -- Timeout configuration (in clock cycles)
    constant TIMEOUT_CYCLES : integer := 1000;
    
    -- AXI-Lite Response codes
    constant AXI_RESP_OKAY   : std_logic_vector(1 downto 0) := "00";
    constant AXI_RESP_EXOKAY : std_logic_vector(1 downto 0) := "01";
    constant AXI_RESP_SLVERR : std_logic_vector(1 downto 0) := "10";
    constant AXI_RESP_DECERR : std_logic_vector(1 downto 0) := "11";
    
    -- AXI-Lite signals
    -- Note: This testbench uses active-low 'rst_n' signal.
    -- All VALID signals initialized to '0' per AXI spec requirement
    signal axil_awaddr  : std_logic_vector(""" + addr_bits + """) := (others => '0');
    signal axil_awprot  : std_logic_vector(2 downto 0) := (others => '0');
    signal axil_awvalid : std_logic := '0';
    signal axil_awready : std_logic;
    signal axil_wdata   : std_logic_vector(""" + data_bits + """) := (others => '0');
    signal axil_wstrb   : std_logic_vector(""" + strb_bits + """) := (others => '1');
    signal axil_wvalid  : std_logic := '0';
    signal axil_wready  : std_logic;
    signal axil_bresp   : std_logic_vector(1 downto 0);
    signal axil_bvalid  : std_logic;
    signal axil_bready  : std_logic := '0';
    signal axil_araddr  : std_logic_vector(""" + addr_bits + """) := (others => '0');
    signal axil_arprot  : std_logic_vector(2 downto 0) := (others => '0');
    signal axil_arvalid : std_logic := '0';
    signal axil_arready : std_logic;
    signal axil_rdata   : std_logic_vector(""" + data_bits + """);
    signal axil_rresp   : std_logic_vector(1 downto 0);
    signal axil_rvalid  : std_logic;
    signal axil_rready  : std_logic := '0';
    
    -- Register interface signals (examples, customize as needed)
"""
    
    # Add signal declarations for each register's bitfields and collect port mappings
    port_mappings = []
    for reg in rmap:
        for bf in reg.bitfields:
            if 'w' in bf.access.lower() or bf.access.lower() in ['rw', 'wo', 'wosc']:
                # Output signal for writable fields
                signal_name = 'csr_' + reg.name.lower() + '_' + bf.name.lower() + '_out'
                if bf.width == 1:
                    tb_content += f"    signal {signal_name} : std_logic := '0';\\n"
                else:
                    width_bits = bf.width - 1
                    tb_content += f"    signal {signal_name} : std_logic_vector({width_bits} downto 0) := (others => '0');\\n"
                port_mappings.append("            " + signal_name + " => " + signal_name)
            if 'r' in bf.access.lower() and hasattr(bf, 'hardware') and bf.hardware in ['i', 'ie']:
                # Input signal for readable fields with hardware input
                signal_name = 'csr_' + reg.name.lower() + '_' + bf.name.lower() + '_in'
                if bf.width == 1:
                    tb_content += f"    signal {signal_name} : std_logic := '0';\\n"
                else:
                    width_bits = bf.width - 1
                    tb_content += f"    signal {signal_name} : std_logic_vector({width_bits} downto 0) := (others => '0');\\n"
                port_mappings.append("            " + signal_name + " => " + signal_name)
    
    tb_content += """
    -- Test control
    signal test_done : boolean := false;
    signal errors : integer := 0;
    
    -- Base address constant
    constant BASE_ADDRESS : std_logic_vector(31 downto 0) := """ + f"x\"{base_address:08x}\"" + """;
    
begin
    
    -- Clock generation
    clk <= not clk after CLK_PERIOD/2 when not test_done;
    
    -- DUT instantiation
    dut: entity work.regs
        generic map (
            BASE_ADDR => BASE_ADDRESS
        )
        port map (
            clk => clk,
            rst_n => rst_n,
            -- AXI-Lite interface
            axil_awaddr  => axil_awaddr,
            axil_awprot  => axil_awprot,
            axil_awvalid => axil_awvalid,
            axil_awready => axil_awready,
            axil_wdata   => axil_wdata,
            axil_wstrb   => axil_wstrb,
            axil_wvalid  => axil_wvalid,
            axil_wready  => axil_wready,
            axil_bresp   => axil_bresp,
            axil_bvalid  => axil_bvalid,
            axil_bready  => axil_bready,
            axil_araddr  => axil_araddr,
            axil_arprot  => axil_arprot,
            axil_arvalid => axil_arvalid,
            axil_arready => axil_arready,
            axil_rdata   => axil_rdata,
            axil_rresp   => axil_rresp,
            axil_rvalid  => axil_rvalid,
            axil_rready  => axil_rready"""
    
    # Add register interface signals to port map
    if port_mappings:
        tb_content += ",\\n            -- Register interface signals\\n"
        tb_content += ",\\n".join(port_mappings)
    
    tb_content += """
        );
    
    -- Test process
    test_proc: process
        
        -- Error counter (using variable for procedure access)
        variable error_count : integer := 0;
        
        -- Local data variable for read operations
        variable read_data : std_logic_vector(""" + data_bits + """);
        
        ------------------------------------------------------------------------
        -- AXI-Lite Write Procedure (AXI4-Lite Protocol Compliant)
        --
        -- Key protocol compliance features:
        -- 1. AW and W channels are driven independently (both asserted together)
        -- 2. VALID signals are asserted immediately, not waiting for READY
        -- 3. Uses a single clock loop to capture independent handshakes
        -- 4. VALID signals held stable until respective handshake completes
        -- 5. Checks BRESP for error responses
        -- 6. Includes timeout to detect deadlocks
        ------------------------------------------------------------------------
        procedure axi_write(
            constant addr : in std_logic_vector(""" + addr_bits + """);
            constant data : in std_logic_vector(""" + data_bits + """)
        ) is
            variable aw_done : boolean;
            variable w_done  : boolean;
            variable b_done  : boolean;
            variable timeout_cnt : integer;
        begin
            -- Drive both address and data channels simultaneously
            -- This tests the DUT's ability to handle concurrent channel activity
            axil_awaddr  <= addr;
            axil_awvalid <= '1';
            axil_wdata   <= data;
            axil_wstrb   <= (others => '1');
            axil_wvalid  <= '1';
            -- BREADY is NOT asserted yet - this tests DUT's ability to handle
            -- delayed BREADY (the DUT must hold BVALID stable until BREADY is asserted)
            
            -- Wait for both AW and W handshakes using a single clock loop
            -- This pattern correctly handles simultaneous or sequential completions
            -- and avoids the VHDL "wait until" deadlock on multiple conditions
            aw_done := false;
            w_done  := false;
            timeout_cnt := 0;
            
            while (not aw_done) or (not w_done) loop
                wait until rising_edge(clk);
                timeout_cnt := timeout_cnt + 1;
                
                -- Check for AW handshake completion
                if axil_awvalid = '1' and axil_awready = '1' then
                    aw_done := true;
                    axil_awvalid <= '0';
                end if;
                
                -- Check for W handshake completion
                if axil_wvalid = '1' and axil_wready = '1' then
                    w_done := true;
                    axil_wvalid <= '0';
                end if;
                
                -- Timeout check to detect deadlocks
                if timeout_cnt >= TIMEOUT_CYCLES then
                    report "AXI Write Address/Data phase timeout - possible protocol violation or DUT hang"
                        severity error;
                    error_count := error_count + 1;
                    -- Force cleanup and exit (allows testbench to continue with other tests)
                    axil_awvalid <= '0';
                    axil_wvalid  <= '0';
                    return;
                end if;
            end loop;
            
            -- Wait for write response (B channel)
            -- BVALID can only be asserted after both AW and W handshakes complete
            -- Assert BREADY after AW/W complete to test DUT's ability to hold BVALID stable
            axil_bready  <= '1';
            b_done := false;
            timeout_cnt := 0;
            
            while not b_done loop
                wait until rising_edge(clk);
                timeout_cnt := timeout_cnt + 1;
                
                if axil_bvalid = '1' and axil_bready = '1' then
                    b_done := true;
                    
                    -- Check BRESP for errors
                    if axil_bresp /= AXI_RESP_OKAY then
                        if axil_bresp = AXI_RESP_SLVERR then
                            report "AXI Write received SLVERR response at address " & 
                                   integer'image(to_integer(unsigned(addr)))
                                severity error;
                        elsif axil_bresp = AXI_RESP_DECERR then
                            report "AXI Write received DECERR response at address " &
                                   integer'image(to_integer(unsigned(addr)))
                                severity error;
                        end if;
                        error_count := error_count + 1;
                    end if;
                end if;
                
                -- Timeout check
                if timeout_cnt >= TIMEOUT_CYCLES then
                    report "AXI Write Response phase timeout - BVALID not received"
                        severity error;
                    error_count := error_count + 1;
                    axil_bready <= '0';
                    return;
                end if;
            end loop;
            
            axil_bready <= '0';
            wait until rising_edge(clk);
        end procedure;
        
        ------------------------------------------------------------------------
        -- AXI-Lite Read Procedure (AXI4-Lite Protocol Compliant)
        --
        -- Key protocol compliance features:
        -- 1. ARVALID asserted immediately, not waiting for ARREADY
        -- 2. ARVALID held stable until handshake completes
        -- 3. RREADY asserted to accept data
        -- 4. Checks RRESP for error responses
        -- 5. Includes timeout to detect deadlocks
        ------------------------------------------------------------------------
        procedure axi_read(
            constant addr : in std_logic_vector(""" + addr_bits + """);
            variable data : out std_logic_vector(""" + data_bits + """)
        ) is
            variable ar_done : boolean;
            variable r_done  : boolean;
            variable timeout_cnt : integer;
        begin
            -- Drive read address channel
            -- ARVALID is asserted immediately, not conditioned on ARREADY
            axil_araddr  <= addr;
            axil_arvalid <= '1';
            axil_rready  <= '1';
            
            -- Wait for AR handshake
            ar_done := false;
            timeout_cnt := 0;
            
            while not ar_done loop
                wait until rising_edge(clk);
                timeout_cnt := timeout_cnt + 1;
                
                if axil_arvalid = '1' and axil_arready = '1' then
                    ar_done := true;
                    axil_arvalid <= '0';
                end if;
                
                -- Timeout check
                if timeout_cnt >= TIMEOUT_CYCLES then
                    report "AXI Read Address phase timeout - ARREADY not received"
                        severity error;
                    error_count := error_count + 1;
                    axil_arvalid <= '0';
                    axil_rready  <= '0';
                    data := (others => 'X');
                    return;
                end if;
            end loop;
            
            -- Wait for read data response (R channel)
            r_done := false;
            timeout_cnt := 0;
            
            while not r_done loop
                wait until rising_edge(clk);
                timeout_cnt := timeout_cnt + 1;
                
                if axil_rvalid = '1' and axil_rready = '1' then
                    r_done := true;
                    data := axil_rdata;
                    
                    -- Check RRESP for errors
                    if axil_rresp /= AXI_RESP_OKAY then
                        if axil_rresp = AXI_RESP_SLVERR then
                            report "AXI Read received SLVERR response at address " &
                                   integer'image(to_integer(unsigned(addr)))
                                severity error;
                        elsif axil_rresp = AXI_RESP_DECERR then
                            report "AXI Read received DECERR response at address " &
                                   integer'image(to_integer(unsigned(addr)))
                                severity error;
                        end if;
                        error_count := error_count + 1;
                    end if;
                end if;
                
                -- Timeout check
                if timeout_cnt >= TIMEOUT_CYCLES then
                    report "AXI Read Data phase timeout - RVALID not received"
                        severity error;
                    error_count := error_count + 1;
                    axil_rready <= '0';
                    data := (others => 'X');
                    return;
                end if;
            end loop;
            
            axil_rready <= '0';
            wait until rising_edge(clk);
        end procedure;
        
    begin
        -- Initialize error counter
        error_count := 0;
        
        ------------------------------------------------------------------------
        -- Reset Sequence
        -- Per AXI4-Lite spec: All VALID signals must be driven low during reset
        ------------------------------------------------------------------------
        report "Initializing testbench...";
        
        -- VALID and READY signals are already initialized to '0' in their declarations
        -- so explicit assignments here are omitted.
        
        -- Assert reset (active low)
        rst_n <= '0';
        for i in 1 to 16 loop
            wait until rising_edge(clk);
        end loop;
        
        -- Deassert reset synchronously
        rst_n <= '1';
        
        -- Wait a few cycles after reset before starting transactions
        for i in 1 to 4 loop
            wait until rising_edge(clk);
        end loop;
        
        report "Starting register map tests...";
        
"""
    
    # Add basic test for each register
    for reg in rmap:
        addr_hex = "0x{:08x}".format(reg.address)
        reset_val = getattr(reg, 'reset', 0)
        reset_hex = "0x{:08x}".format(reset_val)
        reg_name = reg.name
        addr_code = "{:08x}".format(reg.address)
        val_code = "{:08x}".format(reset_val)
        test_code = f'        -- Test register {reg_name} at address {addr_hex}\\n'
        test_code += f'        report "Testing {reg_name}...";\\n'
        test_code += f'        axi_read(x"{addr_code}", read_data);\\n'
        test_code += f'        assert read_data = x"{val_code}"\\n'
        test_code += f'            report "{reg_name} reset value mismatch: expected {reset_hex}, got " & \\n'
        test_code += f'                   integer\\'image(to_integer(unsigned(read_data)))\\n'
        test_code += f'            severity warning;\\n'
        test_code += f'        \\n'
        tb_content += test_code
    
    # Add write test for writable registers
    for reg in rmap:
        has_writable = any('w' in bf.access.lower() for bf in reg.bitfields)
        if has_writable:
            test_value = 0xA5A5A5A5 & ((1 << data_width) - 1)
            reg_name = reg.name
            addr_code = "{:08x}".format(reg.address)
            val_code = "{:08x}".format(test_value)
            test_code = f'        -- Write test for {reg_name}\\n'
            test_code += f'        axi_write(x"{addr_code}", x"{val_code}");\\n'
            test_code += f'        axi_read(x"{addr_code}", read_data);\\n'
            test_code += f'        report "{reg_name} write test completed";\\n'
            test_code += f'        \\n'
            tb_content += test_code
    
    tb_content += """        -- Test completion
        report "All tests completed";
        report "Total errors: " & integer'image(error_count);
        test_done <= true;
        wait;
        
    end process;
    
end architecture behavioral;
"""
    
    # Write the testbench file
    import os
    os.makedirs(os.path.dirname(output_path), exist_ok=True)
    with open(output_path, 'w') as f:
        f.write(tb_content)
    
    print(f"[Python] Generated testbench with {len(rmap)} register tests")


def generate_outputs(regs_json_content, options, base_address_str='0x00000000', read_filler_str='0xdeadbeef'):
    """
    Generate register map outputs using corsair with csrconfig approach

    Args:
        regs_json_content: JSON string content of regs.json file
        options: Dict with output options (vhdl, c, docs, axil)
        base_address_str: Base address as hex string
        read_filler_str: Read filler value as hex string

    Returns:
        JSON string with generated file contents or error
    """
    try:
        if not CORSAIR_AVAILABLE:
            return json.dumps({
                'success': False,
                'error': 'Corsair library is not available'
            })

        # Options may be passed as a JSON string from JavaScript to avoid JS booleans being evaluated
        if isinstance(options, str):
            try:
                options = json.loads(options)
            except Exception:
                options = {}

        print(f"[Python] Starting generation with options: {options}")
        
        # Parse base_address and read_filler
        try:
            base_address = int(base_address_str, 16) if isinstance(base_address_str, str) else int(base_address_str)
        except:
            base_address = 0
        try:
            read_filler = int(read_filler_str, 16) if isinstance(read_filler_str, str) else int(read_filler_str)
        except:
            read_filler = 0

        # Prepare a dedicated output directory in the Pyodide FS so we can capture any files written
        import shutil, base64
        outdir = os.path.join('/tmp', 'corsair_out')
        # Clean existing outdir
        try:
            if os.path.exists(outdir):
                shutil.rmtree(outdir)
        except Exception:
            pass
        os.makedirs(outdir, exist_ok=True)

        # Write regs.json to the filesystem so corsair can read it
        regs_path = os.path.join(outdir, 'regs.json')
        with open(regs_path, 'w') as f:
            f.write(regs_json_content)
        print(f"[Python] Wrote regs.json to {regs_path}")

        # Change current working directory to outdir
        old_cwd = os.getcwd()
        try:
            os.chdir(outdir)
            print(f"[Python] Changed cwd to {outdir}")
            
            # Read register map
            rmap = RegisterMap()
            rmap.read_file('regs.json')
            print(f"[Python] Loaded register map with {len(rmap)} registers")
            
            # Set global configuration using corsair's config module
            from corsair import config as corsair_config
            globcfg = corsair_config.default_globcfg()
            globcfg['base_address'] = base_address
            globcfg['data_width'] = 32
            globcfg['address_width'] = 32
            globcfg['register_reset'] = 'sync_neg'
            corsair_config.set_globcfg(globcfg)
            print(f"[Python] Set global config: base_address={hex(base_address)}, reset=sync_neg")
            
            # Generate outputs based on options
            from corsair import generators
            outputs = {}
            
            # VHDL module (AXI-Lite interface)
            if options.get('vhdl', True):
                try:
                    print("[Python] Generating VHDL module...")
                    gen = generators.Vhdl(rmap, path='hw/regs.vhd', read_filler=read_filler, interface='axil')
                    gen.generate()
                    with open('hw/regs.vhd', 'r') as f:
                        vhdl_content = f.read()
                    
                    vhdl_content = re.sub(r'\\brst\\b', 'rst_n', vhdl_content)
                    
                    # Fix BASE_ADDR generic to use proper 32-bit width
                    # Match both "16-1 downto 0" and "ADDR_W-1 downto 0" patterns
                    vhdl_content = re.sub(
                        r'BASE_ADDR\\s*:\\s*std_logic_vector\\([^)]+\\)',
                        'BASE_ADDR : std_logic_vector(31 downto 0)',
                        vhdl_content
                    )
                    
                    with open('hw/regs.vhd', 'w') as f:
                        f.write(vhdl_content)
                        
                    outputs['vhdl'] = vhdl_content
                    print(f"[Python] ✓ VHDL module generated ({len(outputs['vhdl'])} chars)")
                except Exception as e:
                    print(f"[Python] VHDL generation error: {e}")
                    traceback.print_exc()
                    outputs['vhdl'] = f"Error generating VHDL: {e}"
            
            # C header
            if options.get('c', True):
                try:
                    print("[Python] Generating C header...")
                    gen = generators.CHeader(rmap, path='sw/regs.h', prefix='CSR')
                    gen.generate()
                    with open('sw/regs.h', 'r') as f:
                        base_header = f.read()
                    
                    # Generate enhanced C header with Zynq/MicroBlaze functions
                    enhanced_header = generate_enhanced_c_header(rmap, base_header, base_address)
                    outputs['c'] = enhanced_header
                    
                    # Write enhanced header back to file
                    with open('sw/regs.h', 'w') as f:
                        f.write(enhanced_header)
                    
                    print(f"[Python] ✓ C header generated with Zynq/MicroBlaze functions ({len(outputs['c'])} chars)")
                except Exception as e:
                    print(f"[Python] C header generation error: {e}")
                    traceback.print_exc()
                    outputs['c'] = f"Error generating C header: {e}"
            
            # Markdown documentation
            if options.get('docs', True):
                try:
                    print("[Python] Generating Markdown documentation...")
                    gen = generators.Markdown(rmap, path='doc/regs.md', title='Register Map', 
                                             print_images=True, image_dir='md_img', print_conventions=True)
                    gen.generate()
                    with open('doc/regs.md', 'r') as f:
                        base_docs = f.read()
                    
                    # Append C API documentation
                    c_api_docs = generate_c_api_documentation(rmap)
                    enhanced_docs = base_docs + c_api_docs
                    outputs['docs'] = enhanced_docs
                    
                    # Write enhanced docs back to file
                    with open('doc/regs.md', 'w') as f:
                        f.write(enhanced_docs)
                    
                    print(f"[Python] ✓ Markdown doc generated with C API reference ({len(outputs['docs'])} chars)")
                except Exception as e:
                    print(f"[Python] Markdown generation error: {e}")
                    traceback.print_exc()
                    outputs['docs'] = f"Error generating Markdown: {e}"
            
            # AsciiDoc documentation
            if options.get('docs', True):
                try:
                    print("[Python] Generating AsciiDoc documentation...")
                    gen = generators.Asciidoc(rmap, path='doc/regs.adoc', title='Register Map',
                                             print_images=True, image_dir='adoc_img', print_conventions=True)
                    gen.generate()
                    print("[Python] ✓ AsciiDoc doc generated")
                except Exception as e:
                    print(f"[Python] AsciiDoc generation error: {e}")
                    traceback.print_exc()
            
            # VHDL Testbench
            if options.get('vhdl', True):
                try:
                    print("[Python] Generating VHDL testbench...")
                    generate_vhdl_testbench(rmap, 'hw/tb_regs.vhd', read_filler, base_address)
                    print("[Python] ✓ VHDL testbench generated")
                except Exception as e:
                    print(f"[Python] VHDL testbench generation error: {e}")
                    traceback.print_exc()
            
            # Collect all generated files
            files = {}
            for root, _, filenames in os.walk('.'):
                for fname in filenames:
                    fpath = os.path.join(root, fname)
                    # Skip the input regs.json
                    if fpath == './regs.json':
                        continue
                    rel = os.path.relpath(fpath, '.')
                    try:
                        with open(fpath, 'rb') as fh:
                            data = fh.read()
                        b64 = base64.b64encode(data).decode('ascii')
                        files[rel] = b64
                        print(f"[Python] Collected file: {rel} ({len(data)} bytes)")
                    except Exception as e:
                        print(f"[Python] Warning: could not read generated file {fpath}: {e}", file=sys.stderr)
            
            outputs['files'] = files
            print(f"[Python] Generation complete: vhdl={bool(outputs.get('vhdl'))}, c={bool(outputs.get('c'))}, docs={bool(outputs.get('docs'))}, total_files={len(files)}")
            
            return json.dumps({
                'success': True,
                'outputs': outputs
            })
        finally:
            os.chdir(old_cwd)

    except Exception as e:
        tb = traceback.format_exc()
        print(f"Generation error: {e}\\n{tb}", file=sys.stderr)
        return json.dumps({
            'success': False,
            'error': str(e),
            'traceback': tb
        })


def validate_config(config_json):
    """Validate register map configuration"""
    try:
        config = json.loads(config_json)

        # Basic structure validation
        if not isinstance(config, dict):
            return json.dumps({
                'valid': False,
                'error': 'Configuration must be a JSON object'
            })

        # Check for required fields
        if 'registers' not in config:
            return json.dumps({
                'valid': False,
                'error': 'Configuration must contain a "registers" array'
            })

        if not isinstance(config['registers'], list):
            return json.dumps({
                'valid': False,
                'error': '"registers" must be an array'
            })

        # Validate each register
        for idx, reg in enumerate(config['registers']):
            if not isinstance(reg, dict):
                return json.dumps({
                    'valid': False,
                    'error': f'Register at index {idx} must be an object'
                })

            if 'name' not in reg:
                return json.dumps({
                    'valid': False,
                    'error': f'Register at index {idx} is missing "name" field'
                })

        return json.dumps({
            'valid': True,
            'message': f'Configuration is valid with {len(config["registers"])} register(s)'
        })

    except json.JSONDecodeError as e:
        return json.dumps({
            'valid': False,
            'error': f'Invalid JSON: {str(e)}'
        })
    except Exception as e:
        tb = traceback.format_exc()
        return json.dumps({
            'valid': False,
            'error': str(e),
            'traceback': tb
        })

print("Corsair wrapper loaded successfully")
`;
}

/**
 * Run Corsair generation with the provided configuration
 */
async function runCorsairGeneration(configJson, options, baseAddress = '0x00000000', readFiller = '0xdeadbeef') {
    if (!corsairReady) {
        throw new Error('Python environment is not ready yet. Please wait for initialization to complete.');
    }

    if (!pyodide) {
        throw new Error('Pyodide is not initialized');
    }

    try {
        console.log('[Corsair] Starting generation with options:', options, 'base:', baseAddress, 'filler:', readFiller);

        // Escape the JSON string properly for Python
        const escapedJson = configJson
            .replace(/\\/g, '\\\\')
            .replace(/'/g, "\\'")
            .replace(/\n/g, '\\n')
            .replace(/\r/g, '\\r');

        // Pass options as a JSON string to avoid JavaScript booleans (true/false) leaking into Python
        const escapedOptions = JSON.stringify(options)
            .replace(/\\/g, '\\\\')
            .replace(/'/g, "\\'")
            .replace(/\n/g, '\\n')
            .replace(/\r/g, '\\r');
        
        // Escape base_address and read_filler
        const escapedBaseAddress = String(baseAddress).replace(/\\/g, '\\\\').replace(/'/g, "\\'");
        const escapedReadFiller = String(readFiller).replace(/\\/g, '\\\\').replace(/'/g, "\\'");

        const pythonCode = `generate_outputs('''${escapedJson}''', '''${escapedOptions}''', '''${escapedBaseAddress}''', '''${escapedReadFiller}''')`;

        console.log('[Corsair] Running Python generation...');

        const result = await pyodide.runPythonAsync(pythonCode);
        console.debug('[Corsair] Raw Python result:', result);

        const parsed = JSON.parse(result);
        console.debug('[Corsair] Parsed generation result:', parsed);
        if (parsed && parsed.outputs && parsed.outputs.files) {
            console.log('[Corsair] Files returned by Python:', Object.keys(parsed.outputs.files));
        } else {
            console.log('[Corsair] No files returned by Python in outputs.files');
        }

        if (!parsed.success) {
            console.error('[Corsair] Generation failed:', parsed.error);
            if (parsed.traceback) {
                console.error('[Corsair] Python traceback:', parsed.traceback);
            }
        } else {
            console.log('[Corsair] Generation successful');
        }

        return parsed;

    } catch (error) {
        console.error('[Corsair] Execution error:', error);
        throw new Error(`Generation failed: ${error.message}`);
    }
}


/**
 * Validate a configuration before generation
 */
async function validateConfig(configJson) {
    if (!corsairReady) {
        throw new Error('Python environment is not ready yet');
    }
    
    if (!pyodide) {
        throw new Error('Pyodide is not initialized');
    }
    
    try {
        const escapedJson = configJson
            .replace(/\\/g, '\\\\')
            .replace(/'/g, "\\'")
            .replace(/\n/g, '\\n')
            .replace(/\r/g, '\\r');
        
        const pythonCode = `validate_config('''${escapedJson}''')`;
        const result = await pyodide.runPythonAsync(pythonCode);
        
        return JSON.parse(result);
        
    } catch (error) {
        console.error('[Corsair] Validation error:', error);
        return {
            valid: false,
            error: error.message
        };
    }
}

/**
 * Check if Pyodide is loaded and start initialization
 */
function checkPyodideAndInit() {
    if (typeof window.loadPyodide !== 'undefined') {
        console.log('[Pyodide] CDN script loaded successfully');
        initializePyodideEnvironment();
    } else {
        loadingAttempts++;
        
        if (loadingAttempts < MAX_LOADING_ATTEMPTS) {
            console.log(`[Pyodide] Waiting for CDN... (attempt ${loadingAttempts}/${MAX_LOADING_ATTEMPTS})`);
            setTimeout(checkPyodideAndInit, 300);
        } else {
            console.error('[Pyodide] Failed to load CDN after multiple attempts');
            
            const loadingEl = document.getElementById('loading-pyodide');
            if (loadingEl) {
                loadingEl.innerHTML = `
                    <div style="text-align: center; padding: 48px;">
                        <span class="material-icons" style="font-size: 64px; color: #f44336;">cloud_off</span>
                        <h3>Failed to Load Python Runtime</h3>
                        <p>The Pyodide library could not be loaded from CDN.</p>
                        <p style="color: #666; margin-top: 8px;">This may be due to:</p>
                        <ul style="text-align: left; max-width: 400px; margin: 16px auto; color: #666;">
                            <li>Internet connection issues</li>
                            <li>CDN availability problems</li>
                            <li>Browser compatibility issues</li>
                            <li>Ad blockers or security extensions</li>
                        </ul>
                        <button class="mdc-button mdc-button--raised" onclick="location.reload()" style="margin-top: 16px;">
                            <span class="mdc-button__ripple"></span>
                            <span class="mdc-button__label">Retry</span>
                        </button>
                    </div>
                `;
            }
            
            if (typeof showSnackbar === 'function') {
                showSnackbar('Failed to load Python runtime. Please refresh the page.', true);
            }
        }
    }
}

/**
 * Initialize when DOM is ready
 */
if (document.readyState === 'loading') {
    document.addEventListener('DOMContentLoaded', () => {
        console.log('[Pyodide] DOM loaded, starting initialization check...');
        setTimeout(checkPyodideAndInit, 200);
    });
} else {
    // DOM already loaded
    console.log('[Pyodide] DOM already loaded, starting initialization check...');
    setTimeout(checkPyodideAndInit, 200);
}

// Export for debugging
window.pyodideDebug = {
    getPyodide: () => pyodide,
    isReady: () => corsairReady,
    reinitialize: initializePyodideEnvironment
};

console.log('[Pyodide] Loader script initialized');
