// Seed: 4175350126
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3
    , id_7,
    input supply1 id_4,
    input supply0 id_5
);
  assign id_7[1'b0] = -1;
  assign module_1.id_1 = 0;
  parameter id_8 = 1;
  generate
    logic id_9;
  endgenerate
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1
);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0
    , id_8,
    input tri0 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wire id_4,
    output tri0 id_5,
    output supply1 id_6
);
  logic [-1 : -1] id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = -1;
endmodule
