
*** Running vivado
    with args -log design_1_transmitter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_transmitter_0_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_transmitter_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lilian/school/UnderWaterCommunications/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_transmitter_0_1
Command: synth_design -top design_1_transmitter_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 153629
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2441.129 ; gain = 371.613 ; free physical = 15057 ; free virtual = 23842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1898.940; parent = 1690.098; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3458.758; parent = 2458.945; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_transmitter_0_1' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/synth/design_1_transmitter_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_state_RAM_AUTO_1R1W' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_state_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './transmitter_state_RAM_AUTO_1R1W.dat' is read successfully [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_state_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_state_RAM_AUTO_1R1W' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_state_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'transmitter_real_output_RAM_AUTO_1R1W' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_real_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_real_output_RAM_AUTO_1R1W' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_real_output_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_64_2' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_64_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_mux_506_32_1_1' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_506_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_mux_506_32_1_1' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_506_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_flow_control_loop_pipe_sequential_init' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_flow_control_loop_pipe_sequential_init' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_64_2' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_64_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_81_3' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_81_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_mux_506_16_1_1' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_506_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_mux_506_16_1_1' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_506_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_81_3' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_81_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_93_5' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_93_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_93_5' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_93_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_108_6' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_108_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_mux_1007_16_1_1' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_1007_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_mux_1007_16_1_1' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_mux_1007_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_transmitter_Pipeline_VITIS_LOOP_108_6' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_transmitter_Pipeline_VITIS_LOOP_108_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter_control_s_axi' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_control_s_axi' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'transmitter_sitofp_32s_32_6_no_dsp_1' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_sitofp_32s_32_6_no_dsp_1_ip' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/ip/transmitter_sitofp_32s_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_sitofp_32s_32_6_no_dsp_1_ip' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/ip/transmitter_sitofp_32s_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_sitofp_32s_32_6_no_dsp_1' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_regslice_both' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_regslice_both' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_regslice_both__parameterized0' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_regslice_both__parameterized0' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_regslice_both__parameterized1' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_regslice_both__parameterized1' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_regslice_both__parameterized2' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_regslice_both__parameterized2' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'transmitter_regslice_both__parameterized3' [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter_regslice_both__parameterized3' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_transmitter_0_1' (0#1) [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/synth/design_1_transmitter_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ipshared/bb1d/hdl/verilog/transmitter_control_s_axi.v:250]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.910 ; gain = 590.395 ; free physical = 15071 ; free virtual = 23858
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3659.727; parent = 2659.914; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.754 ; gain = 605.238 ; free physical = 15073 ; free virtual = 23859
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3674.570; parent = 2674.758; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.754 ; gain = 605.238 ; free physical = 15073 ; free virtual = 23859
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3674.570; parent = 2674.758; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2674.754 ; gain = 0.000 ; free physical = 15064 ; free virtual = 23851
INFO: [Netlist 29-17] Analyzing 596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/constraints/transmitter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/constraints/transmitter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.runs/design_1_transmitter_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.runs/design_1_transmitter_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.535 ; gain = 0.000 ; free physical = 14936 ; free virtual = 23722
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  FDE => FDRE: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2821.535 ; gain = 0.000 ; free physical = 14933 ; free virtual = 23720
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 15036 ; free virtual = 23849
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 15036 ; free virtual = 23849
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.runs/design_1_transmitter_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 15036 ; free virtual = 23849
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'transmitter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'transmitter_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "transmitter_state_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "transmitter_real_output_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'transmitter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'transmitter_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 15050 ; free virtual = 23851
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'transmitter_sitofp_32s_32_6_no_dsp_1:/transmitter_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/imag_output_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/real_output_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/state_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module transmitter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module transmitter_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 15007 ; free virtual = 23811
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14896 ; free virtual = 23700
Synthesis current peak Physical Memory [PSS] (MB): peak = 2103.921; parent = 1895.224; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14859 ; free virtual = 23662
Synthesis current peak Physical Memory [PSS] (MB): peak = 2108.941; parent = 1900.762; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/imag_output_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/real_output_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/state_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/state_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14864 ; free virtual = 23668
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23662
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23662
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     8|
|2     |LUT2     |   169|
|3     |LUT3     |   469|
|4     |LUT4     |   312|
|5     |LUT5     |   498|
|6     |LUT6     |  2370|
|7     |MUXCY    |   304|
|8     |MUXF7    |    49|
|9     |RAMB18E1 |     3|
|11    |XORCY    |   220|
|12    |FDE      |    64|
|13    |FDRE     |  4696|
|14    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14861 ; free virtual = 23661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.730; parent = 1917.551; children = 208.843
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.336; parent = 2789.523; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2821.535 ; gain = 605.238 ; free physical = 14918 ; free virtual = 23719
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 2821.535 ; gain = 752.020 ; free physical = 14918 ; free virtual = 23719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2821.535 ; gain = 0.000 ; free physical = 15026 ; free virtual = 23827
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.535 ; gain = 0.000 ; free physical = 14989 ; free virtual = 23789
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 80 instances
  FDE => FDRE: 64 instances

Synth Design complete, checksum: dcc4cfec
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.535 ; gain = 1082.965 ; free physical = 15198 ; free virtual = 23999
INFO: [Common 17-1381] The checkpoint '/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.runs/design_1_transmitter_0_1_synth_1/design_1_transmitter_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_transmitter_0_1, cache-ID = c990b0026522a050
INFO: [Coretcl 2-1174] Renamed 187 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.runs/design_1_transmitter_0_1_synth_1/design_1_transmitter_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_transmitter_0_1_utilization_synth.rpt -pb design_1_transmitter_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 14:12:59 2024...
