-- Copyright (C) 2021  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

-- DATE "04/03/2022 03:13:26"

-- 
-- Device: Altera 5CGXFC9E7F35C8 Package FBGA1152
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Synapse_Unit IS
    PORT (
	clk_synapse_unit : IN std_logic;
	rst_synapse_unit : IN std_logic;
	dbg_active : OUT std_logic;
	dbg_wait2Cal : OUT std_logic;
	dbg_ADDR : OUT std_logic_vector(7 DOWNTO 0);
	dbg_weight : OUT std_logic_vector(15 DOWNTO 0);
	dbg_patchPRE : OUT std_logic;
	dbg_patchPOST : OUT std_logic;
	avs_initSynapse_waitrequest : OUT std_logic;
	avs_initSynapse_write : IN std_logic;
	avs_initSynapse_byteenable : IN std_logic_vector(1 DOWNTO 0);
	avs_initSynapse_writedata : IN std_logic_vector(7 DOWNTO 0);
	avs_initSynapse_response : OUT std_logic_vector(1 DOWNTO 0);
	avs_pullSpike_waitrequest : OUT std_logic;
	avs_pullSpike_write : IN std_logic;
	avs_pullSpike_byteenable : IN std_logic_vector(3 DOWNTO 0);
	avs_pullSpike_writedata : IN std_logic_vector(31 DOWNTO 0);
	avm_pushSynapse_address : OUT std_logic_vector(7 DOWNTO 0);
	avm_pushSynapse_waitrequest : IN std_logic;
	avm_pushSynapse_write : OUT std_logic;
	avm_pushSynapse_writedata : OUT std_logic_vector(15 DOWNTO 0)
	);
END Synapse_Unit;

-- Design Ports Information
-- dbg_active	=>  Location: PIN_AB31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_wait2Cal	=>  Location: PIN_AJ34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[1]	=>  Location: PIN_V32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[2]	=>  Location: PIN_AC33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[4]	=>  Location: PIN_Y29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[5]	=>  Location: PIN_AJ32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[6]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_ADDR[7]	=>  Location: PIN_AA31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[0]	=>  Location: PIN_AA33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[1]	=>  Location: PIN_U33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[2]	=>  Location: PIN_AA32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[3]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[4]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[6]	=>  Location: PIN_U31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[7]	=>  Location: PIN_AB33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[8]	=>  Location: PIN_AM33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[9]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[10]	=>  Location: PIN_AD34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[11]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[12]	=>  Location: PIN_AH32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[13]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[14]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_weight[15]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_patchPRE	=>  Location: PIN_AK34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbg_patchPOST	=>  Location: PIN_AF33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_waitrequest	=>  Location: PIN_AK32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_byteenable[0]	=>  Location: PIN_AL6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_byteenable[1]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_response[0]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_response[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_waitrequest	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[10]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[11]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[12]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[13]	=>  Location: PIN_AN28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[14]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[15]	=>  Location: PIN_AL30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[16]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[17]	=>  Location: PIN_P32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[18]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[19]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[20]	=>  Location: PIN_AH31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[21]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[0]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[1]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[2]	=>  Location: PIN_V31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[3]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[4]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[5]	=>  Location: PIN_AH34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[6]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_address[7]	=>  Location: PIN_AE32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_write	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[0]	=>  Location: PIN_Y33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[1]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[2]	=>  Location: PIN_AN34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[3]	=>  Location: PIN_AG34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[4]	=>  Location: PIN_AL33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[6]	=>  Location: PIN_W34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[7]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[8]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[9]	=>  Location: PIN_AG33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[10]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[11]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[12]	=>  Location: PIN_AE33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[13]	=>  Location: PIN_AG31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[14]	=>  Location: PIN_T32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_writedata[15]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_synapse_unit	=>  Location: PIN_AD31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_synapse_unit	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[0]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_write	=>  Location: PIN_AD32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[1]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[2]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[3]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[4]	=>  Location: PIN_AF31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[5]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[6]	=>  Location: PIN_T31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_initSynapse_writedata[7]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_byteenable[0]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_byteenable[1]	=>  Location: PIN_AF32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_byteenable[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_byteenable[3]	=>  Location: PIN_AH33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_write	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avm_pushSynapse_waitrequest	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[9]	=>  Location: PIN_V33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[31]	=>  Location: PIN_V34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[8]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[30]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[7]	=>  Location: PIN_Y32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[29]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[6]	=>  Location: PIN_U29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[1]	=>  Location: PIN_AK33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[0]	=>  Location: PIN_AJ31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[5]	=>  Location: PIN_H34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[2]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[4]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[3]	=>  Location: PIN_AK30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[28]	=>  Location: PIN_AE34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[23]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[22]	=>  Location: PIN_AB34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[27]	=>  Location: PIN_AL27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[24]	=>  Location: PIN_T33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[26]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- avs_pullSpike_writedata[25]	=>  Location: PIN_W32,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Synapse_Unit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_synapse_unit : std_logic;
SIGNAL ww_rst_synapse_unit : std_logic;
SIGNAL ww_dbg_active : std_logic;
SIGNAL ww_dbg_wait2Cal : std_logic;
SIGNAL ww_dbg_ADDR : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_dbg_weight : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dbg_patchPRE : std_logic;
SIGNAL ww_dbg_patchPOST : std_logic;
SIGNAL ww_avs_initSynapse_waitrequest : std_logic;
SIGNAL ww_avs_initSynapse_write : std_logic;
SIGNAL ww_avs_initSynapse_byteenable : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_avs_initSynapse_writedata : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_avs_initSynapse_response : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_avs_pullSpike_waitrequest : std_logic;
SIGNAL ww_avs_pullSpike_write : std_logic;
SIGNAL ww_avs_pullSpike_byteenable : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_avs_pullSpike_writedata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_avm_pushSynapse_address : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_avm_pushSynapse_waitrequest : std_logic;
SIGNAL ww_avm_pushSynapse_write : std_logic;
SIGNAL ww_avm_pushSynapse_writedata : std_logic_vector(15 DOWNTO 0);
SIGNAL \avs_initSynapse_byteenable[0]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_byteenable[1]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[10]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[11]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[12]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[13]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[14]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[15]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[16]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[17]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[18]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[19]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[20]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[21]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \rst_synapse_unit~input_o\ : std_logic;
SIGNAL \clk_synapse_unit~input_o\ : std_logic;
SIGNAL \clk_synapse_unit~inputCLKENA0_outclk\ : std_logic;
SIGNAL \avs_initSynapse_write~input_o\ : std_logic;
SIGNAL \stateInitSynapse_next.STATE_IDLE~0_combout\ : std_logic;
SIGNAL \stateInitSynapse.STATE_IDLE~q\ : std_logic;
SIGNAL \activeSynapseModule~combout\ : std_logic;
SIGNAL \avs_pullSpike_byteenable[2]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_byteenable[3]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_byteenable[1]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_byteenable[0]~input_o\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_write~input_o\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_waitrequest~input_o\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \statePullSpike.STATE_WAIT~q\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \spikeCondition~combout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \statePushSynapse.STATE_PUSH~q\ : std_logic;
SIGNAL \Selector17~0_combout\ : std_logic;
SIGNAL \statePushSynapse.STATE_IDLE~q\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \Selector18~1_combout\ : std_logic;
SIGNAL \wait2Push~combout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \statePullSpike.STATE_IDLE~q\ : std_logic;
SIGNAL \statePullSpike_next.STATE_PATCH~0_combout\ : std_logic;
SIGNAL \statePullSpike.STATE_PATCH~q\ : std_logic;
SIGNAL \STDP_patchPREneuron~0_combout\ : std_logic;
SIGNAL \STDP_patchPREneuron~combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \STDP_patchPOSTneuron~combout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|TOP_LEVEL[1]~1_combout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|TOP_LEVEL[0]~0_combout\ : std_logic;
SIGNAL \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ : std_logic;
SIGNAL \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulatedfeeder_combout\ : std_logic;
SIGNAL \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\ : std_logic;
SIGNAL \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2_combout\ : std_logic;
SIGNAL \STDP_module|wait_cal_fin~0_combout\ : std_logic;
SIGNAL \STDP_module|wait_cal_fin~q\ : std_logic;
SIGNAL \STDP_module|wait_CAL~0_combout\ : std_logic;
SIGNAL \STDP_module|wait_CAL~q\ : std_logic;
SIGNAL \avs_initSynapse_writedata[0]~input_o\ : std_logic;
SIGNAL \stateInitSynapse_next.STATE_INIT~0_combout\ : std_logic;
SIGNAL \avs_initSynapse_writedata[1]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_writedata[2]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_writedata[3]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_writedata[4]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_writedata[5]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_writedata[6]~input_o\ : std_logic;
SIGNAL \avs_initSynapse_writedata[7]~input_o\ : std_logic;
SIGNAL \avs_pullSpike_writedata[9]~input_o\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \STDP_patchPOSTneuron_DATA[0]~0_combout\ : std_logic;
SIGNAL \STDP_patchPREneuron_DATA[0]~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[31]~input_o\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[30]~input_o\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[8]~input_o\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[7]~input_o\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[29]~input_o\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[6]~input_o\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[28]~input_o\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[5]~input_o\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[27]~input_o\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[4]~input_o\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[26]~input_o\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[3]~input_o\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[25]~input_o\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[2]~input_o\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[24]~input_o\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[1]~input_o\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[23]~input_o\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[0]~input_o\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_writedata[22]~input_o\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~42_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][3]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][-4]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][4]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[0][4]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~21_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][-5]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~22\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~23\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~17_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][-4]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~18\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~19\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~29_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][-3]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~30\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~31\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~37_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][-2]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~38\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~39\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~33_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][-1]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~34\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~35\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~25_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][0]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~26\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~27\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~13_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][1]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~14\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~15\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~9_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][2]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~10\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~11\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~5_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][3]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~6\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~7\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|Add1~1_sumout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|REG[0][4]~q\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\ : std_logic;
SIGNAL \STDP_module|CAL_EN_POST~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~43\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[102]~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~22_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan8~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan14~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan14~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add8~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan8~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~198_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan28~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan30~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~199_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~201_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~202_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~204_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~203_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~205_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan33~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~209_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~355_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~200_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan18~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~206_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~207_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan16~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan16~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~208_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~210_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan16~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~215_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~216_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~217_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan12~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan8~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan10~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~222_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan24~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan16~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan12~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan22~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan14~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~221_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~218_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~213_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan33~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan26~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~212_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~211_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~214_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~219_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~220_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~223_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|TOP_LEVEL[2]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|TOP_LEVEL[0]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|TOP_LEVEL[1]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][4]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[1][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~43\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[102]~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~22_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan43~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan43~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add12~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan37~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan37~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~172_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~354_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~175_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan62~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~183_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan47~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan47~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan57~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan45~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan45~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~181_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~182_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~173_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~359_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~174_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan59~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~176_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~177_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~178_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~179_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~180_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~184_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan41~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan39~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan37~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~196_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~186_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan51~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~187_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan62~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan55~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~185_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~188_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~193_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~194_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~192_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan53~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan45~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan41~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan43~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~195_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan45~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~189_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~190_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~191_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~197_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-4]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[2][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~43\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[102]~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~22_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan72~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan72~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add17~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan66~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan66~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan86~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan88~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan76~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan91~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan74~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan74~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan70~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan82~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan74~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan66~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan91~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan84~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan86~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan74~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan80~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan72~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-2]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][0]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][1]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|REG[3][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~43\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add20~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[102]~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~22_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~10_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|rounds~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~42\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan101~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan95~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan101~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan95~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add22~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Result~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan115~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan120~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan103~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan103~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan105~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan117~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan99~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan95~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan115~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan120~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan113~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan111~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan103~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan109~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan101~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan103~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\ : std_logic;
SIGNAL \STDP_module|Add1~1_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-8]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan68~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan68~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan70~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan72~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan78~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan76~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~367_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan97~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan97~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan99~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan101~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan107~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan105~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~87_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~88_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~363_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~86_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~89_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~247_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~248_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~251_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~252_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan18~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan20~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~249_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~244_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan14~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan10~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan10~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan12~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~245_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~246_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~250_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~253_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~261_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~262_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~258_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~255_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan10~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~254_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~256_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~257_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~259_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~260_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~263_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~231_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~232_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~224_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan41~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~225_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan39~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan39~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~230_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~227_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~228_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan49~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan47~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~229_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan43~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~226_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~233_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~241_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~242_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~237_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~239_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~238_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan39~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~234_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~235_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~236_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~240_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~243_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~46\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~2\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~3\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~5_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~2\ : std_logic;
SIGNAL \STDP_module|Add1~5_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-7]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~94_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~93_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~95_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~91_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~90_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~92_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~265_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~264_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~266_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~268_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~267_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~269_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~50\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~6\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~7\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~9_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~6\ : std_logic;
SIGNAL \STDP_module|Add1~9_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-6]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~102_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~97_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan78~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~96_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~103_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~98_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~99_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~100_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~101_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~104_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~105_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~107_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~106_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan107~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~112_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~113_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~108_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~109_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~110_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~111_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~114_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~115_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~287_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan10~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~285_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~286_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~283_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~284_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~288_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan20~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~290_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~291_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~289_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~292_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~293_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~294_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~295_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan39~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~272_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~273_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~274_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~270_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~271_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~275_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan49~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~276_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~278_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~277_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~279_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~280_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~281_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~282_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~54\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~10\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~11\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~13_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~10\ : std_logic;
SIGNAL \STDP_module|Add1~13_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-5]~q\ : std_logic;
SIGNAL \STDP_module|popWeightDATA[3]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~298_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~296_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~297_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~299_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~300_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~301_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~302_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~303_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~304_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~305_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~308_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~306_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~307_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~309_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~310_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~311_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~313_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~312_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~314_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~315_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~58\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~116_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~117_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~118_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~119_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~120_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~121_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~122_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~123_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~124_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~125_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~126_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~127_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~128_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~129_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~14\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~15\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~17_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~14\ : std_logic;
SIGNAL \STDP_module|Add1~17_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan68~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~131_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~132_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~130_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan90~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan74~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~133_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~134_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~139_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~138_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~136_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~135_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~137_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~140_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan97~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~141_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~142_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~143_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan119~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan103~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~144_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~145_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~147_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~150_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~146_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~149_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~148_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~151_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan45~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~316_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~317_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~318_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~319_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~320_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~321_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan47~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~322_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan61~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan57~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~323_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~324_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~327_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~328_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan16~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~325_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~326_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~329_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~330_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan18~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~331_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan32~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan28~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~332_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~333_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~62\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~18\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~19\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~21_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~18\ : std_logic;
SIGNAL \STDP_module|Add1~21_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~q\ : std_logic;
SIGNAL \STDP_module|popWeightDATA[5]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan95~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~155_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~156_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~157_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~153_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan66~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~152_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~154_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~338_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan8~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~337_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~339_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~335_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|LessThan37~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~334_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~336_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~66\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~22\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~23\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~25_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~22\ : std_logic;
SIGNAL \STDP_module|Add1~25_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~170_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~167_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~166_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~165_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~168_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~169_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~171_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~163_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~160_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~158_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~161_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~159_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~162_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~164_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~345_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~340_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~342_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~341_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~343_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~344_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~346_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~352_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~347_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~349_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~348_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~350_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~351_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|exp~353_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~70\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~73_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~26\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~27\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~29_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~26\ : std_logic;
SIGNAL \STDP_module|Add1~29_sumout\ : std_logic;
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM[-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add13~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add9~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~74\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~77_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add18~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add23~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~30\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~31\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~33_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~30\ : std_logic;
SIGNAL \STDP_module|Add1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~78\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~81_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~34\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~35\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~37_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~34\ : std_logic;
SIGNAL \STDP_module|Add1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~38\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~39\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Add14~41_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~38\ : std_logic;
SIGNAL \STDP_module|Add1~41_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~42\ : std_logic;
SIGNAL \STDP_module|Add1~45_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~46\ : std_logic;
SIGNAL \STDP_module|Add1~49_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~50\ : std_logic;
SIGNAL \STDP_module|Add1~53_sumout\ : std_logic;
SIGNAL \STDP_module|popWeightDATA[13]~feeder_combout\ : std_logic;
SIGNAL \STDP_module|Add1~54\ : std_logic;
SIGNAL \STDP_module|Add1~57_sumout\ : std_logic;
SIGNAL \STDP_module|Add1~58\ : std_logic;
SIGNAL \STDP_module|Add1~61_sumout\ : std_logic;
SIGNAL \stateInitSynapse.STATE_INIT~q\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \stateInitSynapse.STATE_LOCK~q\ : std_logic;
SIGNAL \avs_initSynapse_waitrequest~1_combout\ : std_logic;
SIGNAL \avs_initSynapse_waitrequest$latch~combout\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_waitrequest~0_combout\ : std_logic;
SIGNAL \avs_pullSpike_waitrequest$latch~combout\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[0]$latch~combout\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[1]$latch~combout\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[2]$latch~combout\ : std_logic;
SIGNAL \Selector30~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[3]$latch~combout\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[4]$latch~combout\ : std_logic;
SIGNAL \Selector32~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[5]$latch~combout\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[6]$latch~combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_address[7]$latch~combout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \statePushSynapse.STATE_WAIT~q\ : std_logic;
SIGNAL \Selector35~1_combout\ : std_logic;
SIGNAL \avm_pushSynapse_write$latch~combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[0]$latch~combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[1]$latch~combout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[2]$latch~combout\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[3]$latch~combout\ : std_logic;
SIGNAL \Selector6~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[4]$latch~combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[5]$latch~combout\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[6]$latch~combout\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[7]$latch~combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[8]$latch~combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[9]$latch~combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[10]$latch~combout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[11]$latch~combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[12]$latch~combout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[13]$latch~combout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[14]$latch~combout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \avm_pushSynapse_writedata[15]$latch~combout\ : std_logic;
SIGNAL STDP_patchPREneuron_DATA : std_logic_vector(9 DOWNTO 0);
SIGNAL downloadServerAddr : std_logic_vector(7 DOWNTO 0);
SIGNAL \STDP_module|PRE_reg_block|TOP_LEVEL\ : std_logic_vector(2 DOWNTO 0);
SIGNAL STDP_patchPOSTneuron_DATA : std_logic_vector(9 DOWNTO 0);
SIGNAL \STDP_module|PRE_reg_block|DATA_CAL_OUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \STDP_module|POST_reg_block|POP_OUT\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \STDP_module|popWeightDATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \STDP_module|TAG_STDP_WEIGHT_SUM\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \STDP_module|POST_reg_block|TOP_LEVEL\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_avs_pullSpike_writedata[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_writedata[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_waitrequest~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_write~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_byteenable[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_byteenable[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_byteenable[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_byteenable[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_write~input_o\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_writedata[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_rst_synapse_unit~input_o\ : std_logic;
SIGNAL ALT_INV_STDP_patchPREneuron_DATA : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_STDP_patchPOSTneuron_DATA : std_logic_vector(9 DOWNTO 0);
SIGNAL \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_spikeCondition~combout\ : std_logic;
SIGNAL \ALT_INV_wait2Push~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[15]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[14]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[13]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[12]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[11]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[10]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[9]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[8]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[7]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[6]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[5]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[4]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[3]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[2]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[1]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_writedata[0]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_write$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[7]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[6]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[5]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[4]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[3]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[2]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[1]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avm_pushSynapse_address[0]$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_waitrequest$latch~combout\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_waitrequest$latch~combout\ : std_logic;
SIGNAL \ALT_INV_STDP_patchPOSTneuron~combout\ : std_logic;
SIGNAL \ALT_INV_STDP_patchPREneuron~combout\ : std_logic;
SIGNAL ALT_INV_downloadServerAddr : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_activeSynapseModule~combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan47~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~354_combout\ : std_logic;
SIGNAL \ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ : std_logic;
SIGNAL \ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ : std_logic;
SIGNAL \ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ : std_logic;
SIGNAL \ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][-2]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][-1]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][-3]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][0]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][-5]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][-4]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_REG[0][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[0][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~353_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~352_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~351_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~350_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~349_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~348_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~347_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~346_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~345_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~344_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~343_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~342_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~341_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~340_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~339_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~338_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~337_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan8~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~336_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~335_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~334_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan37~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~333_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~332_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan28~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~331_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan18~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~330_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~329_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~328_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~327_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~326_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~325_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan16~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~324_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~323_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan57~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~322_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan47~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~321_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~320_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~319_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~318_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~317_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~316_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan45~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~315_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~314_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~313_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~312_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~311_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~310_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~309_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~308_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~307_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~306_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~305_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~304_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~303_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~302_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~301_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~300_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~299_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~298_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~297_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~296_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~295_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~294_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~293_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~292_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~291_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~290_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~289_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan20~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~288_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~287_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~286_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~285_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan10~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~284_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~283_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~282_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~281_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~280_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~279_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~278_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~277_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~276_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan49~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~275_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~274_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~273_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~272_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan39~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~271_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~270_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~269_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~268_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~267_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~266_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~265_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~264_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~263_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~262_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~261_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~260_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~259_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~258_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~257_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~256_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~255_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~254_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~253_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~252_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~251_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~250_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~249_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~247_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan14~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~245_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan12~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~243_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~242_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~241_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~240_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~239_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~238_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~237_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~236_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~235_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~234_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan39~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~233_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~232_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~231_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~230_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~229_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~227_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan43~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~225_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan41~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan39~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan39~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~223_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~222_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~221_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan12~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~220_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~218_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~217_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~216_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~215_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~214_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~213_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~212_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan33~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~211_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~210_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~209_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~208_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~207_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan16~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~205_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~204_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~202_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~200_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~197_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~196_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~195_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan41~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~194_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~192_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~191_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~190_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~189_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~188_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~187_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~186_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan55~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan62~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~185_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~184_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~183_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~182_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~181_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan45~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~179_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~178_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~176_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~174_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan37~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~171_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~170_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~169_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~168_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~167_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~166_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~165_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~164_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~163_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~162_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~161_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~160_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~159_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~158_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~157_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~156_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~155_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan95~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~154_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~153_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~152_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan66~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~151_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~150_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~149_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~148_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~147_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~146_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~145_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan103~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~144_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~143_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~142_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~141_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan97~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~140_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~139_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~138_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~137_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~136_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~135_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~134_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~133_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan74~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~132_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~131_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~130_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan68~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~129_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~128_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~127_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~126_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~125_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~124_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~123_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~122_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~121_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~120_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~119_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~118_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~117_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~116_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~115_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~114_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~113_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~112_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~111_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~110_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~109_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~108_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~107_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan107~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~106_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~105_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~104_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~103_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~102_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~101_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~100_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~99_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~98_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~97_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~96_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan78~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~95_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~94_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~93_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~92_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~91_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~90_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~89_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~88_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~87_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~86_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~85_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~84_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~83_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~82_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~81_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~80_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~79_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan105~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan107~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~78_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~76_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan101~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~74_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan99~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan97~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan97~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~72_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~71_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~70_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~69_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~68_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~67_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~66_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~65_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~64_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~63_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~62_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~61_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan76~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan78~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~59_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan72~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~57_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan70~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan68~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan68~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~55_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~54_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan109~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~53_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~52_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~50_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~48_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~47_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~46_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~45_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~44_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~43_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan115~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan113~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan120~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~42_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~41_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~40_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~39_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~38_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~36_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~35_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~33_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~32_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~31_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan119~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan95~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~27_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~26_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~25_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan80~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~24_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~22_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~20_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~19_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~18_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~17_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~16_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~15_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~14_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan86~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan84~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan91~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~13_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~12_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~11_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~10_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan66~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan90~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_rounds~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\ : std_logic;
SIGNAL \STDP_module|ALT_INV_CAL_EN_POST~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~2_combout\ : std_logic;
SIGNAL \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_statePullSpike.STATE_IDLE~q\ : std_logic;
SIGNAL \ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector35~1_combout\ : std_logic;
SIGNAL \ALT_INV_Selector34~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector33~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector30~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector35~0_combout\ : std_logic;
SIGNAL \ALT_INV_statePushSynapse.STATE_IDLE~q\ : std_logic;
SIGNAL \ALT_INV_Selector27~0_combout\ : std_logic;
SIGNAL \ALT_INV_avs_pullSpike_waitrequest~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \ALT_INV_avs_initSynapse_waitrequest~1_combout\ : std_logic;
SIGNAL \ALT_INV_stateInitSynapse.STATE_LOCK~q\ : std_logic;
SIGNAL \ALT_INV_Selector40~0_combout\ : std_logic;
SIGNAL \ALT_INV_stateInitSynapse.STATE_INIT~q\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_STDP_patchPREneuron~0_combout\ : std_logic;
SIGNAL \ALT_INV_statePullSpike.STATE_PATCH~q\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-1]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-2]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-3]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-4]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-5]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-6]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-7]~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-8]~q\ : std_logic;
SIGNAL \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\ : std_logic;
SIGNAL \STDP_module|ALT_INV_wait_cal_fin~q\ : std_logic;
SIGNAL \ALT_INV_stateInitSynapse.STATE_IDLE~q\ : std_logic;
SIGNAL \STDP_module|ALT_INV_popWeightDATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \STDP_module|ALT_INV_wait_CAL~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan103~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan74~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~367_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~363_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~359_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan45~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_exp~355_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_LessThan16~4_combout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][-2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][-2]~q\ : std_logic;
SIGNAL \STDP_module|POST_reg_block|ALT_INV_POP_OUT\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][-1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][-3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][0]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][1]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][-5]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][-4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][2]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][3]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[1][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[3][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_REG[2][4]~q\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add12~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add22~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add17~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add13~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~81_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~33_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~77_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~29_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~73_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~25_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~69_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~21_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~65_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~17_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~61_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~57_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~53_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~49_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add23~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \STDP_module|PRE_reg_block|ALT_INV_Add14~45_sumout\ : std_logic;
SIGNAL \ALT_INV_statePushSynapse.STATE_WAIT~q\ : std_logic;
SIGNAL \ALT_INV_statePushSynapse.STATE_PUSH~q\ : std_logic;
SIGNAL \ALT_INV_statePullSpike.STATE_WAIT~q\ : std_logic;

BEGIN

ww_clk_synapse_unit <= clk_synapse_unit;
ww_rst_synapse_unit <= rst_synapse_unit;
dbg_active <= ww_dbg_active;
dbg_wait2Cal <= ww_dbg_wait2Cal;
dbg_ADDR <= ww_dbg_ADDR;
dbg_weight <= ww_dbg_weight;
dbg_patchPRE <= ww_dbg_patchPRE;
dbg_patchPOST <= ww_dbg_patchPOST;
avs_initSynapse_waitrequest <= ww_avs_initSynapse_waitrequest;
ww_avs_initSynapse_write <= avs_initSynapse_write;
ww_avs_initSynapse_byteenable <= avs_initSynapse_byteenable;
ww_avs_initSynapse_writedata <= avs_initSynapse_writedata;
avs_initSynapse_response <= ww_avs_initSynapse_response;
avs_pullSpike_waitrequest <= ww_avs_pullSpike_waitrequest;
ww_avs_pullSpike_write <= avs_pullSpike_write;
ww_avs_pullSpike_byteenable <= avs_pullSpike_byteenable;
ww_avs_pullSpike_writedata <= avs_pullSpike_writedata;
avm_pushSynapse_address <= ww_avm_pushSynapse_address;
ww_avm_pushSynapse_waitrequest <= avm_pushSynapse_waitrequest;
avm_pushSynapse_write <= ww_avm_pushSynapse_write;
avm_pushSynapse_writedata <= ww_avm_pushSynapse_writedata;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_avs_pullSpike_writedata[25]~input_o\ <= NOT \avs_pullSpike_writedata[25]~input_o\;
\ALT_INV_avs_pullSpike_writedata[26]~input_o\ <= NOT \avs_pullSpike_writedata[26]~input_o\;
\ALT_INV_avs_pullSpike_writedata[24]~input_o\ <= NOT \avs_pullSpike_writedata[24]~input_o\;
\ALT_INV_avs_pullSpike_writedata[27]~input_o\ <= NOT \avs_pullSpike_writedata[27]~input_o\;
\ALT_INV_avs_pullSpike_writedata[22]~input_o\ <= NOT \avs_pullSpike_writedata[22]~input_o\;
\ALT_INV_avs_pullSpike_writedata[23]~input_o\ <= NOT \avs_pullSpike_writedata[23]~input_o\;
\ALT_INV_avs_pullSpike_writedata[28]~input_o\ <= NOT \avs_pullSpike_writedata[28]~input_o\;
\ALT_INV_avs_pullSpike_writedata[3]~input_o\ <= NOT \avs_pullSpike_writedata[3]~input_o\;
\ALT_INV_avs_pullSpike_writedata[4]~input_o\ <= NOT \avs_pullSpike_writedata[4]~input_o\;
\ALT_INV_avs_pullSpike_writedata[2]~input_o\ <= NOT \avs_pullSpike_writedata[2]~input_o\;
\ALT_INV_avs_pullSpike_writedata[5]~input_o\ <= NOT \avs_pullSpike_writedata[5]~input_o\;
\ALT_INV_avs_pullSpike_writedata[0]~input_o\ <= NOT \avs_pullSpike_writedata[0]~input_o\;
\ALT_INV_avs_pullSpike_writedata[1]~input_o\ <= NOT \avs_pullSpike_writedata[1]~input_o\;
\ALT_INV_avs_pullSpike_writedata[6]~input_o\ <= NOT \avs_pullSpike_writedata[6]~input_o\;
\ALT_INV_avs_pullSpike_writedata[29]~input_o\ <= NOT \avs_pullSpike_writedata[29]~input_o\;
\ALT_INV_avs_pullSpike_writedata[7]~input_o\ <= NOT \avs_pullSpike_writedata[7]~input_o\;
\ALT_INV_avs_pullSpike_writedata[30]~input_o\ <= NOT \avs_pullSpike_writedata[30]~input_o\;
\ALT_INV_avs_pullSpike_writedata[8]~input_o\ <= NOT \avs_pullSpike_writedata[8]~input_o\;
\ALT_INV_avs_pullSpike_writedata[31]~input_o\ <= NOT \avs_pullSpike_writedata[31]~input_o\;
\ALT_INV_avs_pullSpike_writedata[9]~input_o\ <= NOT \avs_pullSpike_writedata[9]~input_o\;
\ALT_INV_avm_pushSynapse_waitrequest~input_o\ <= NOT \avm_pushSynapse_waitrequest~input_o\;
\ALT_INV_avs_pullSpike_write~input_o\ <= NOT \avs_pullSpike_write~input_o\;
\ALT_INV_avs_pullSpike_byteenable[3]~input_o\ <= NOT \avs_pullSpike_byteenable[3]~input_o\;
\ALT_INV_avs_pullSpike_byteenable[2]~input_o\ <= NOT \avs_pullSpike_byteenable[2]~input_o\;
\ALT_INV_avs_pullSpike_byteenable[1]~input_o\ <= NOT \avs_pullSpike_byteenable[1]~input_o\;
\ALT_INV_avs_pullSpike_byteenable[0]~input_o\ <= NOT \avs_pullSpike_byteenable[0]~input_o\;
\ALT_INV_avs_initSynapse_writedata[7]~input_o\ <= NOT \avs_initSynapse_writedata[7]~input_o\;
\ALT_INV_avs_initSynapse_writedata[6]~input_o\ <= NOT \avs_initSynapse_writedata[6]~input_o\;
\ALT_INV_avs_initSynapse_writedata[5]~input_o\ <= NOT \avs_initSynapse_writedata[5]~input_o\;
\ALT_INV_avs_initSynapse_writedata[4]~input_o\ <= NOT \avs_initSynapse_writedata[4]~input_o\;
\ALT_INV_avs_initSynapse_writedata[3]~input_o\ <= NOT \avs_initSynapse_writedata[3]~input_o\;
\ALT_INV_avs_initSynapse_writedata[2]~input_o\ <= NOT \avs_initSynapse_writedata[2]~input_o\;
\ALT_INV_avs_initSynapse_writedata[1]~input_o\ <= NOT \avs_initSynapse_writedata[1]~input_o\;
\ALT_INV_avs_initSynapse_write~input_o\ <= NOT \avs_initSynapse_write~input_o\;
\ALT_INV_avs_initSynapse_writedata[0]~input_o\ <= NOT \avs_initSynapse_writedata[0]~input_o\;
\ALT_INV_rst_synapse_unit~input_o\ <= NOT \rst_synapse_unit~input_o\;
ALT_INV_STDP_patchPREneuron_DATA(3) <= NOT STDP_patchPREneuron_DATA(3);
ALT_INV_STDP_patchPREneuron_DATA(4) <= NOT STDP_patchPREneuron_DATA(4);
ALT_INV_STDP_patchPREneuron_DATA(2) <= NOT STDP_patchPREneuron_DATA(2);
ALT_INV_STDP_patchPREneuron_DATA(5) <= NOT STDP_patchPREneuron_DATA(5);
ALT_INV_STDP_patchPREneuron_DATA(0) <= NOT STDP_patchPREneuron_DATA(0);
ALT_INV_STDP_patchPREneuron_DATA(1) <= NOT STDP_patchPREneuron_DATA(1);
ALT_INV_STDP_patchPREneuron_DATA(6) <= NOT STDP_patchPREneuron_DATA(6);
ALT_INV_STDP_patchPOSTneuron_DATA(3) <= NOT STDP_patchPOSTneuron_DATA(3);
ALT_INV_STDP_patchPOSTneuron_DATA(4) <= NOT STDP_patchPOSTneuron_DATA(4);
ALT_INV_STDP_patchPOSTneuron_DATA(2) <= NOT STDP_patchPOSTneuron_DATA(2);
ALT_INV_STDP_patchPOSTneuron_DATA(5) <= NOT STDP_patchPOSTneuron_DATA(5);
ALT_INV_STDP_patchPOSTneuron_DATA(0) <= NOT STDP_patchPOSTneuron_DATA(0);
ALT_INV_STDP_patchPOSTneuron_DATA(1) <= NOT STDP_patchPOSTneuron_DATA(1);
ALT_INV_STDP_patchPOSTneuron_DATA(6) <= NOT STDP_patchPOSTneuron_DATA(6);
ALT_INV_STDP_patchPREneuron_DATA(7) <= NOT STDP_patchPREneuron_DATA(7);
ALT_INV_STDP_patchPOSTneuron_DATA(7) <= NOT STDP_patchPOSTneuron_DATA(7);
ALT_INV_STDP_patchPREneuron_DATA(8) <= NOT STDP_patchPREneuron_DATA(8);
ALT_INV_STDP_patchPOSTneuron_DATA(8) <= NOT STDP_patchPOSTneuron_DATA(8);
ALT_INV_STDP_patchPREneuron_DATA(9) <= NOT STDP_patchPREneuron_DATA(9);
ALT_INV_STDP_patchPOSTneuron_DATA(9) <= NOT STDP_patchPOSTneuron_DATA(9);
\STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ <= NOT \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\;
\ALT_INV_spikeCondition~combout\ <= NOT \spikeCondition~combout\;
\ALT_INV_wait2Push~combout\ <= NOT \wait2Push~combout\;
\ALT_INV_avm_pushSynapse_writedata[15]$latch~combout\ <= NOT \avm_pushSynapse_writedata[15]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[14]$latch~combout\ <= NOT \avm_pushSynapse_writedata[14]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[13]$latch~combout\ <= NOT \avm_pushSynapse_writedata[13]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[12]$latch~combout\ <= NOT \avm_pushSynapse_writedata[12]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[11]$latch~combout\ <= NOT \avm_pushSynapse_writedata[11]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[10]$latch~combout\ <= NOT \avm_pushSynapse_writedata[10]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[9]$latch~combout\ <= NOT \avm_pushSynapse_writedata[9]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[8]$latch~combout\ <= NOT \avm_pushSynapse_writedata[8]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[7]$latch~combout\ <= NOT \avm_pushSynapse_writedata[7]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[6]$latch~combout\ <= NOT \avm_pushSynapse_writedata[6]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[5]$latch~combout\ <= NOT \avm_pushSynapse_writedata[5]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[4]$latch~combout\ <= NOT \avm_pushSynapse_writedata[4]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[3]$latch~combout\ <= NOT \avm_pushSynapse_writedata[3]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[2]$latch~combout\ <= NOT \avm_pushSynapse_writedata[2]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[1]$latch~combout\ <= NOT \avm_pushSynapse_writedata[1]$latch~combout\;
\ALT_INV_avm_pushSynapse_writedata[0]$latch~combout\ <= NOT \avm_pushSynapse_writedata[0]$latch~combout\;
\ALT_INV_avm_pushSynapse_write$latch~combout\ <= NOT \avm_pushSynapse_write$latch~combout\;
\ALT_INV_avm_pushSynapse_address[7]$latch~combout\ <= NOT \avm_pushSynapse_address[7]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[6]$latch~combout\ <= NOT \avm_pushSynapse_address[6]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[5]$latch~combout\ <= NOT \avm_pushSynapse_address[5]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[4]$latch~combout\ <= NOT \avm_pushSynapse_address[4]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[3]$latch~combout\ <= NOT \avm_pushSynapse_address[3]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[2]$latch~combout\ <= NOT \avm_pushSynapse_address[2]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[1]$latch~combout\ <= NOT \avm_pushSynapse_address[1]$latch~combout\;
\ALT_INV_avm_pushSynapse_address[0]$latch~combout\ <= NOT \avm_pushSynapse_address[0]$latch~combout\;
\ALT_INV_avs_pullSpike_waitrequest$latch~combout\ <= NOT \avs_pullSpike_waitrequest$latch~combout\;
\ALT_INV_avs_initSynapse_waitrequest$latch~combout\ <= NOT \avs_initSynapse_waitrequest$latch~combout\;
\ALT_INV_STDP_patchPOSTneuron~combout\ <= NOT \STDP_patchPOSTneuron~combout\;
\ALT_INV_STDP_patchPREneuron~combout\ <= NOT \STDP_patchPREneuron~combout\;
ALT_INV_downloadServerAddr(7) <= NOT downloadServerAddr(7);
ALT_INV_downloadServerAddr(6) <= NOT downloadServerAddr(6);
ALT_INV_downloadServerAddr(5) <= NOT downloadServerAddr(5);
ALT_INV_downloadServerAddr(4) <= NOT downloadServerAddr(4);
ALT_INV_downloadServerAddr(3) <= NOT downloadServerAddr(3);
ALT_INV_downloadServerAddr(2) <= NOT downloadServerAddr(2);
ALT_INV_downloadServerAddr(1) <= NOT downloadServerAddr(1);
ALT_INV_downloadServerAddr(0) <= NOT downloadServerAddr(0);
\ALT_INV_activeSynapseModule~combout\ <= NOT \activeSynapseModule~combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan47~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan47~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~354_combout\ <= NOT \STDP_module|PRE_reg_block|exp~354_combout\;
\ALT_INV_Mux9~0_combout\ <= NOT \Mux9~0_combout\;
\ALT_INV_Mux8~0_combout\ <= NOT \Mux8~0_combout\;
\ALT_INV_Mux10~0_combout\ <= NOT \Mux10~0_combout\;
\ALT_INV_Mux7~0_combout\ <= NOT \Mux7~0_combout\;
\ALT_INV_Mux12~0_combout\ <= NOT \Mux12~0_combout\;
\ALT_INV_Mux11~0_combout\ <= NOT \Mux11~0_combout\;
\ALT_INV_Mux6~0_combout\ <= NOT \Mux6~0_combout\;
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_Mux18~0_combout\ <= NOT \Mux18~0_combout\;
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
\ALT_INV_Mux17~0_combout\ <= NOT \Mux17~0_combout\;
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
\ALT_INV_Mux16~0_combout\ <= NOT \Mux16~0_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[102]~85_combout\;
\ALT_INV_Mux5~0_combout\ <= NOT \Mux5~0_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[102]~85_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[102]~85_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[102]~85_combout\;
\ALT_INV_Mux15~0_combout\ <= NOT \Mux15~0_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~84_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~83_combout\;
\ALT_INV_Mux4~0_combout\ <= NOT \Mux4~0_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~84_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~83_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~84_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~83_combout\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][-2]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][-2]~q\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][-1]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][-1]~q\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][-3]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][-3]~q\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][0]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][0]~q\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][1]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][1]~q\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~84_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~83_combout\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][-5]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][-5]~q\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][-4]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][-4]~q\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][2]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][2]~q\;
\ALT_INV_Mux14~0_combout\ <= NOT \Mux14~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][-2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][-2]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][-1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][-1]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][-3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][-3]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][0]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][0]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][1]~q\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[104]~82_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79_combout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][-5]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][-5]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][-4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][-4]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][2]~q\;
\ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\ <= NOT \STDP_patchPREneuron_DATA[0]~0_combout\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[104]~82_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[104]~82_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[104]~82_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79_combout\;
\STDP_module|POST_reg_block|ALT_INV_REG[0][3]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][3]~q\;
\ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\ <= NOT \STDP_patchPOSTneuron_DATA[0]~0_combout\;
\ALT_INV_Mux13~0_combout\ <= NOT \Mux13~0_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~58_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~56_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44_combout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][3]~q\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~58_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~56_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~58_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~56_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~58_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~56_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~40_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~39_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~36_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~35_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~33_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~32_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~28_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~27_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~25_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~22_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~15_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~14_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~11_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~9_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~8_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~6_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~5_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~3_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~2_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~0_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~43_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~40_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~39_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~36_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~35_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~33_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~32_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~28_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~27_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~25_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~24_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~21_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~17_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~15_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~14_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~12_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~11_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~9_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~6_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~5_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~3_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~2_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~0_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~43_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~40_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~39_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~36_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~35_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~33_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~32_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~28_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~27_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~25_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~24_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~22_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~21_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~17_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~15_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~14_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~12_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~11_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~9_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~8_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~6_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~5_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~3_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~2_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0) <= NOT \STDP_module|PRE_reg_block|TOP_LEVEL\(0);
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~43_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~40_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~39_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~36_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~35_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~33_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~32_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~28_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~27_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~25_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~24_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~22_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~21_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~17_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~15_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~14_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~12_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~11_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~9_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~8_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~6_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~5_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~3_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~2_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1) <= NOT \STDP_module|PRE_reg_block|TOP_LEVEL\(1);
\STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2) <= NOT \STDP_module|PRE_reg_block|TOP_LEVEL\(2);
\STDP_module|POST_reg_block|ALT_INV_REG[0][4]~q\ <= NOT \STDP_module|POST_reg_block|REG[0][4]~q\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10_combout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[0][4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[0][4]~q\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~353_combout\ <= NOT \STDP_module|PRE_reg_block|exp~353_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~352_combout\ <= NOT \STDP_module|PRE_reg_block|exp~352_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~351_combout\ <= NOT \STDP_module|PRE_reg_block|exp~351_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~350_combout\ <= NOT \STDP_module|PRE_reg_block|exp~350_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~349_combout\ <= NOT \STDP_module|PRE_reg_block|exp~349_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~348_combout\ <= NOT \STDP_module|PRE_reg_block|exp~348_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~347_combout\ <= NOT \STDP_module|PRE_reg_block|exp~347_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~346_combout\ <= NOT \STDP_module|PRE_reg_block|exp~346_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~345_combout\ <= NOT \STDP_module|PRE_reg_block|exp~345_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~344_combout\ <= NOT \STDP_module|PRE_reg_block|exp~344_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~343_combout\ <= NOT \STDP_module|PRE_reg_block|exp~343_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~342_combout\ <= NOT \STDP_module|PRE_reg_block|exp~342_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~341_combout\ <= NOT \STDP_module|PRE_reg_block|exp~341_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~340_combout\ <= NOT \STDP_module|PRE_reg_block|exp~340_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~339_combout\ <= NOT \STDP_module|PRE_reg_block|exp~339_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~338_combout\ <= NOT \STDP_module|PRE_reg_block|exp~338_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~337_combout\ <= NOT \STDP_module|PRE_reg_block|exp~337_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan8~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan8~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~336_combout\ <= NOT \STDP_module|PRE_reg_block|exp~336_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~335_combout\ <= NOT \STDP_module|PRE_reg_block|exp~335_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~334_combout\ <= NOT \STDP_module|PRE_reg_block|exp~334_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan37~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan37~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~333_combout\ <= NOT \STDP_module|PRE_reg_block|exp~333_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~332_combout\ <= NOT \STDP_module|PRE_reg_block|exp~332_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan28~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan28~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~9_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~9_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~331_combout\ <= NOT \STDP_module|PRE_reg_block|exp~331_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan18~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan18~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~330_combout\ <= NOT \STDP_module|PRE_reg_block|exp~330_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~329_combout\ <= NOT \STDP_module|PRE_reg_block|exp~329_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~328_combout\ <= NOT \STDP_module|PRE_reg_block|exp~328_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~327_combout\ <= NOT \STDP_module|PRE_reg_block|exp~327_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~326_combout\ <= NOT \STDP_module|PRE_reg_block|exp~326_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~325_combout\ <= NOT \STDP_module|PRE_reg_block|exp~325_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan16~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan16~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~324_combout\ <= NOT \STDP_module|PRE_reg_block|exp~324_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~323_combout\ <= NOT \STDP_module|PRE_reg_block|exp~323_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan57~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan57~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~9_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~9_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~322_combout\ <= NOT \STDP_module|PRE_reg_block|exp~322_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan47~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan47~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~321_combout\ <= NOT \STDP_module|PRE_reg_block|exp~321_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~320_combout\ <= NOT \STDP_module|PRE_reg_block|exp~320_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~319_combout\ <= NOT \STDP_module|PRE_reg_block|exp~319_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~318_combout\ <= NOT \STDP_module|PRE_reg_block|exp~318_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~317_combout\ <= NOT \STDP_module|PRE_reg_block|exp~317_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~316_combout\ <= NOT \STDP_module|PRE_reg_block|exp~316_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan45~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan45~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~315_combout\ <= NOT \STDP_module|PRE_reg_block|exp~315_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~314_combout\ <= NOT \STDP_module|PRE_reg_block|exp~314_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~313_combout\ <= NOT \STDP_module|PRE_reg_block|exp~313_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~312_combout\ <= NOT \STDP_module|PRE_reg_block|exp~312_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~311_combout\ <= NOT \STDP_module|PRE_reg_block|exp~311_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~310_combout\ <= NOT \STDP_module|PRE_reg_block|exp~310_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~309_combout\ <= NOT \STDP_module|PRE_reg_block|exp~309_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~308_combout\ <= NOT \STDP_module|PRE_reg_block|exp~308_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~307_combout\ <= NOT \STDP_module|PRE_reg_block|exp~307_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~306_combout\ <= NOT \STDP_module|PRE_reg_block|exp~306_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~305_combout\ <= NOT \STDP_module|PRE_reg_block|exp~305_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~304_combout\ <= NOT \STDP_module|PRE_reg_block|exp~304_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~303_combout\ <= NOT \STDP_module|PRE_reg_block|exp~303_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~302_combout\ <= NOT \STDP_module|PRE_reg_block|exp~302_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~301_combout\ <= NOT \STDP_module|PRE_reg_block|exp~301_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~300_combout\ <= NOT \STDP_module|PRE_reg_block|exp~300_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~299_combout\ <= NOT \STDP_module|PRE_reg_block|exp~299_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~298_combout\ <= NOT \STDP_module|PRE_reg_block|exp~298_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~297_combout\ <= NOT \STDP_module|PRE_reg_block|exp~297_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~296_combout\ <= NOT \STDP_module|PRE_reg_block|exp~296_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~295_combout\ <= NOT \STDP_module|PRE_reg_block|exp~295_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~294_combout\ <= NOT \STDP_module|PRE_reg_block|exp~294_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~293_combout\ <= NOT \STDP_module|PRE_reg_block|exp~293_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~292_combout\ <= NOT \STDP_module|PRE_reg_block|exp~292_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~291_combout\ <= NOT \STDP_module|PRE_reg_block|exp~291_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~290_combout\ <= NOT \STDP_module|PRE_reg_block|exp~290_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~289_combout\ <= NOT \STDP_module|PRE_reg_block|exp~289_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan20~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan20~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~288_combout\ <= NOT \STDP_module|PRE_reg_block|exp~288_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~287_combout\ <= NOT \STDP_module|PRE_reg_block|exp~287_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~286_combout\ <= NOT \STDP_module|PRE_reg_block|exp~286_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~285_combout\ <= NOT \STDP_module|PRE_reg_block|exp~285_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan10~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan10~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~284_combout\ <= NOT \STDP_module|PRE_reg_block|exp~284_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~283_combout\ <= NOT \STDP_module|PRE_reg_block|exp~283_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~282_combout\ <= NOT \STDP_module|PRE_reg_block|exp~282_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~281_combout\ <= NOT \STDP_module|PRE_reg_block|exp~281_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~280_combout\ <= NOT \STDP_module|PRE_reg_block|exp~280_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~279_combout\ <= NOT \STDP_module|PRE_reg_block|exp~279_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~278_combout\ <= NOT \STDP_module|PRE_reg_block|exp~278_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~277_combout\ <= NOT \STDP_module|PRE_reg_block|exp~277_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~276_combout\ <= NOT \STDP_module|PRE_reg_block|exp~276_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan49~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan49~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~275_combout\ <= NOT \STDP_module|PRE_reg_block|exp~275_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~274_combout\ <= NOT \STDP_module|PRE_reg_block|exp~274_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~273_combout\ <= NOT \STDP_module|PRE_reg_block|exp~273_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~272_combout\ <= NOT \STDP_module|PRE_reg_block|exp~272_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan39~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan39~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~271_combout\ <= NOT \STDP_module|PRE_reg_block|exp~271_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~270_combout\ <= NOT \STDP_module|PRE_reg_block|exp~270_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~269_combout\ <= NOT \STDP_module|PRE_reg_block|exp~269_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~268_combout\ <= NOT \STDP_module|PRE_reg_block|exp~268_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~267_combout\ <= NOT \STDP_module|PRE_reg_block|exp~267_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~266_combout\ <= NOT \STDP_module|PRE_reg_block|exp~266_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~265_combout\ <= NOT \STDP_module|PRE_reg_block|exp~265_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~264_combout\ <= NOT \STDP_module|PRE_reg_block|exp~264_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~263_combout\ <= NOT \STDP_module|PRE_reg_block|exp~263_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~262_combout\ <= NOT \STDP_module|PRE_reg_block|exp~262_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~261_combout\ <= NOT \STDP_module|PRE_reg_block|exp~261_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~260_combout\ <= NOT \STDP_module|PRE_reg_block|exp~260_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~259_combout\ <= NOT \STDP_module|PRE_reg_block|exp~259_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~258_combout\ <= NOT \STDP_module|PRE_reg_block|exp~258_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~257_combout\ <= NOT \STDP_module|PRE_reg_block|exp~257_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~256_combout\ <= NOT \STDP_module|PRE_reg_block|exp~256_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~255_combout\ <= NOT \STDP_module|PRE_reg_block|exp~255_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~254_combout\ <= NOT \STDP_module|PRE_reg_block|exp~254_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan10~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan10~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~253_combout\ <= NOT \STDP_module|PRE_reg_block|exp~253_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~252_combout\ <= NOT \STDP_module|PRE_reg_block|exp~252_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~251_combout\ <= NOT \STDP_module|PRE_reg_block|exp~251_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~250_combout\ <= NOT \STDP_module|PRE_reg_block|exp~250_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~249_combout\ <= NOT \STDP_module|PRE_reg_block|exp~249_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan18~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan20~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\ <= NOT \STDP_module|PRE_reg_block|exp~248_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~247_combout\ <= NOT \STDP_module|PRE_reg_block|exp~247_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\ <= NOT \STDP_module|PRE_reg_block|exp~246_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan14~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan14~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~245_combout\ <= NOT \STDP_module|PRE_reg_block|exp~245_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan12~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan12~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan10~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan10~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan10~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan10~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\ <= NOT \STDP_module|PRE_reg_block|exp~244_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~243_combout\ <= NOT \STDP_module|PRE_reg_block|exp~243_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~242_combout\ <= NOT \STDP_module|PRE_reg_block|exp~242_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~241_combout\ <= NOT \STDP_module|PRE_reg_block|exp~241_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~240_combout\ <= NOT \STDP_module|PRE_reg_block|exp~240_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~239_combout\ <= NOT \STDP_module|PRE_reg_block|exp~239_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~238_combout\ <= NOT \STDP_module|PRE_reg_block|exp~238_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~237_combout\ <= NOT \STDP_module|PRE_reg_block|exp~237_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~236_combout\ <= NOT \STDP_module|PRE_reg_block|exp~236_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~235_combout\ <= NOT \STDP_module|PRE_reg_block|exp~235_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~234_combout\ <= NOT \STDP_module|PRE_reg_block|exp~234_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan39~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan39~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~233_combout\ <= NOT \STDP_module|PRE_reg_block|exp~233_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~232_combout\ <= NOT \STDP_module|PRE_reg_block|exp~232_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~231_combout\ <= NOT \STDP_module|PRE_reg_block|exp~231_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~230_combout\ <= NOT \STDP_module|PRE_reg_block|exp~230_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~229_combout\ <= NOT \STDP_module|PRE_reg_block|exp~229_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan47~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan49~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\ <= NOT \STDP_module|PRE_reg_block|exp~228_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~227_combout\ <= NOT \STDP_module|PRE_reg_block|exp~227_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\ <= NOT \STDP_module|PRE_reg_block|exp~226_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan43~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan43~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~225_combout\ <= NOT \STDP_module|PRE_reg_block|exp~225_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan41~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan41~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan39~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan39~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan39~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan39~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\ <= NOT \STDP_module|PRE_reg_block|exp~224_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[5]~12_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[6]~11_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[7]~10_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~223_combout\ <= NOT \STDP_module|PRE_reg_block|exp~223_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~222_combout\ <= NOT \STDP_module|PRE_reg_block|exp~222_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~221_combout\ <= NOT \STDP_module|PRE_reg_block|exp~221_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan14~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan12~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan12~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan16~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan24~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~220_combout\ <= NOT \STDP_module|PRE_reg_block|exp~220_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\ <= NOT \STDP_module|PRE_reg_block|exp~219_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~218_combout\ <= NOT \STDP_module|PRE_reg_block|exp~218_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan12~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan10~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan8~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~217_combout\ <= NOT \STDP_module|PRE_reg_block|exp~217_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~216_combout\ <= NOT \STDP_module|PRE_reg_block|exp~216_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~215_combout\ <= NOT \STDP_module|PRE_reg_block|exp~215_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~8_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~214_combout\ <= NOT \STDP_module|PRE_reg_block|exp~214_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~213_combout\ <= NOT \STDP_module|PRE_reg_block|exp~213_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan22~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~212_combout\ <= NOT \STDP_module|PRE_reg_block|exp~212_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan26~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan26~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan33~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan33~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~7_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~211_combout\ <= NOT \STDP_module|PRE_reg_block|exp~211_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~210_combout\ <= NOT \STDP_module|PRE_reg_block|exp~210_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~209_combout\ <= NOT \STDP_module|PRE_reg_block|exp~209_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~208_combout\ <= NOT \STDP_module|PRE_reg_block|exp~208_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~207_combout\ <= NOT \STDP_module|PRE_reg_block|exp~207_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan16~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~5_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan16~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan16~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\ <= NOT \STDP_module|PRE_reg_block|exp~206_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan18~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~205_combout\ <= NOT \STDP_module|PRE_reg_block|exp~205_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~204_combout\ <= NOT \STDP_module|PRE_reg_block|exp~204_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\ <= NOT \STDP_module|PRE_reg_block|exp~203_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~202_combout\ <= NOT \STDP_module|PRE_reg_block|exp~202_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan30~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\ <= NOT \STDP_module|PRE_reg_block|exp~201_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~200_combout\ <= NOT \STDP_module|PRE_reg_block|exp~200_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan33~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan28~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\ <= NOT \STDP_module|PRE_reg_block|exp~199_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\ <= NOT \STDP_module|PRE_reg_block|exp~198_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan8~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan14~1_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\ <= NOT \STDP_module|PRE_reg_block|Result~27_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\ <= NOT \STDP_module|PRE_reg_block|Result~26_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan14~0_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\ <= NOT \STDP_module|PRE_reg_block|Result~25_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan8~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan8~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~2_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan32~0_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\ <= NOT \STDP_module|PRE_reg_block|Result~24_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\ <= NOT \STDP_module|PRE_reg_block|Result~23_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\ <= NOT \STDP_module|PRE_reg_block|Result~22_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\ <= NOT \STDP_module|PRE_reg_block|Result~21_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~6_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~6_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~197_combout\ <= NOT \STDP_module|PRE_reg_block|exp~197_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~196_combout\ <= NOT \STDP_module|PRE_reg_block|exp~196_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~195_combout\ <= NOT \STDP_module|PRE_reg_block|exp~195_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan43~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan41~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan41~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan45~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan53~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~194_combout\ <= NOT \STDP_module|PRE_reg_block|exp~194_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\ <= NOT \STDP_module|PRE_reg_block|exp~193_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~192_combout\ <= NOT \STDP_module|PRE_reg_block|exp~192_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan41~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan39~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan37~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~191_combout\ <= NOT \STDP_module|PRE_reg_block|exp~191_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~190_combout\ <= NOT \STDP_module|PRE_reg_block|exp~190_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~189_combout\ <= NOT \STDP_module|PRE_reg_block|exp~189_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~8_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~188_combout\ <= NOT \STDP_module|PRE_reg_block|exp~188_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~187_combout\ <= NOT \STDP_module|PRE_reg_block|exp~187_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan51~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~186_combout\ <= NOT \STDP_module|PRE_reg_block|exp~186_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan55~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan55~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan62~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan62~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~7_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~185_combout\ <= NOT \STDP_module|PRE_reg_block|exp~185_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~184_combout\ <= NOT \STDP_module|PRE_reg_block|exp~184_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~183_combout\ <= NOT \STDP_module|PRE_reg_block|exp~183_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~182_combout\ <= NOT \STDP_module|PRE_reg_block|exp~182_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~181_combout\ <= NOT \STDP_module|PRE_reg_block|exp~181_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan45~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~5_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan45~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan45~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\ <= NOT \STDP_module|PRE_reg_block|exp~180_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan47~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~179_combout\ <= NOT \STDP_module|PRE_reg_block|exp~179_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~178_combout\ <= NOT \STDP_module|PRE_reg_block|exp~178_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\ <= NOT \STDP_module|PRE_reg_block|exp~177_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~176_combout\ <= NOT \STDP_module|PRE_reg_block|exp~176_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan59~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\ <= NOT \STDP_module|PRE_reg_block|exp~175_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~174_combout\ <= NOT \STDP_module|PRE_reg_block|exp~174_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan62~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan57~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\ <= NOT \STDP_module|PRE_reg_block|exp~173_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\ <= NOT \STDP_module|PRE_reg_block|exp~172_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan37~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan43~1_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\ <= NOT \STDP_module|PRE_reg_block|Result~20_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\ <= NOT \STDP_module|PRE_reg_block|Result~19_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan43~0_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\ <= NOT \STDP_module|PRE_reg_block|Result~18_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan37~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan37~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~2_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan61~0_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\ <= NOT \STDP_module|PRE_reg_block|Result~17_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\ <= NOT \STDP_module|PRE_reg_block|Result~16_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\ <= NOT \STDP_module|PRE_reg_block|Result~15_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\ <= NOT \STDP_module|PRE_reg_block|Result~14_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~4_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~4_combout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~171_combout\ <= NOT \STDP_module|PRE_reg_block|exp~171_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~170_combout\ <= NOT \STDP_module|PRE_reg_block|exp~170_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~169_combout\ <= NOT \STDP_module|PRE_reg_block|exp~169_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~168_combout\ <= NOT \STDP_module|PRE_reg_block|exp~168_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~167_combout\ <= NOT \STDP_module|PRE_reg_block|exp~167_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~166_combout\ <= NOT \STDP_module|PRE_reg_block|exp~166_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~165_combout\ <= NOT \STDP_module|PRE_reg_block|exp~165_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~164_combout\ <= NOT \STDP_module|PRE_reg_block|exp~164_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~163_combout\ <= NOT \STDP_module|PRE_reg_block|exp~163_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~162_combout\ <= NOT \STDP_module|PRE_reg_block|exp~162_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~161_combout\ <= NOT \STDP_module|PRE_reg_block|exp~161_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~160_combout\ <= NOT \STDP_module|PRE_reg_block|exp~160_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~159_combout\ <= NOT \STDP_module|PRE_reg_block|exp~159_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~158_combout\ <= NOT \STDP_module|PRE_reg_block|exp~158_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~157_combout\ <= NOT \STDP_module|PRE_reg_block|exp~157_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~156_combout\ <= NOT \STDP_module|PRE_reg_block|exp~156_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~155_combout\ <= NOT \STDP_module|PRE_reg_block|exp~155_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan95~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan95~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~154_combout\ <= NOT \STDP_module|PRE_reg_block|exp~154_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~153_combout\ <= NOT \STDP_module|PRE_reg_block|exp~153_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~152_combout\ <= NOT \STDP_module|PRE_reg_block|exp~152_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan66~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan66~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~151_combout\ <= NOT \STDP_module|PRE_reg_block|exp~151_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~150_combout\ <= NOT \STDP_module|PRE_reg_block|exp~150_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~149_combout\ <= NOT \STDP_module|PRE_reg_block|exp~149_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~148_combout\ <= NOT \STDP_module|PRE_reg_block|exp~148_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~147_combout\ <= NOT \STDP_module|PRE_reg_block|exp~147_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~146_combout\ <= NOT \STDP_module|PRE_reg_block|exp~146_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~145_combout\ <= NOT \STDP_module|PRE_reg_block|exp~145_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan103~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan103~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~8_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~144_combout\ <= NOT \STDP_module|PRE_reg_block|exp~144_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~143_combout\ <= NOT \STDP_module|PRE_reg_block|exp~143_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~142_combout\ <= NOT \STDP_module|PRE_reg_block|exp~142_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~141_combout\ <= NOT \STDP_module|PRE_reg_block|exp~141_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan97~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan97~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~140_combout\ <= NOT \STDP_module|PRE_reg_block|exp~140_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~139_combout\ <= NOT \STDP_module|PRE_reg_block|exp~139_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~138_combout\ <= NOT \STDP_module|PRE_reg_block|exp~138_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~137_combout\ <= NOT \STDP_module|PRE_reg_block|exp~137_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~136_combout\ <= NOT \STDP_module|PRE_reg_block|exp~136_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~135_combout\ <= NOT \STDP_module|PRE_reg_block|exp~135_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~134_combout\ <= NOT \STDP_module|PRE_reg_block|exp~134_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~133_combout\ <= NOT \STDP_module|PRE_reg_block|exp~133_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan74~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan74~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~8_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~132_combout\ <= NOT \STDP_module|PRE_reg_block|exp~132_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~131_combout\ <= NOT \STDP_module|PRE_reg_block|exp~131_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~130_combout\ <= NOT \STDP_module|PRE_reg_block|exp~130_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan68~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan68~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~129_combout\ <= NOT \STDP_module|PRE_reg_block|exp~129_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~128_combout\ <= NOT \STDP_module|PRE_reg_block|exp~128_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~127_combout\ <= NOT \STDP_module|PRE_reg_block|exp~127_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~126_combout\ <= NOT \STDP_module|PRE_reg_block|exp~126_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~125_combout\ <= NOT \STDP_module|PRE_reg_block|exp~125_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~124_combout\ <= NOT \STDP_module|PRE_reg_block|exp~124_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~123_combout\ <= NOT \STDP_module|PRE_reg_block|exp~123_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~122_combout\ <= NOT \STDP_module|PRE_reg_block|exp~122_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~121_combout\ <= NOT \STDP_module|PRE_reg_block|exp~121_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~120_combout\ <= NOT \STDP_module|PRE_reg_block|exp~120_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~119_combout\ <= NOT \STDP_module|PRE_reg_block|exp~119_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~118_combout\ <= NOT \STDP_module|PRE_reg_block|exp~118_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~117_combout\ <= NOT \STDP_module|PRE_reg_block|exp~117_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~116_combout\ <= NOT \STDP_module|PRE_reg_block|exp~116_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~115_combout\ <= NOT \STDP_module|PRE_reg_block|exp~115_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~114_combout\ <= NOT \STDP_module|PRE_reg_block|exp~114_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~113_combout\ <= NOT \STDP_module|PRE_reg_block|exp~113_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~112_combout\ <= NOT \STDP_module|PRE_reg_block|exp~112_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~111_combout\ <= NOT \STDP_module|PRE_reg_block|exp~111_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~110_combout\ <= NOT \STDP_module|PRE_reg_block|exp~110_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~109_combout\ <= NOT \STDP_module|PRE_reg_block|exp~109_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~108_combout\ <= NOT \STDP_module|PRE_reg_block|exp~108_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~107_combout\ <= NOT \STDP_module|PRE_reg_block|exp~107_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan107~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan107~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~106_combout\ <= NOT \STDP_module|PRE_reg_block|exp~106_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~105_combout\ <= NOT \STDP_module|PRE_reg_block|exp~105_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~104_combout\ <= NOT \STDP_module|PRE_reg_block|exp~104_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~103_combout\ <= NOT \STDP_module|PRE_reg_block|exp~103_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~102_combout\ <= NOT \STDP_module|PRE_reg_block|exp~102_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~101_combout\ <= NOT \STDP_module|PRE_reg_block|exp~101_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~100_combout\ <= NOT \STDP_module|PRE_reg_block|exp~100_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~99_combout\ <= NOT \STDP_module|PRE_reg_block|exp~99_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~98_combout\ <= NOT \STDP_module|PRE_reg_block|exp~98_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~97_combout\ <= NOT \STDP_module|PRE_reg_block|exp~97_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~96_combout\ <= NOT \STDP_module|PRE_reg_block|exp~96_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan78~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan78~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~95_combout\ <= NOT \STDP_module|PRE_reg_block|exp~95_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~94_combout\ <= NOT \STDP_module|PRE_reg_block|exp~94_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~93_combout\ <= NOT \STDP_module|PRE_reg_block|exp~93_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~92_combout\ <= NOT \STDP_module|PRE_reg_block|exp~92_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~91_combout\ <= NOT \STDP_module|PRE_reg_block|exp~91_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~90_combout\ <= NOT \STDP_module|PRE_reg_block|exp~90_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~89_combout\ <= NOT \STDP_module|PRE_reg_block|exp~89_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~88_combout\ <= NOT \STDP_module|PRE_reg_block|exp~88_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~87_combout\ <= NOT \STDP_module|PRE_reg_block|exp~87_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~86_combout\ <= NOT \STDP_module|PRE_reg_block|exp~86_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~85_combout\ <= NOT \STDP_module|PRE_reg_block|exp~85_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~84_combout\ <= NOT \STDP_module|PRE_reg_block|exp~84_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~83_combout\ <= NOT \STDP_module|PRE_reg_block|exp~83_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~82_combout\ <= NOT \STDP_module|PRE_reg_block|exp~82_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~81_combout\ <= NOT \STDP_module|PRE_reg_block|exp~81_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~80_combout\ <= NOT \STDP_module|PRE_reg_block|exp~80_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~79_combout\ <= NOT \STDP_module|PRE_reg_block|exp~79_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan105~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan105~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan107~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan107~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~78_combout\ <= NOT \STDP_module|PRE_reg_block|exp~78_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\ <= NOT \STDP_module|PRE_reg_block|exp~77_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~76_combout\ <= NOT \STDP_module|PRE_reg_block|exp~76_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan101~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan101~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\ <= NOT \STDP_module|PRE_reg_block|exp~75_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~74_combout\ <= NOT \STDP_module|PRE_reg_block|exp~74_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan99~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan99~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan97~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan97~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan97~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan97~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\ <= NOT \STDP_module|PRE_reg_block|exp~73_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~72_combout\ <= NOT \STDP_module|PRE_reg_block|exp~72_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~71_combout\ <= NOT \STDP_module|PRE_reg_block|exp~71_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~70_combout\ <= NOT \STDP_module|PRE_reg_block|exp~70_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~69_combout\ <= NOT \STDP_module|PRE_reg_block|exp~69_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~68_combout\ <= NOT \STDP_module|PRE_reg_block|exp~68_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~67_combout\ <= NOT \STDP_module|PRE_reg_block|exp~67_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~66_combout\ <= NOT \STDP_module|PRE_reg_block|exp~66_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~65_combout\ <= NOT \STDP_module|PRE_reg_block|exp~65_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~64_combout\ <= NOT \STDP_module|PRE_reg_block|exp~64_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~63_combout\ <= NOT \STDP_module|PRE_reg_block|exp~63_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~62_combout\ <= NOT \STDP_module|PRE_reg_block|exp~62_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~61_combout\ <= NOT \STDP_module|PRE_reg_block|exp~61_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan76~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan76~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan78~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan78~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\ <= NOT \STDP_module|PRE_reg_block|exp~60_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~59_combout\ <= NOT \STDP_module|PRE_reg_block|exp~59_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\ <= NOT \STDP_module|PRE_reg_block|exp~58_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan72~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan72~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~57_combout\ <= NOT \STDP_module|PRE_reg_block|exp~57_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan70~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan70~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan68~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan68~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan68~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan68~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\ <= NOT \STDP_module|PRE_reg_block|exp~56_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~55_combout\ <= NOT \STDP_module|PRE_reg_block|exp~55_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~54_combout\ <= NOT \STDP_module|PRE_reg_block|exp~54_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan101~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan109~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan109~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan103~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~53_combout\ <= NOT \STDP_module|PRE_reg_block|exp~53_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~52_combout\ <= NOT \STDP_module|PRE_reg_block|exp~52_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\ <= NOT \STDP_module|PRE_reg_block|exp~51_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~50_combout\ <= NOT \STDP_module|PRE_reg_block|exp~50_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan99~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\ <= NOT \STDP_module|PRE_reg_block|exp~49_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan95~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~48_combout\ <= NOT \STDP_module|PRE_reg_block|exp~48_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~47_combout\ <= NOT \STDP_module|PRE_reg_block|exp~47_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~46_combout\ <= NOT \STDP_module|PRE_reg_block|exp~46_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~45_combout\ <= NOT \STDP_module|PRE_reg_block|exp~45_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan111~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~44_combout\ <= NOT \STDP_module|PRE_reg_block|exp~44_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~43_combout\ <= NOT \STDP_module|PRE_reg_block|exp~43_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan115~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan115~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~7_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan113~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan113~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan120~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan120~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~6_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~42_combout\ <= NOT \STDP_module|PRE_reg_block|exp~42_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~41_combout\ <= NOT \STDP_module|PRE_reg_block|exp~41_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~40_combout\ <= NOT \STDP_module|PRE_reg_block|exp~40_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~39_combout\ <= NOT \STDP_module|PRE_reg_block|exp~39_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan103~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan103~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~38_combout\ <= NOT \STDP_module|PRE_reg_block|exp~38_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan105~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\ <= NOT \STDP_module|PRE_reg_block|exp~37_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~36_combout\ <= NOT \STDP_module|PRE_reg_block|exp~36_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~35_combout\ <= NOT \STDP_module|PRE_reg_block|exp~35_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\ <= NOT \STDP_module|PRE_reg_block|exp~34_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan117~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~33_combout\ <= NOT \STDP_module|PRE_reg_block|exp~33_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~32_combout\ <= NOT \STDP_module|PRE_reg_block|exp~32_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan115~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~31_combout\ <= NOT \STDP_module|PRE_reg_block|exp~31_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\ <= NOT \STDP_module|PRE_reg_block|exp~30_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\ <= NOT \STDP_module|PRE_reg_block|exp~29_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan120~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\ <= NOT \STDP_module|PRE_reg_block|exp~28_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan101~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan95~1_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\ <= NOT \STDP_module|PRE_reg_block|Result~13_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan101~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\ <= NOT \STDP_module|PRE_reg_block|Result~12_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\ <= NOT \STDP_module|PRE_reg_block|Result~11_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan119~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan119~0_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan95~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan95~0_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\ <= NOT \STDP_module|PRE_reg_block|Result~10_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\ <= NOT \STDP_module|PRE_reg_block|Result~9_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\ <= NOT \STDP_module|PRE_reg_block|Result~8_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\ <= NOT \STDP_module|PRE_reg_block|Result~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~2_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~2_combout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~27_combout\ <= NOT \STDP_module|PRE_reg_block|exp~27_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~26_combout\ <= NOT \STDP_module|PRE_reg_block|exp~26_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~25_combout\ <= NOT \STDP_module|PRE_reg_block|exp~25_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan72~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan80~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan80~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan74~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~24_combout\ <= NOT \STDP_module|PRE_reg_block|exp~24_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\ <= NOT \STDP_module|PRE_reg_block|exp~23_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~22_combout\ <= NOT \STDP_module|PRE_reg_block|exp~22_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan70~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\ <= NOT \STDP_module|PRE_reg_block|exp~21_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan66~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~20_combout\ <= NOT \STDP_module|PRE_reg_block|exp~20_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~19_combout\ <= NOT \STDP_module|PRE_reg_block|exp~19_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~18_combout\ <= NOT \STDP_module|PRE_reg_block|exp~18_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~17_combout\ <= NOT \STDP_module|PRE_reg_block|exp~17_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~16_combout\ <= NOT \STDP_module|PRE_reg_block|exp~16_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan82~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~15_combout\ <= NOT \STDP_module|PRE_reg_block|exp~15_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~14_combout\ <= NOT \STDP_module|PRE_reg_block|exp~14_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan86~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan86~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~7_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan84~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan84~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan91~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan91~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~6_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~13_combout\ <= NOT \STDP_module|PRE_reg_block|exp~13_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~12_combout\ <= NOT \STDP_module|PRE_reg_block|exp~12_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~11_combout\ <= NOT \STDP_module|PRE_reg_block|exp~11_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~10_combout\ <= NOT \STDP_module|PRE_reg_block|exp~10_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan74~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~3_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan74~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\ <= NOT \STDP_module|PRE_reg_block|exp~9_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan76~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~8_combout\ <= NOT \STDP_module|PRE_reg_block|exp~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~7_combout\ <= NOT \STDP_module|PRE_reg_block|exp~7_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\ <= NOT \STDP_module|PRE_reg_block|exp~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~5_combout\ <= NOT \STDP_module|PRE_reg_block|exp~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan88~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~4_combout\ <= NOT \STDP_module|PRE_reg_block|exp~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~3_combout\ <= NOT \STDP_module|PRE_reg_block|exp~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan86~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\ <= NOT \STDP_module|PRE_reg_block|exp~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\ <= NOT \STDP_module|PRE_reg_block|exp~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\ <= NOT \STDP_module|PRE_reg_block|exp~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan91~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan66~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan72~1_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\ <= NOT \STDP_module|PRE_reg_block|Result~6_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[14]~8_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\ <= NOT \STDP_module|PRE_reg_block|Result~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan72~0_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[11]~7_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[12]~6_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\ <= NOT \STDP_module|PRE_reg_block|Result~4_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan66~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan66~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~1_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~1_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[3]~4_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[4]~3_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan90~0_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan90~0_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[8]~2_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\ <= NOT \STDP_module|PRE_reg_block|Result~3_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\ <= NOT \STDP_module|PRE_reg_block|Result~2_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\ <= NOT \STDP_module|PRE_reg_block|Result~1_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[10]~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\ <= NOT \STDP_module|PRE_reg_block|Result~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~1_combout\;
\STDP_module|PRE_reg_block|ALT_INV_rounds~0_combout\ <= NOT \STDP_module|PRE_reg_block|rounds~0_combout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\;
\STDP_module|ALT_INV_CAL_EN_POST~q\ <= NOT \STDP_module|CAL_EN_POST~q\;
\STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(1) <= NOT \STDP_module|POST_reg_block|TOP_LEVEL\(1);
\ALT_INV_Selector16~0_combout\ <= NOT \Selector16~0_combout\;
\ALT_INV_Selector18~1_combout\ <= NOT \Selector18~1_combout\;
\ALT_INV_Selector15~0_combout\ <= NOT \Selector15~0_combout\;
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(9) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(9);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(8) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(8);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(7) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(7);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(6) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(6);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(5) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(5);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(4) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(4);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(3) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(3);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(2) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(2);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(1) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(1);
\STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(0) <= NOT \STDP_module|PRE_reg_block|DATA_CAL_OUT\(0);
\STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~2_combout\ <= NOT \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2_combout\;
\STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(0) <= NOT \STDP_module|POST_reg_block|TOP_LEVEL\(0);
\STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\ <= NOT \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_statePullSpike.STATE_IDLE~q\ <= NOT \statePullSpike.STATE_IDLE~q\;
\ALT_INV_Selector25~0_combout\ <= NOT \Selector25~0_combout\;
\ALT_INV_Selector24~0_combout\ <= NOT \Selector24~0_combout\;
\ALT_INV_Selector23~0_combout\ <= NOT \Selector23~0_combout\;
\ALT_INV_Selector22~0_combout\ <= NOT \Selector22~0_combout\;
\ALT_INV_Selector21~0_combout\ <= NOT \Selector21~0_combout\;
\ALT_INV_Selector0~0_combout\ <= NOT \Selector0~0_combout\;
\ALT_INV_Selector1~0_combout\ <= NOT \Selector1~0_combout\;
\ALT_INV_Selector2~0_combout\ <= NOT \Selector2~0_combout\;
\ALT_INV_Selector3~0_combout\ <= NOT \Selector3~0_combout\;
\ALT_INV_Selector4~0_combout\ <= NOT \Selector4~0_combout\;
\ALT_INV_Selector5~0_combout\ <= NOT \Selector5~0_combout\;
\ALT_INV_Selector6~0_combout\ <= NOT \Selector6~0_combout\;
\ALT_INV_Selector7~0_combout\ <= NOT \Selector7~0_combout\;
\ALT_INV_Selector10~0_combout\ <= NOT \Selector10~0_combout\;
\ALT_INV_Selector11~0_combout\ <= NOT \Selector11~0_combout\;
\ALT_INV_Selector12~0_combout\ <= NOT \Selector12~0_combout\;
\ALT_INV_Selector35~1_combout\ <= NOT \Selector35~1_combout\;
\ALT_INV_Selector34~0_combout\ <= NOT \Selector34~0_combout\;
\ALT_INV_Selector33~0_combout\ <= NOT \Selector33~0_combout\;
\ALT_INV_Selector32~0_combout\ <= NOT \Selector32~0_combout\;
\ALT_INV_Selector31~0_combout\ <= NOT \Selector31~0_combout\;
\ALT_INV_Selector30~0_combout\ <= NOT \Selector30~0_combout\;
\ALT_INV_Selector29~0_combout\ <= NOT \Selector29~0_combout\;
\ALT_INV_Selector28~0_combout\ <= NOT \Selector28~0_combout\;
\ALT_INV_Selector35~0_combout\ <= NOT \Selector35~0_combout\;
\ALT_INV_statePushSynapse.STATE_IDLE~q\ <= NOT \statePushSynapse.STATE_IDLE~q\;
\ALT_INV_Selector27~0_combout\ <= NOT \Selector27~0_combout\;
\ALT_INV_avs_pullSpike_waitrequest~0_combout\ <= NOT \avs_pullSpike_waitrequest~0_combout\;
\ALT_INV_Selector36~0_combout\ <= NOT \Selector36~0_combout\;
\ALT_INV_avs_initSynapse_waitrequest~1_combout\ <= NOT \avs_initSynapse_waitrequest~1_combout\;
\ALT_INV_stateInitSynapse.STATE_LOCK~q\ <= NOT \stateInitSynapse.STATE_LOCK~q\;
\ALT_INV_Selector40~0_combout\ <= NOT \Selector40~0_combout\;
\ALT_INV_stateInitSynapse.STATE_INIT~q\ <= NOT \stateInitSynapse.STATE_INIT~q\;
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
\ALT_INV_STDP_patchPREneuron~0_combout\ <= NOT \STDP_patchPREneuron~0_combout\;
\ALT_INV_statePullSpike.STATE_PATCH~q\ <= NOT \statePullSpike.STATE_PATCH~q\;
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(7) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(7);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(6) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(6);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(5) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(5);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(4) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(4);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(3) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(3);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(2) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(2);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(1) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(1);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(0) <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM\(0);
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-1]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-1]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-2]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-2]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-3]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-4]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-4]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-5]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-5]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-6]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-6]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-7]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-7]~q\;
\STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-8]~q\ <= NOT \STDP_module|TAG_STDP_WEIGHT_SUM[-8]~q\;
\ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\ <= NOT \stateInitSynapse_next.STATE_INIT~0_combout\;
\STDP_module|ALT_INV_wait_cal_fin~q\ <= NOT \STDP_module|wait_cal_fin~q\;
\ALT_INV_stateInitSynapse.STATE_IDLE~q\ <= NOT \stateInitSynapse.STATE_IDLE~q\;
\STDP_module|ALT_INV_popWeightDATA\(15) <= NOT \STDP_module|popWeightDATA\(15);
\STDP_module|ALT_INV_popWeightDATA\(14) <= NOT \STDP_module|popWeightDATA\(14);
\STDP_module|ALT_INV_popWeightDATA\(13) <= NOT \STDP_module|popWeightDATA\(13);
\STDP_module|ALT_INV_popWeightDATA\(12) <= NOT \STDP_module|popWeightDATA\(12);
\STDP_module|ALT_INV_popWeightDATA\(11) <= NOT \STDP_module|popWeightDATA\(11);
\STDP_module|ALT_INV_popWeightDATA\(10) <= NOT \STDP_module|popWeightDATA\(10);
\STDP_module|ALT_INV_popWeightDATA\(9) <= NOT \STDP_module|popWeightDATA\(9);
\STDP_module|ALT_INV_popWeightDATA\(8) <= NOT \STDP_module|popWeightDATA\(8);
\STDP_module|ALT_INV_popWeightDATA\(7) <= NOT \STDP_module|popWeightDATA\(7);
\STDP_module|ALT_INV_popWeightDATA\(6) <= NOT \STDP_module|popWeightDATA\(6);
\STDP_module|ALT_INV_popWeightDATA\(5) <= NOT \STDP_module|popWeightDATA\(5);
\STDP_module|ALT_INV_popWeightDATA\(4) <= NOT \STDP_module|popWeightDATA\(4);
\STDP_module|ALT_INV_popWeightDATA\(3) <= NOT \STDP_module|popWeightDATA\(3);
\STDP_module|ALT_INV_popWeightDATA\(2) <= NOT \STDP_module|popWeightDATA\(2);
\STDP_module|ALT_INV_popWeightDATA\(1) <= NOT \STDP_module|popWeightDATA\(1);
\STDP_module|ALT_INV_popWeightDATA\(0) <= NOT \STDP_module|popWeightDATA\(0);
\STDP_module|ALT_INV_wait_CAL~q\ <= NOT \STDP_module|wait_CAL~q\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan103~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan103~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan74~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan74~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~367_combout\ <= NOT \STDP_module|PRE_reg_block|exp~367_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~363_combout\ <= NOT \STDP_module|PRE_reg_block|exp~363_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~359_combout\ <= NOT \STDP_module|PRE_reg_block|exp~359_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan45~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan45~4_combout\;
\STDP_module|PRE_reg_block|ALT_INV_exp~355_combout\ <= NOT \STDP_module|PRE_reg_block|exp~355_combout\;
\STDP_module|PRE_reg_block|ALT_INV_LessThan16~4_combout\ <= NOT \STDP_module|PRE_reg_block|LessThan16~4_combout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add1~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add5~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add5~37_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add5~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add5~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add5~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add5~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add4~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add4~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][-2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][-2]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][-1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][-1]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][-3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][-3]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][0]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][0]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][1]~q\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][-5]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][-5]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][-4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][-4]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][2]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][-2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][-2]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][-1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][-1]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][-3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][-3]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][0]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][0]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][1]~q\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][-5]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][-5]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][-4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][-4]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][2]~q\;
\STDP_module|PRE_reg_block|ALT_INV_REG[2][-2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][-2]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(3) <= NOT \STDP_module|POST_reg_block|POP_OUT\(3);
\STDP_module|PRE_reg_block|ALT_INV_REG[2][-1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][-1]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(4) <= NOT \STDP_module|POST_reg_block|POP_OUT\(4);
\STDP_module|PRE_reg_block|ALT_INV_REG[2][-3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][-3]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(2) <= NOT \STDP_module|POST_reg_block|POP_OUT\(2);
\STDP_module|PRE_reg_block|ALT_INV_REG[2][0]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][0]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(5) <= NOT \STDP_module|POST_reg_block|POP_OUT\(5);
\STDP_module|PRE_reg_block|ALT_INV_REG[2][1]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][1]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(6) <= NOT \STDP_module|POST_reg_block|POP_OUT\(6);
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[2][-5]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][-5]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(0) <= NOT \STDP_module|POST_reg_block|POP_OUT\(0);
\STDP_module|PRE_reg_block|ALT_INV_REG[2][-4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][-4]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(1) <= NOT \STDP_module|POST_reg_block|POP_OUT\(1);
\STDP_module|PRE_reg_block|ALT_INV_REG[2][2]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][2]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(7) <= NOT \STDP_module|POST_reg_block|POP_OUT\(7);
\STDP_module|PRE_reg_block|ALT_INV_Add6~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~41_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~37_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~41_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~37_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][3]~q\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~41_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~37_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][3]~q\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~41_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~37_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[2][3]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][3]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(8) <= NOT \STDP_module|POST_reg_block|POP_OUT\(8);
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add1~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~5_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[1][4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[1][4]~q\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[3][4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[3][4]~q\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_REG[2][4]~q\ <= NOT \STDP_module|PRE_reg_block|REG[2][4]~q\;
\STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9) <= NOT \STDP_module|POST_reg_block|POP_OUT\(9);
\STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~61_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~57_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~65_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~53_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~49_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~45_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~41_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~37_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~5_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add8~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add8~1_sumout\;
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add6~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~61_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~57_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~65_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~53_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~49_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~45_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~41_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~37_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~5_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add12~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add12~1_sumout\;
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add10~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~61_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~57_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~65_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~53_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~49_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~45_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~41_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~37_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~5_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add22~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add22~1_sumout\;
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add20~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~61_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~57_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~65_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~53_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~49_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~45_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~41_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~37_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~5_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~9_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add17~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add17~1_sumout\;
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add15~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add9~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add9~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add13~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add13~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~81_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~81_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~33_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~33_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~77_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~77_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~29_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~29_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~73_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~73_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~25_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~25_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~69_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~69_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~21_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~21_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~65_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~65_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~17_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~17_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~61_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~61_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~13_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~13_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~57_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~57_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~9_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~9_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~53_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~53_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~5_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~5_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~49_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~49_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add23~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add23~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add18~1_sumout\ <= NOT \STDP_module|PRE_reg_block|Add18~1_sumout\;
\STDP_module|PRE_reg_block|ALT_INV_Add14~45_sumout\ <= NOT \STDP_module|PRE_reg_block|Add14~45_sumout\;
\ALT_INV_statePushSynapse.STATE_WAIT~q\ <= NOT \statePushSynapse.STATE_WAIT~q\;
\ALT_INV_statePushSynapse.STATE_PUSH~q\ <= NOT \statePushSynapse.STATE_PUSH~q\;
\ALT_INV_statePullSpike.STATE_WAIT~q\ <= NOT \statePullSpike.STATE_WAIT~q\;

-- Location: IOOBUF_X121_Y43_N96
\dbg_active~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \activeSynapseModule~combout\,
	devoe => ww_devoe,
	o => ww_dbg_active);

-- Location: IOOBUF_X121_Y45_N22
\dbg_wait2Cal~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|wait_CAL~q\,
	devoe => ww_devoe,
	o => ww_dbg_wait2Cal);

-- Location: IOOBUF_X121_Y24_N22
\dbg_ADDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(0),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(0));

-- Location: IOOBUF_X121_Y57_N22
\dbg_ADDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(1),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(1));

-- Location: IOOBUF_X121_Y53_N5
\dbg_ADDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(2),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(2));

-- Location: IOOBUF_X121_Y43_N45
\dbg_ADDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(3),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(3));

-- Location: IOOBUF_X121_Y39_N5
\dbg_ADDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(4),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(4));

-- Location: IOOBUF_X121_Y38_N56
\dbg_ADDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(5),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(5));

-- Location: IOOBUF_X121_Y41_N5
\dbg_ADDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(6),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(6));

-- Location: IOOBUF_X121_Y43_N79
\dbg_ADDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => downloadServerAddr(7),
	devoe => ww_devoe,
	o => ww_dbg_ADDR(7));

-- Location: IOOBUF_X121_Y60_N96
\dbg_weight[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(0),
	devoe => ww_devoe,
	o => ww_dbg_weight(0));

-- Location: IOOBUF_X121_Y64_N56
\dbg_weight[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(1),
	devoe => ww_devoe,
	o => ww_dbg_weight(1));

-- Location: IOOBUF_X121_Y36_N45
\dbg_weight[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(2),
	devoe => ww_devoe,
	o => ww_dbg_weight(2));

-- Location: IOOBUF_X121_Y51_N62
\dbg_weight[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(3),
	devoe => ww_devoe,
	o => ww_dbg_weight(3));

-- Location: IOOBUF_X121_Y51_N45
\dbg_weight[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(4),
	devoe => ww_devoe,
	o => ww_dbg_weight(4));

-- Location: IOOBUF_X113_Y0_N2
\dbg_weight[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(5),
	devoe => ww_devoe,
	o => ww_dbg_weight(5));

-- Location: IOOBUF_X121_Y60_N45
\dbg_weight[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(6),
	devoe => ww_devoe,
	o => ww_dbg_weight(6));

-- Location: IOOBUF_X121_Y57_N39
\dbg_weight[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(7),
	devoe => ww_devoe,
	o => ww_dbg_weight(7));

-- Location: IOOBUF_X121_Y30_N56
\dbg_weight[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(8),
	devoe => ww_devoe,
	o => ww_dbg_weight(8));

-- Location: IOOBUF_X121_Y41_N56
\dbg_weight[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(9),
	devoe => ww_devoe,
	o => ww_dbg_weight(9));

-- Location: IOOBUF_X121_Y55_N56
\dbg_weight[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(10),
	devoe => ww_devoe,
	o => ww_dbg_weight(10));

-- Location: IOOBUF_X121_Y69_N22
\dbg_weight[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(11),
	devoe => ww_devoe,
	o => ww_dbg_weight(11));

-- Location: IOOBUF_X121_Y38_N39
\dbg_weight[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(12),
	devoe => ww_devoe,
	o => ww_dbg_weight(12));

-- Location: IOOBUF_X113_Y0_N53
\dbg_weight[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(13),
	devoe => ww_devoe,
	o => ww_dbg_weight(13));

-- Location: IOOBUF_X121_Y48_N5
\dbg_weight[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(14),
	devoe => ww_devoe,
	o => ww_dbg_weight(14));

-- Location: IOOBUF_X111_Y115_N53
\dbg_weight[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_module|popWeightDATA\(15),
	devoe => ww_devoe,
	o => ww_dbg_weight(15));

-- Location: IOOBUF_X121_Y45_N5
\dbg_patchPRE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_patchPREneuron~combout\,
	devoe => ww_devoe,
	o => ww_dbg_patchPRE);

-- Location: IOOBUF_X121_Y53_N39
\dbg_patchPOST~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \STDP_patchPOSTneuron~combout\,
	devoe => ww_devoe,
	o => ww_dbg_patchPOST);

-- Location: IOOBUF_X121_Y31_N56
\avs_initSynapse_waitrequest~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avs_initSynapse_waitrequest$latch~combout\,
	devoe => ww_devoe,
	o => ww_avs_initSynapse_waitrequest);

-- Location: IOOBUF_X27_Y0_N36
\avs_initSynapse_response[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_avs_initSynapse_response(0));

-- Location: IOOBUF_X65_Y115_N93
\avs_initSynapse_response[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_avs_initSynapse_response(1));

-- Location: IOOBUF_X121_Y26_N56
\avs_pullSpike_waitrequest~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avs_pullSpike_waitrequest$latch~combout\,
	devoe => ww_devoe,
	o => ww_avs_pullSpike_waitrequest);

-- Location: IOOBUF_X121_Y38_N5
\avm_pushSynapse_address[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[0]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(0));

-- Location: IOOBUF_X113_Y115_N36
\avm_pushSynapse_address[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[1]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(1));

-- Location: IOOBUF_X121_Y48_N22
\avm_pushSynapse_address[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[2]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(2));

-- Location: IOOBUF_X121_Y53_N22
\avm_pushSynapse_address[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[3]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(3));

-- Location: IOOBUF_X121_Y38_N22
\avm_pushSynapse_address[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[4]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(4));

-- Location: IOOBUF_X121_Y51_N96
\avm_pushSynapse_address[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[5]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(5));

-- Location: IOOBUF_X121_Y36_N96
\avm_pushSynapse_address[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[6]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(6));

-- Location: IOOBUF_X121_Y48_N39
\avm_pushSynapse_address[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_address[7]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_address(7));

-- Location: IOOBUF_X113_Y0_N19
\avm_pushSynapse_write~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_write$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_write);

-- Location: IOOBUF_X121_Y60_N79
\avm_pushSynapse_writedata[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[0]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(0));

-- Location: IOOBUF_X121_Y26_N22
\avm_pushSynapse_writedata[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[1]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(1));

-- Location: IOOBUF_X121_Y41_N39
\avm_pushSynapse_writedata[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[2]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(2));

-- Location: IOOBUF_X121_Y51_N79
\avm_pushSynapse_writedata[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[3]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(3));

-- Location: IOOBUF_X121_Y33_N39
\avm_pushSynapse_writedata[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[4]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(4));

-- Location: IOOBUF_X111_Y0_N2
\avm_pushSynapse_writedata[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[5]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(5));

-- Location: IOOBUF_X121_Y61_N56
\avm_pushSynapse_writedata[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[6]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(6));

-- Location: IOOBUF_X113_Y115_N2
\avm_pushSynapse_writedata[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[7]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(7));

-- Location: IOOBUF_X121_Y46_N5
\avm_pushSynapse_writedata[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[8]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(8));

-- Location: IOOBUF_X121_Y45_N56
\avm_pushSynapse_writedata[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[9]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(9));

-- Location: IOOBUF_X121_Y39_N22
\avm_pushSynapse_writedata[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[10]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(10));

-- Location: IOOBUF_X121_Y55_N22
\avm_pushSynapse_writedata[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[11]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(11));

-- Location: IOOBUF_X121_Y53_N56
\avm_pushSynapse_writedata[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[12]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(12));

-- Location: IOOBUF_X121_Y39_N39
\avm_pushSynapse_writedata[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[13]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(13));

-- Location: IOOBUF_X121_Y67_N96
\avm_pushSynapse_writedata[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[14]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(14));

-- Location: IOOBUF_X111_Y0_N53
\avm_pushSynapse_writedata[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \avm_pushSynapse_writedata[15]$latch~combout\,
	devoe => ww_devoe,
	o => ww_avm_pushSynapse_writedata(15));

-- Location: IOIBUF_X121_Y46_N38
\rst_synapse_unit~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_synapse_unit,
	o => \rst_synapse_unit~input_o\);

-- Location: IOIBUF_X46_Y0_N18
\clk_synapse_unit~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_synapse_unit,
	o => \clk_synapse_unit~input_o\);

-- Location: CLKCTRL_G6
\clk_synapse_unit~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk_synapse_unit~input_o\,
	outclk => \clk_synapse_unit~inputCLKENA0_outclk\);

-- Location: IOIBUF_X121_Y46_N55
\avs_initSynapse_write~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_write,
	o => \avs_initSynapse_write~input_o\);

-- Location: MLABCELL_X119_Y46_N9
\stateInitSynapse_next.STATE_IDLE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \stateInitSynapse_next.STATE_IDLE~0_combout\ = ( \avs_initSynapse_write~input_o\ ) # ( !\avs_initSynapse_write~input_o\ & ( \stateInitSynapse.STATE_IDLE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_stateInitSynapse.STATE_IDLE~q\,
	dataf => \ALT_INV_avs_initSynapse_write~input_o\,
	combout => \stateInitSynapse_next.STATE_IDLE~0_combout\);

-- Location: FF_X119_Y46_N11
\stateInitSynapse.STATE_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \stateInitSynapse_next.STATE_IDLE~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stateInitSynapse.STATE_IDLE~q\);

-- Location: LABCELL_X117_Y46_N48
activeSynapseModule : cyclonev_lcell_comb
-- Equation(s):
-- \activeSynapseModule~combout\ = ( \activeSynapseModule~combout\ & ( !\rst_synapse_unit~input_o\ ) ) # ( !\activeSynapseModule~combout\ & ( (!\rst_synapse_unit~input_o\ & \stateInitSynapse.STATE_IDLE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_stateInitSynapse.STATE_IDLE~q\,
	dataf => \ALT_INV_activeSynapseModule~combout\,
	combout => \activeSynapseModule~combout\);

-- Location: IOIBUF_X121_Y43_N61
\avs_pullSpike_byteenable[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_byteenable(2),
	o => \avs_pullSpike_byteenable[2]~input_o\);

-- Location: IOIBUF_X121_Y45_N38
\avs_pullSpike_byteenable[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_byteenable(3),
	o => \avs_pullSpike_byteenable[3]~input_o\);

-- Location: IOIBUF_X121_Y48_N55
\avs_pullSpike_byteenable[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_byteenable(1),
	o => \avs_pullSpike_byteenable[1]~input_o\);

-- Location: IOIBUF_X121_Y46_N21
\avs_pullSpike_byteenable[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_byteenable(0),
	o => \avs_pullSpike_byteenable[0]~input_o\);

-- Location: LABCELL_X95_Y47_N42
\Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[2]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & \avs_pullSpike_byteenable[1]~input_o\)) ) ) # ( !\avs_pullSpike_byteenable[0]~input_o\ & ( 
-- (\avs_pullSpike_byteenable[2]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & !\avs_pullSpike_byteenable[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux25~0_combout\);

-- Location: LABCELL_X95_Y47_N54
\Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (!\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & !\avs_pullSpike_byteenable[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux26~0_combout\);

-- Location: IOIBUF_X98_Y115_N41
\avs_pullSpike_write~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_write,
	o => \avs_pullSpike_write~input_o\);

-- Location: LABCELL_X95_Y47_N48
\Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[2]~input_o\ $ (\avs_pullSpike_byteenable[3]~input_o\))) ) ) # ( !\avs_pullSpike_byteenable[0]~input_o\ & ( 
-- (\avs_pullSpike_byteenable[2]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & !\avs_pullSpike_byteenable[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux1~0_combout\);

-- Location: IOIBUF_X121_Y28_N44
\avm_pushSynapse_waitrequest~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avm_pushSynapse_waitrequest,
	o => \avm_pushSynapse_waitrequest~input_o\);

-- Location: LABCELL_X95_Y47_N3
\Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = ( \statePullSpike.STATE_WAIT~q\ & ( \Mux1~0_combout\ & ( ((\statePullSpike.STATE_PATCH~q\) # (\STDP_module|wait_CAL~q\)) # (\wait2Push~combout\) ) ) ) # ( !\statePullSpike.STATE_WAIT~q\ & ( \Mux1~0_combout\ & ( 
-- \statePullSpike.STATE_PATCH~q\ ) ) ) # ( \statePullSpike.STATE_WAIT~q\ & ( !\Mux1~0_combout\ & ( (\STDP_module|wait_CAL~q\) # (\wait2Push~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wait2Push~combout\,
	datac => \STDP_module|ALT_INV_wait_CAL~q\,
	datad => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	datae => \ALT_INV_statePullSpike.STATE_WAIT~q\,
	dataf => \ALT_INV_Mux1~0_combout\,
	combout => \Selector9~0_combout\);

-- Location: FF_X95_Y47_N29
\statePullSpike.STATE_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \Selector9~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statePullSpike.STATE_WAIT~q\);

-- Location: LABCELL_X95_Y47_N57
\Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = ( \statePullSpike.STATE_PATCH~q\ & ( \Mux25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux25~0_combout\,
	dataf => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	combout => \Selector16~0_combout\);

-- Location: LABCELL_X95_Y47_N18
spikeCondition : cyclonev_lcell_comb
-- Equation(s):
-- \spikeCondition~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\statePullSpike.STATE_WAIT~q\ & ((\Selector16~0_combout\))) # (\statePullSpike.STATE_WAIT~q\ & (\spikeCondition~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statePullSpike.STATE_WAIT~q\,
	datac => \ALT_INV_spikeCondition~combout\,
	datad => \ALT_INV_Selector16~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \spikeCondition~combout\);

-- Location: LABCELL_X120_Y46_N24
\Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = ( \statePushSynapse.STATE_IDLE~q\ & ( (\STDP_module|wait_CAL~q\ & \statePushSynapse.STATE_PUSH~q\) ) ) # ( !\statePushSynapse.STATE_IDLE~q\ & ( ((\STDP_module|wait_CAL~q\ & \statePushSynapse.STATE_PUSH~q\)) # 
-- (\spikeCondition~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_spikeCondition~combout\,
	datac => \STDP_module|ALT_INV_wait_CAL~q\,
	datad => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => \ALT_INV_statePushSynapse.STATE_IDLE~q\,
	combout => \Selector18~0_combout\);

-- Location: FF_X120_Y46_N26
\statePushSynapse.STATE_PUSH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \Selector18~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statePushSynapse.STATE_PUSH~q\);

-- Location: MLABCELL_X119_Y47_N6
\Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector17~0_combout\ = ( \statePushSynapse.STATE_IDLE~q\ & ( \statePushSynapse.STATE_PUSH~q\ & ( (\STDP_module|wait_CAL~q\) # (\avm_pushSynapse_waitrequest~input_o\) ) ) ) # ( !\statePushSynapse.STATE_IDLE~q\ & ( \statePushSynapse.STATE_PUSH~q\ & ( 
-- \spikeCondition~combout\ ) ) ) # ( \statePushSynapse.STATE_IDLE~q\ & ( !\statePushSynapse.STATE_PUSH~q\ & ( \avm_pushSynapse_waitrequest~input_o\ ) ) ) # ( !\statePushSynapse.STATE_IDLE~q\ & ( !\statePushSynapse.STATE_PUSH~q\ & ( \spikeCondition~combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100001111000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avm_pushSynapse_waitrequest~input_o\,
	datac => \ALT_INV_spikeCondition~combout\,
	datad => \STDP_module|ALT_INV_wait_CAL~q\,
	datae => \ALT_INV_statePushSynapse.STATE_IDLE~q\,
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector17~0_combout\);

-- Location: FF_X119_Y47_N8
\statePushSynapse.STATE_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \Selector17~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statePushSynapse.STATE_IDLE~q\);

-- Location: MLABCELL_X119_Y47_N33
\Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = ( \statePushSynapse.STATE_IDLE~q\ & ( \avm_pushSynapse_waitrequest~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avm_pushSynapse_waitrequest~input_o\,
	dataf => \ALT_INV_statePushSynapse.STATE_IDLE~q\,
	combout => \Selector15~0_combout\);

-- Location: LABCELL_X95_Y47_N21
\Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector18~1_combout\ = ( \STDP_module|wait_CAL~q\ & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => \STDP_module|ALT_INV_wait_CAL~q\,
	combout => \Selector18~1_combout\);

-- Location: LABCELL_X95_Y47_N51
wait2Push : cyclonev_lcell_comb
-- Equation(s):
-- \wait2Push~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector18~1_combout\ & ((\Selector15~0_combout\))) # (\Selector18~1_combout\ & (\wait2Push~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_wait2Push~combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector18~1_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \wait2Push~combout\);

-- Location: LABCELL_X95_Y47_N24
\Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = ( \wait2Push~combout\ & ( \statePullSpike.STATE_WAIT~q\ ) ) # ( !\wait2Push~combout\ & ( \statePullSpike.STATE_WAIT~q\ & ( \STDP_module|wait_CAL~q\ ) ) ) # ( \wait2Push~combout\ & ( !\statePullSpike.STATE_WAIT~q\ & ( 
-- (!\statePullSpike.STATE_PATCH~q\ & ((\avs_pullSpike_write~input_o\))) # (\statePullSpike.STATE_PATCH~q\ & (\Mux1~0_combout\)) ) ) ) # ( !\wait2Push~combout\ & ( !\statePullSpike.STATE_WAIT~q\ & ( (!\statePullSpike.STATE_PATCH~q\ & 
-- ((\avs_pullSpike_write~input_o\))) # (\statePullSpike.STATE_PATCH~q\ & (\Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	datab => \ALT_INV_Mux1~0_combout\,
	datac => \ALT_INV_avs_pullSpike_write~input_o\,
	datad => \STDP_module|ALT_INV_wait_CAL~q\,
	datae => \ALT_INV_wait2Push~combout\,
	dataf => \ALT_INV_statePullSpike.STATE_WAIT~q\,
	combout => \Selector8~0_combout\);

-- Location: FF_X95_Y47_N26
\statePullSpike.STATE_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \Selector8~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statePullSpike.STATE_IDLE~q\);

-- Location: LABCELL_X95_Y47_N33
\statePullSpike_next.STATE_PATCH~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \statePullSpike_next.STATE_PATCH~0_combout\ = ( !\statePullSpike.STATE_IDLE~q\ & ( \avs_pullSpike_write~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_avs_pullSpike_write~input_o\,
	dataf => \ALT_INV_statePullSpike.STATE_IDLE~q\,
	combout => \statePullSpike_next.STATE_PATCH~0_combout\);

-- Location: FF_X95_Y47_N35
\statePullSpike.STATE_PATCH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \statePullSpike_next.STATE_PATCH~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statePullSpike.STATE_PATCH~q\);

-- Location: LABCELL_X95_Y47_N39
\STDP_patchPREneuron~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_patchPREneuron~0_combout\ = ( \statePullSpike.STATE_PATCH~q\ & ( \rst_synapse_unit~input_o\ ) ) # ( !\statePullSpike.STATE_PATCH~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	dataf => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	combout => \STDP_patchPREneuron~0_combout\);

-- Location: LABCELL_X95_Y47_N45
STDP_patchPREneuron : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_patchPREneuron~combout\ = ( !\STDP_patchPREneuron~0_combout\ & ( (!\Mux26~0_combout\ & (\Mux25~0_combout\)) # (\Mux26~0_combout\ & ((\STDP_patchPREneuron~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux25~0_combout\,
	datac => \ALT_INV_STDP_patchPREneuron~combout\,
	datad => \ALT_INV_Mux26~0_combout\,
	dataf => \ALT_INV_STDP_patchPREneuron~0_combout\,
	combout => \STDP_patchPREneuron~combout\);

-- Location: LABCELL_X93_Y47_N48
\Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ $ (\avs_pullSpike_byteenable[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux23~0_combout\);

-- Location: MLABCELL_X92_Y46_N39
\Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( !\avs_pullSpike_byteenable[1]~input_o\ & ( !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[2]~input_o\ & \avs_pullSpike_byteenable[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux24~0_combout\);

-- Location: LABCELL_X93_Y47_N54
STDP_patchPOSTneuron : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_patchPOSTneuron~combout\ = ( \Mux24~0_combout\ & ( (!\STDP_patchPREneuron~0_combout\ & \STDP_patchPOSTneuron~combout\) ) ) # ( !\Mux24~0_combout\ & ( (\Mux23~0_combout\ & !\STDP_patchPREneuron~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux23~0_combout\,
	datac => \ALT_INV_STDP_patchPREneuron~0_combout\,
	datad => \ALT_INV_STDP_patchPOSTneuron~combout\,
	dataf => \ALT_INV_Mux24~0_combout\,
	combout => \STDP_patchPOSTneuron~combout\);

-- Location: MLABCELL_X114_Y47_N36
\STDP_module|POST_reg_block|TOP_LEVEL[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|TOP_LEVEL[1]~1_combout\ = ( \STDP_module|POST_reg_block|TOP_LEVEL\(0) & ( (\STDP_module|POST_reg_block|TOP_LEVEL\(1)) # (\STDP_patchPOSTneuron~combout\) ) ) # ( !\STDP_module|POST_reg_block|TOP_LEVEL\(0) & ( 
-- \STDP_module|POST_reg_block|TOP_LEVEL\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datad => \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(1),
	dataf => \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(0),
	combout => \STDP_module|POST_reg_block|TOP_LEVEL[1]~1_combout\);

-- Location: FF_X114_Y47_N37
\STDP_module|POST_reg_block|TOP_LEVEL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|TOP_LEVEL[1]~1_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|TOP_LEVEL\(1));

-- Location: MLABCELL_X114_Y47_N39
\STDP_module|POST_reg_block|TOP_LEVEL[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|TOP_LEVEL[0]~0_combout\ = ( \STDP_module|POST_reg_block|TOP_LEVEL\(1) & ( \STDP_module|POST_reg_block|TOP_LEVEL\(0) ) ) # ( !\STDP_module|POST_reg_block|TOP_LEVEL\(1) & ( !\STDP_patchPOSTneuron~combout\ $ 
-- (!\STDP_module|POST_reg_block|TOP_LEVEL\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datad => \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(0),
	dataf => \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(1),
	combout => \STDP_module|POST_reg_block|TOP_LEVEL[0]~0_combout\);

-- Location: FF_X114_Y47_N41
\STDP_module|POST_reg_block|TOP_LEVEL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|TOP_LEVEL[0]~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|TOP_LEVEL\(0));

-- Location: MLABCELL_X114_Y47_N6
\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ = ( \STDP_patchPREneuron~combout\ & ( \STDP_module|POST_reg_block|TOP_LEVEL\(0) ) ) # ( !\STDP_patchPREneuron~combout\ & ( \STDP_module|POST_reg_block|TOP_LEVEL\(0) & ( 
-- \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ ) ) ) # ( !\STDP_patchPREneuron~combout\ & ( !\STDP_module|POST_reg_block|TOP_LEVEL\(0) & ( \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~1_combout\,
	datae => \ALT_INV_STDP_patchPREneuron~combout\,
	dataf => \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(0),
	combout => \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\);

-- Location: MLABCELL_X114_Y47_N54
\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulatedfeeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulatedfeeder_combout\ = ( \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~1_combout\,
	combout => \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulatedfeeder_combout\);

-- Location: FF_X114_Y47_N56
\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulatedfeeder_combout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\);

-- Location: MLABCELL_X114_Y47_N48
\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2_combout\ = ( \STDP_patchPREneuron~combout\ & ( \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ & ( \STDP_module|POST_reg_block|TOP_LEVEL\(0) ) ) ) # ( !\STDP_patchPREneuron~combout\ & ( 
-- \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ & ( !\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\ ) ) ) # ( \STDP_patchPREneuron~combout\ & ( !\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ & ( 
-- \STDP_module|POST_reg_block|TOP_LEVEL\(0) ) ) ) # ( !\STDP_patchPREneuron~combout\ & ( !\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~1_combout\ & ( \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111110101010101010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~_emulated_q\,
	datac => \STDP_module|POST_reg_block|ALT_INV_TOP_LEVEL\(0),
	datae => \ALT_INV_STDP_patchPREneuron~combout\,
	dataf => \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~1_combout\,
	combout => \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2_combout\);

-- Location: LABCELL_X117_Y47_N51
\STDP_module|wait_cal_fin~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|wait_cal_fin~0_combout\ = ( !\STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2_combout\ & ( \STDP_module|wait_CAL~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_wait_CAL~q\,
	dataf => \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~2_combout\,
	combout => \STDP_module|wait_cal_fin~0_combout\);

-- Location: FF_X117_Y47_N52
\STDP_module|wait_cal_fin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|wait_cal_fin~0_combout\,
	ena => \ALT_INV_STDP_patchPREneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|wait_cal_fin~q\);

-- Location: MLABCELL_X114_Y47_N24
\STDP_module|wait_CAL~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|wait_CAL~0_combout\ = ( \STDP_patchPREneuron~combout\ & ( \STDP_module|wait_CAL~q\ & ( !\STDP_module|wait_cal_fin~q\ ) ) ) # ( !\STDP_patchPREneuron~combout\ & ( \STDP_module|wait_CAL~q\ & ( !\STDP_module|wait_cal_fin~q\ ) ) ) # ( 
-- \STDP_patchPREneuron~combout\ & ( !\STDP_module|wait_CAL~q\ & ( !\STDP_module|wait_cal_fin~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_wait_cal_fin~q\,
	datae => \ALT_INV_STDP_patchPREneuron~combout\,
	dataf => \STDP_module|ALT_INV_wait_CAL~q\,
	combout => \STDP_module|wait_CAL~0_combout\);

-- Location: FF_X120_Y46_N5
\STDP_module|wait_CAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|wait_CAL~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|wait_CAL~q\);

-- Location: IOIBUF_X121_Y28_N95
\avs_initSynapse_writedata[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(0),
	o => \avs_initSynapse_writedata[0]~input_o\);

-- Location: MLABCELL_X119_Y46_N0
\stateInitSynapse_next.STATE_INIT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \stateInitSynapse_next.STATE_INIT~0_combout\ = ( !\stateInitSynapse.STATE_IDLE~q\ & ( \avs_initSynapse_write~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avs_initSynapse_write~input_o\,
	dataf => \ALT_INV_stateInitSynapse.STATE_IDLE~q\,
	combout => \stateInitSynapse_next.STATE_INIT~0_combout\);

-- Location: MLABCELL_X119_Y46_N15
\downloadServerAddr[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(0) = ( \stateInitSynapse_next.STATE_INIT~0_combout\ & ( (\avs_initSynapse_writedata[0]~input_o\ & !\rst_synapse_unit~input_o\) ) ) # ( !\stateInitSynapse_next.STATE_INIT~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- downloadServerAddr(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_initSynapse_writedata[0]~input_o\,
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => ALT_INV_downloadServerAddr(0),
	dataf => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	combout => downloadServerAddr(0));

-- Location: IOIBUF_X113_Y0_N35
\avs_initSynapse_writedata[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(1),
	o => \avs_initSynapse_writedata[1]~input_o\);

-- Location: LABCELL_X117_Y46_N33
\downloadServerAddr[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(1) = ( downloadServerAddr(1) & ( (!\rst_synapse_unit~input_o\ & ((!\stateInitSynapse_next.STATE_INIT~0_combout\) # (\avs_initSynapse_writedata[1]~input_o\))) ) ) # ( !downloadServerAddr(1) & ( (\avs_initSynapse_writedata[1]~input_o\ & 
-- (\stateInitSynapse_next.STATE_INIT~0_combout\ & !\rst_synapse_unit~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_initSynapse_writedata[1]~input_o\,
	datab => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	dataf => ALT_INV_downloadServerAddr(1),
	combout => downloadServerAddr(1));

-- Location: IOIBUF_X121_Y31_N21
\avs_initSynapse_writedata[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(2),
	o => \avs_initSynapse_writedata[2]~input_o\);

-- Location: LABCELL_X117_Y46_N0
\downloadServerAddr[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(2) = ( downloadServerAddr(2) & ( (!\rst_synapse_unit~input_o\ & ((!\stateInitSynapse_next.STATE_INIT~0_combout\) # (\avs_initSynapse_writedata[2]~input_o\))) ) ) # ( !downloadServerAddr(2) & ( (\avs_initSynapse_writedata[2]~input_o\ & 
-- (!\rst_synapse_unit~input_o\ & \stateInitSynapse_next.STATE_INIT~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_initSynapse_writedata[2]~input_o\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	dataf => ALT_INV_downloadServerAddr(2),
	combout => downloadServerAddr(2));

-- Location: IOIBUF_X121_Y24_N4
\avs_initSynapse_writedata[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(3),
	o => \avs_initSynapse_writedata[3]~input_o\);

-- Location: LABCELL_X117_Y46_N6
\downloadServerAddr[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(3) = ( \stateInitSynapse_next.STATE_INIT~0_combout\ & ( !\rst_synapse_unit~input_o\ & ( \avs_initSynapse_writedata[3]~input_o\ ) ) ) # ( !\stateInitSynapse_next.STATE_INIT~0_combout\ & ( !\rst_synapse_unit~input_o\ & ( 
-- downloadServerAddr(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_initSynapse_writedata[3]~input_o\,
	datad => ALT_INV_downloadServerAddr(3),
	datae => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => downloadServerAddr(3));

-- Location: IOIBUF_X121_Y39_N55
\avs_initSynapse_writedata[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(4),
	o => \avs_initSynapse_writedata[4]~input_o\);

-- Location: MLABCELL_X119_Y46_N51
\downloadServerAddr[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(4) = (!\rst_synapse_unit~input_o\ & ((!\stateInitSynapse_next.STATE_INIT~0_combout\ & ((downloadServerAddr(4)))) # (\stateInitSynapse_next.STATE_INIT~0_combout\ & (\avs_initSynapse_writedata[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000001100010001000000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_initSynapse_writedata[4]~input_o\,
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => ALT_INV_downloadServerAddr(4),
	datad => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	combout => downloadServerAddr(4));

-- Location: IOIBUF_X121_Y36_N78
\avs_initSynapse_writedata[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(5),
	o => \avs_initSynapse_writedata[5]~input_o\);

-- Location: LABCELL_X117_Y46_N15
\downloadServerAddr[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(5) = ( downloadServerAddr(5) & ( (!\rst_synapse_unit~input_o\ & ((!\stateInitSynapse_next.STATE_INIT~0_combout\) # (\avs_initSynapse_writedata[5]~input_o\))) ) ) # ( !downloadServerAddr(5) & ( (!\rst_synapse_unit~input_o\ & 
-- (\avs_initSynapse_writedata[5]~input_o\ & \stateInitSynapse_next.STATE_INIT~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_avs_initSynapse_writedata[5]~input_o\,
	datad => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	dataf => ALT_INV_downloadServerAddr(5),
	combout => downloadServerAddr(5));

-- Location: IOIBUF_X121_Y67_N44
\avs_initSynapse_writedata[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(6),
	o => \avs_initSynapse_writedata[6]~input_o\);

-- Location: MLABCELL_X119_Y46_N30
\downloadServerAddr[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(6) = ( downloadServerAddr(6) & ( (!\rst_synapse_unit~input_o\ & ((!\stateInitSynapse_next.STATE_INIT~0_combout\) # (\avs_initSynapse_writedata[6]~input_o\))) ) ) # ( !downloadServerAddr(6) & ( (!\rst_synapse_unit~input_o\ & 
-- (\avs_initSynapse_writedata[6]~input_o\ & \stateInitSynapse_next.STATE_INIT~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_avs_initSynapse_writedata[6]~input_o\,
	datad => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	dataf => ALT_INV_downloadServerAddr(6),
	combout => downloadServerAddr(6));

-- Location: IOIBUF_X121_Y60_N61
\avs_initSynapse_writedata[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_writedata(7),
	o => \avs_initSynapse_writedata[7]~input_o\);

-- Location: LABCELL_X117_Y46_N51
\downloadServerAddr[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- downloadServerAddr(7) = ( \stateInitSynapse_next.STATE_INIT~0_combout\ & ( (!\rst_synapse_unit~input_o\ & \avs_initSynapse_writedata[7]~input_o\) ) ) # ( !\stateInitSynapse_next.STATE_INIT~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- downloadServerAddr(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_avs_initSynapse_writedata[7]~input_o\,
	datad => ALT_INV_downloadServerAddr(7),
	dataf => \ALT_INV_stateInitSynapse_next.STATE_INIT~0_combout\,
	combout => downloadServerAddr(7));

-- Location: IOIBUF_X121_Y63_N38
\avs_pullSpike_writedata[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(9),
	o => \avs_pullSpike_writedata[9]~input_o\);

-- Location: LABCELL_X96_Y47_N27
\Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( \avs_pullSpike_writedata[9]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[2]~input_o\ $ (\avs_pullSpike_byteenable[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_writedata[9]~input_o\,
	combout => \Mux13~0_combout\);

-- Location: LABCELL_X95_Y47_N30
\STDP_patchPOSTneuron_DATA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_patchPOSTneuron_DATA[0]~0_combout\ = ( \statePullSpike.STATE_PATCH~q\ & ( (!\avs_pullSpike_byteenable[3]~input_o\) # ((!\avs_pullSpike_byteenable[2]~input_o\) # ((\avs_pullSpike_byteenable[1]~input_o\) # (\avs_pullSpike_byteenable[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	combout => \STDP_patchPOSTneuron_DATA[0]~0_combout\);

-- Location: LABCELL_X96_Y47_N48
\STDP_patchPOSTneuron_DATA[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(9) = ( \STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( (!\rst_synapse_unit~input_o\ & \Mux13~0_combout\) ) ) # ( !\STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( (!\rst_synapse_unit~input_o\ & STDP_patchPOSTneuron_DATA(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datab => \ALT_INV_Mux13~0_combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(9),
	dataf => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(9));

-- Location: MLABCELL_X97_Y47_N39
\STDP_patchPREneuron_DATA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_patchPREneuron_DATA[0]~0_combout\ = ( \statePullSpike.STATE_PATCH~q\ & ( ((!\avs_pullSpike_byteenable[1]~input_o\) # ((!\avs_pullSpike_byteenable[0]~input_o\) # (\avs_pullSpike_byteenable[2]~input_o\))) # (\avs_pullSpike_byteenable[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	dataf => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	combout => \STDP_patchPREneuron_DATA[0]~0_combout\);

-- Location: IOIBUF_X121_Y63_N55
\avs_pullSpike_writedata[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(31),
	o => \avs_pullSpike_writedata[31]~input_o\);

-- Location: MLABCELL_X97_Y47_N6
\Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \avs_pullSpike_byteenable[2]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[31]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_byteenable[3]~input_o\)) ) ) ) # ( 
-- \avs_pullSpike_byteenable[2]~input_o\ & ( !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[31]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_byteenable[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_writedata[31]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux3~0_combout\);

-- Location: MLABCELL_X97_Y47_N48
\STDP_patchPREneuron_DATA[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(9) = ( \Mux3~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPREneuron_DATA(9)) # (\STDP_patchPREneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux3~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\STDP_patchPREneuron_DATA[0]~0_combout\ & STDP_patchPREneuron_DATA(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datab => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datac => ALT_INV_STDP_patchPREneuron_DATA(9),
	dataf => \ALT_INV_Mux3~0_combout\,
	combout => STDP_patchPREneuron_DATA(9));

-- Location: IOIBUF_X121_Y28_N61
\avs_pullSpike_writedata[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(30),
	o => \avs_pullSpike_writedata[30]~input_o\);

-- Location: LABCELL_X96_Y47_N12
\Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[30]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & \avs_pullSpike_byteenable[3]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[30]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & \avs_pullSpike_byteenable[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000100000000000001000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_writedata[30]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux4~0_combout\);

-- Location: LABCELL_X96_Y47_N36
\STDP_patchPREneuron_DATA[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(8) = ( STDP_patchPREneuron_DATA(8) & ( \Mux4~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !STDP_patchPREneuron_DATA(8) & ( \Mux4~0_combout\ & ( (!\rst_synapse_unit~input_o\ & \STDP_patchPREneuron_DATA[0]~0_combout\) ) ) ) 
-- # ( STDP_patchPREneuron_DATA(8) & ( !\Mux4~0_combout\ & ( (!\rst_synapse_unit~input_o\ & !\STDP_patchPREneuron_DATA[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datae => ALT_INV_STDP_patchPREneuron_DATA(8),
	dataf => \ALT_INV_Mux4~0_combout\,
	combout => STDP_patchPREneuron_DATA(8));

-- Location: IOIBUF_X88_Y0_N1
\avs_pullSpike_writedata[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(8),
	o => \avs_pullSpike_writedata[8]~input_o\);

-- Location: MLABCELL_X92_Y46_N54
\Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = ( \avs_pullSpike_writedata[8]~input_o\ & ( (\avs_pullSpike_byteenable[0]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ $ (\avs_pullSpike_byteenable[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_writedata[8]~input_o\,
	combout => \Mux14~0_combout\);

-- Location: MLABCELL_X92_Y46_N42
\STDP_patchPOSTneuron_DATA[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(8) = ( \STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( \Mux14~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !\STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( \Mux14~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- STDP_patchPOSTneuron_DATA(8)) ) ) ) # ( !\STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( !\Mux14~0_combout\ & ( (!\rst_synapse_unit~input_o\ & STDP_patchPOSTneuron_DATA(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000000000000000000000110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(8),
	datae => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	dataf => \ALT_INV_Mux14~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(8));

-- Location: IOIBUF_X121_Y36_N61
\avs_pullSpike_writedata[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(7),
	o => \avs_pullSpike_writedata[7]~input_o\);

-- Location: MLABCELL_X92_Y46_N57
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \avs_pullSpike_byteenable[2]~input_o\ & ( (\avs_pullSpike_byteenable[0]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_writedata[7]~input_o\ & \avs_pullSpike_byteenable[1]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[2]~input_o\ & ( (\avs_pullSpike_byteenable[0]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_writedata[7]~input_o\ & \avs_pullSpike_byteenable[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datac => \ALT_INV_avs_pullSpike_writedata[7]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	combout => \Mux15~0_combout\);

-- Location: MLABCELL_X92_Y47_N36
\STDP_patchPOSTneuron_DATA[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(7) = ( \Mux15~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPOSTneuron_DATA(7)) # (\STDP_patchPOSTneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux15~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\STDP_patchPOSTneuron_DATA[0]~0_combout\ & STDP_patchPOSTneuron_DATA(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(7),
	dataf => \ALT_INV_Mux15~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(7));

-- Location: IOIBUF_X121_Y55_N4
\avs_pullSpike_writedata[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(29),
	o => \avs_pullSpike_writedata[29]~input_o\);

-- Location: MLABCELL_X97_Y47_N57
\Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = ( \avs_pullSpike_writedata[29]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\)) ) ) ) # ( 
-- \avs_pullSpike_writedata[29]~input_o\ & ( !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datae => \ALT_INV_avs_pullSpike_writedata[29]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux5~0_combout\);

-- Location: MLABCELL_X97_Y47_N30
\STDP_patchPREneuron_DATA[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(7) = ( \Mux5~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPREneuron_DATA(7)) # (\STDP_patchPREneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux5~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\STDP_patchPREneuron_DATA[0]~0_combout\ & STDP_patchPREneuron_DATA(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datab => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datac => ALT_INV_STDP_patchPREneuron_DATA(7),
	dataf => \ALT_INV_Mux5~0_combout\,
	combout => STDP_patchPREneuron_DATA(7));

-- Location: IOIBUF_X121_Y61_N21
\avs_pullSpike_writedata[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(6),
	o => \avs_pullSpike_writedata[6]~input_o\);

-- Location: LABCELL_X95_Y47_N15
\Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[6]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[2]~input_o\ $ (\avs_pullSpike_byteenable[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datab => \ALT_INV_avs_pullSpike_writedata[6]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux16~0_combout\);

-- Location: LABCELL_X95_Y47_N36
\STDP_patchPOSTneuron_DATA[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(6) = ( \STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( (!\rst_synapse_unit~input_o\ & \Mux16~0_combout\) ) ) # ( !\STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( (!\rst_synapse_unit~input_o\ & STDP_patchPOSTneuron_DATA(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Mux16~0_combout\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(6),
	dataf => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(6));

-- Location: IOIBUF_X121_Y55_N38
\avs_pullSpike_writedata[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(28),
	o => \avs_pullSpike_writedata[28]~input_o\);

-- Location: MLABCELL_X97_Y47_N27
\Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_writedata[28]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_writedata[28]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datad => \ALT_INV_avs_pullSpike_writedata[28]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux6~0_combout\);

-- Location: MLABCELL_X97_Y47_N33
\STDP_patchPREneuron_DATA[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(6) = ( \Mux6~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPREneuron_DATA(6)) # (\STDP_patchPREneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux6~0_combout\ & ( (!\STDP_patchPREneuron_DATA[0]~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & STDP_patchPREneuron_DATA(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => ALT_INV_STDP_patchPREneuron_DATA(6),
	dataf => \ALT_INV_Mux6~0_combout\,
	combout => STDP_patchPREneuron_DATA(6));

-- Location: IOIBUF_X121_Y76_N38
\avs_pullSpike_writedata[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(5),
	o => \avs_pullSpike_writedata[5]~input_o\);

-- Location: LABCELL_X96_Y47_N30
\Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[5]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[2]~input_o\ $ (\avs_pullSpike_byteenable[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000100000000000000000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_writedata[5]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux17~0_combout\);

-- Location: LABCELL_X96_Y47_N57
\STDP_patchPOSTneuron_DATA[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(5) = ( STDP_patchPOSTneuron_DATA(5) & ( (!\rst_synapse_unit~input_o\ & ((!\STDP_patchPOSTneuron_DATA[0]~0_combout\) # (\Mux17~0_combout\))) ) ) # ( !STDP_patchPOSTneuron_DATA(5) & ( (\Mux17~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \STDP_patchPOSTneuron_DATA[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100110011000100010000000000010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux17~0_combout\,
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	datae => ALT_INV_STDP_patchPOSTneuron_DATA(5),
	combout => STDP_patchPOSTneuron_DATA(5));

-- Location: IOIBUF_X96_Y0_N35
\avs_pullSpike_writedata[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(27),
	o => \avs_pullSpike_writedata[27]~input_o\);

-- Location: MLABCELL_X97_Y47_N15
\Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & \avs_pullSpike_writedata[27]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & \avs_pullSpike_writedata[27]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_writedata[27]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux7~0_combout\);

-- Location: MLABCELL_X97_Y47_N45
\STDP_patchPREneuron_DATA[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(5) = ( STDP_patchPREneuron_DATA(5) & ( !\rst_synapse_unit~input_o\ & ( (!\STDP_patchPREneuron_DATA[0]~0_combout\) # (\Mux7~0_combout\) ) ) ) # ( !STDP_patchPREneuron_DATA(5) & ( !\rst_synapse_unit~input_o\ & ( (\Mux7~0_combout\ & 
-- \STDP_patchPREneuron_DATA[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux7~0_combout\,
	datac => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datae => ALT_INV_STDP_patchPREneuron_DATA(5),
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => STDP_patchPREneuron_DATA(5));

-- Location: IOIBUF_X121_Y31_N4
\avs_pullSpike_writedata[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(4),
	o => \avs_pullSpike_writedata[4]~input_o\);

-- Location: MLABCELL_X92_Y45_N15
\Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_writedata[4]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ $ (\avs_pullSpike_byteenable[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_writedata[4]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux18~0_combout\);

-- Location: MLABCELL_X92_Y45_N21
\STDP_patchPOSTneuron_DATA[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(4) = ( \Mux18~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPOSTneuron_DATA(4)) # (\STDP_patchPOSTneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux18~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\STDP_patchPOSTneuron_DATA[0]~0_combout\ & STDP_patchPOSTneuron_DATA(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(4),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(4));

-- Location: IOIBUF_X121_Y26_N38
\avs_pullSpike_writedata[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(26),
	o => \avs_pullSpike_writedata[26]~input_o\);

-- Location: MLABCELL_X97_Y47_N21
\Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = ( \avs_pullSpike_writedata[26]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\)) ) ) ) # ( 
-- \avs_pullSpike_writedata[26]~input_o\ & ( !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datae => \ALT_INV_avs_pullSpike_writedata[26]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: MLABCELL_X97_Y47_N3
\STDP_patchPREneuron_DATA[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(4) = ( STDP_patchPREneuron_DATA(4) & ( \Mux8~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !STDP_patchPREneuron_DATA(4) & ( \Mux8~0_combout\ & ( (\STDP_patchPREneuron_DATA[0]~0_combout\ & !\rst_synapse_unit~input_o\) ) ) ) 
-- # ( STDP_patchPREneuron_DATA(4) & ( !\Mux8~0_combout\ & ( (!\STDP_patchPREneuron_DATA[0]~0_combout\ & !\rst_synapse_unit~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datae => ALT_INV_STDP_patchPREneuron_DATA(4),
	dataf => \ALT_INV_Mux8~0_combout\,
	combout => STDP_patchPREneuron_DATA(4));

-- Location: IOIBUF_X121_Y28_N78
\avs_pullSpike_writedata[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(3),
	o => \avs_pullSpike_writedata[3]~input_o\);

-- Location: LABCELL_X93_Y45_N48
\Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \avs_pullSpike_writedata[3]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ $ (\avs_pullSpike_byteenable[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datae => \ALT_INV_avs_pullSpike_writedata[3]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: MLABCELL_X92_Y45_N3
\STDP_patchPOSTneuron_DATA[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(3) = ( \Mux19~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPOSTneuron_DATA(3)) # (\STDP_patchPOSTneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux19~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\STDP_patchPOSTneuron_DATA[0]~0_combout\ & STDP_patchPOSTneuron_DATA(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(3),
	dataf => \ALT_INV_Mux19~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(3));

-- Location: IOIBUF_X121_Y57_N4
\avs_pullSpike_writedata[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(25),
	o => \avs_pullSpike_writedata[25]~input_o\);

-- Location: MLABCELL_X97_Y47_N12
\Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_writedata[25]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_writedata[25]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_writedata[25]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux9~0_combout\);

-- Location: LABCELL_X93_Y47_N51
\STDP_patchPREneuron_DATA[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(3) = ( \Mux9~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\STDP_patchPREneuron_DATA[0]~0_combout\) # (STDP_patchPREneuron_DATA(3)))) ) ) # ( !\Mux9~0_combout\ & ( (STDP_patchPREneuron_DATA(3) & (!\rst_synapse_unit~input_o\ & 
-- !\STDP_patchPREneuron_DATA[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_STDP_patchPREneuron_DATA(3),
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	dataf => \ALT_INV_Mux9~0_combout\,
	combout => STDP_patchPREneuron_DATA(3));

-- Location: IOIBUF_X121_Y41_N21
\avs_pullSpike_writedata[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(2),
	o => \avs_pullSpike_writedata[2]~input_o\);

-- Location: MLABCELL_X92_Y45_N12
\Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_writedata[2]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ $ (\avs_pullSpike_byteenable[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datac => \ALT_INV_avs_pullSpike_writedata[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux20~0_combout\);

-- Location: MLABCELL_X92_Y45_N0
\STDP_patchPOSTneuron_DATA[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(2) = ( \Mux20~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\STDP_patchPOSTneuron_DATA[0]~0_combout\) # (STDP_patchPOSTneuron_DATA(2)))) ) ) # ( !\Mux20~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (STDP_patchPOSTneuron_DATA(2) & !\STDP_patchPOSTneuron_DATA[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(2),
	datad => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	dataf => \ALT_INV_Mux20~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(2));

-- Location: IOIBUF_X121_Y67_N78
\avs_pullSpike_writedata[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(24),
	o => \avs_pullSpike_writedata[24]~input_o\);

-- Location: MLABCELL_X97_Y47_N24
\Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_writedata[24]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & (!\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_writedata[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datad => \ALT_INV_avs_pullSpike_writedata[24]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux10~0_combout\);

-- Location: MLABCELL_X97_Y47_N51
\STDP_patchPREneuron_DATA[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(2) = ( \Mux10~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPREneuron_DATA(2)) # (\STDP_patchPREneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux10~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\STDP_patchPREneuron_DATA[0]~0_combout\ & STDP_patchPREneuron_DATA(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datad => ALT_INV_STDP_patchPREneuron_DATA(2),
	dataf => \ALT_INV_Mux10~0_combout\,
	combout => STDP_patchPREneuron_DATA(2));

-- Location: IOIBUF_X121_Y33_N55
\avs_pullSpike_writedata[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(1),
	o => \avs_pullSpike_writedata[1]~input_o\);

-- Location: MLABCELL_X92_Y45_N27
\Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = ( \avs_pullSpike_byteenable[2]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & \avs_pullSpike_writedata[1]~input_o\)) ) ) ) # ( 
-- !\avs_pullSpike_byteenable[2]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[1]~input_o\ & (!\avs_pullSpike_byteenable[3]~input_o\ & \avs_pullSpike_writedata[1]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datac => \ALT_INV_avs_pullSpike_writedata[1]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux21~0_combout\);

-- Location: MLABCELL_X92_Y45_N9
\STDP_patchPOSTneuron_DATA[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(1) = ( \STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( \Mux21~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !\STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( \Mux21~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- STDP_patchPOSTneuron_DATA(1)) ) ) ) # ( !\STDP_patchPOSTneuron_DATA[0]~0_combout\ & ( !\Mux21~0_combout\ & ( (!\rst_synapse_unit~input_o\ & STDP_patchPOSTneuron_DATA(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(1),
	datae => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	dataf => \ALT_INV_Mux21~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(1));

-- Location: IOIBUF_X121_Y13_N78
\avs_pullSpike_writedata[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(23),
	o => \avs_pullSpike_writedata[23]~input_o\);

-- Location: LABCELL_X96_Y47_N42
\Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = ( \avs_pullSpike_byteenable[1]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[23]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\)) ) ) ) # ( 
-- !\avs_pullSpike_byteenable[1]~input_o\ & ( !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[23]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & \avs_pullSpike_byteenable[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_writedata[23]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux11~0_combout\);

-- Location: LABCELL_X93_Y47_N45
\STDP_patchPREneuron_DATA[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(1) = ( \STDP_patchPREneuron_DATA[0]~0_combout\ & ( (!\rst_synapse_unit~input_o\ & \Mux11~0_combout\) ) ) # ( !\STDP_patchPREneuron_DATA[0]~0_combout\ & ( (!\rst_synapse_unit~input_o\ & STDP_patchPREneuron_DATA(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Mux11~0_combout\,
	datad => ALT_INV_STDP_patchPREneuron_DATA(1),
	dataf => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	combout => STDP_patchPREneuron_DATA(1));

-- Location: IOIBUF_X121_Y33_N21
\avs_pullSpike_writedata[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(0),
	o => \avs_pullSpike_writedata[0]~input_o\);

-- Location: LABCELL_X93_Y45_N30
\Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( \avs_pullSpike_byteenable[2]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_writedata[0]~input_o\)) ) ) ) # ( 
-- !\avs_pullSpike_byteenable[2]~input_o\ & ( \avs_pullSpike_byteenable[0]~input_o\ & ( (!\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[1]~input_o\ & \avs_pullSpike_writedata[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	datad => \ALT_INV_avs_pullSpike_writedata[0]~input_o\,
	datae => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux22~0_combout\);

-- Location: MLABCELL_X92_Y45_N18
\STDP_patchPOSTneuron_DATA[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPOSTneuron_DATA(0) = ( \Mux22~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\STDP_patchPOSTneuron_DATA[0]~0_combout\) # (STDP_patchPOSTneuron_DATA(0)))) ) ) # ( !\Mux22~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (STDP_patchPOSTneuron_DATA(0) & !\STDP_patchPOSTneuron_DATA[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(0),
	datad => \ALT_INV_STDP_patchPOSTneuron_DATA[0]~0_combout\,
	dataf => \ALT_INV_Mux22~0_combout\,
	combout => STDP_patchPOSTneuron_DATA(0));

-- Location: IOIBUF_X121_Y57_N55
\avs_pullSpike_writedata[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(22),
	o => \avs_pullSpike_writedata[22]~input_o\);

-- Location: LABCELL_X93_Y47_N39
\Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = ( \avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[22]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & \avs_pullSpike_byteenable[1]~input_o\))) ) ) # ( 
-- !\avs_pullSpike_byteenable[0]~input_o\ & ( (\avs_pullSpike_writedata[22]~input_o\ & (\avs_pullSpike_byteenable[3]~input_o\ & (\avs_pullSpike_byteenable[2]~input_o\ & !\avs_pullSpike_byteenable[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avs_pullSpike_writedata[22]~input_o\,
	datab => \ALT_INV_avs_pullSpike_byteenable[3]~input_o\,
	datac => \ALT_INV_avs_pullSpike_byteenable[2]~input_o\,
	datad => \ALT_INV_avs_pullSpike_byteenable[1]~input_o\,
	dataf => \ALT_INV_avs_pullSpike_byteenable[0]~input_o\,
	combout => \Mux12~0_combout\);

-- Location: LABCELL_X93_Y47_N57
\STDP_patchPREneuron_DATA[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- STDP_patchPREneuron_DATA(0) = ( \Mux12~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((STDP_patchPREneuron_DATA(0)) # (\STDP_patchPREneuron_DATA[0]~0_combout\))) ) ) # ( !\Mux12~0_combout\ & ( (!\STDP_patchPREneuron_DATA[0]~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & STDP_patchPREneuron_DATA(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_STDP_patchPREneuron_DATA[0]~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => ALT_INV_STDP_patchPREneuron_DATA(0),
	dataf => \ALT_INV_Mux12~0_combout\,
	combout => STDP_patchPREneuron_DATA(0));

-- Location: LABCELL_X93_Y47_N0
\STDP_module|PRE_reg_block|Add1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~42_cout\ = CARRY(( \STDP_patchPOSTneuron~combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_STDP_patchPOSTneuron~combout\,
	cin => GND,
	cout => \STDP_module|PRE_reg_block|Add1~42_cout\);

-- Location: LABCELL_X93_Y47_N3
\STDP_module|PRE_reg_block|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~21_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(0)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(0))) ) + ( \STDP_module|PRE_reg_block|REG[0][-5]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~42_cout\ ))
-- \STDP_module|PRE_reg_block|Add1~22\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(0)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(0))) ) + ( \STDP_module|PRE_reg_block|REG[0][-5]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(0),
	datad => ALT_INV_STDP_patchPREneuron_DATA(0),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-5]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~42_cout\,
	sumout => \STDP_module|PRE_reg_block|Add1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~22\);

-- Location: LABCELL_X93_Y47_N36
\STDP_module|PRE_reg_block|REG[0][3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[0][3]~6_combout\ = ( \STDP_patchPREneuron~combout\ ) # ( !\STDP_patchPREneuron~combout\ & ( \STDP_patchPOSTneuron~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_STDP_patchPOSTneuron~combout\,
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\);

-- Location: FF_X92_Y47_N32
\STDP_module|PRE_reg_block|REG[0][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|PRE_reg_block|Add1~21_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => VCC,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][-5]~q\);

-- Location: LABCELL_X93_Y47_N6
\STDP_module|PRE_reg_block|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~17_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(1)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(1))) ) + ( \STDP_module|PRE_reg_block|REG[0][-4]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~22\ ))
-- \STDP_module|PRE_reg_block|Add1~18\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(1)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(1))) ) + ( \STDP_module|PRE_reg_block|REG[0][-4]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(1),
	datad => ALT_INV_STDP_patchPREneuron_DATA(1),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-4]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~22\,
	sumout => \STDP_module|PRE_reg_block|Add1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~18\);

-- Location: MLABCELL_X92_Y47_N45
\STDP_module|PRE_reg_block|REG[0][-4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[0][-4]~feeder_combout\ = ( \STDP_module|PRE_reg_block|Add1~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add1~17_sumout\,
	combout => \STDP_module|PRE_reg_block|REG[0][-4]~feeder_combout\);

-- Location: FF_X92_Y47_N47
\STDP_module|PRE_reg_block|REG[0][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|REG[0][-4]~feeder_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][-4]~q\);

-- Location: LABCELL_X93_Y47_N9
\STDP_module|PRE_reg_block|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~29_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(2)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(2))) ) + ( \STDP_module|PRE_reg_block|REG[0][-3]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~18\ ))
-- \STDP_module|PRE_reg_block|Add1~30\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(2)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(2))) ) + ( \STDP_module|PRE_reg_block|REG[0][-3]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(2),
	datad => ALT_INV_STDP_patchPREneuron_DATA(2),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-3]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~18\,
	sumout => \STDP_module|PRE_reg_block|Add1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~30\);

-- Location: FF_X93_Y47_N11
\STDP_module|PRE_reg_block|REG[0][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~29_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][-3]~q\);

-- Location: LABCELL_X93_Y47_N12
\STDP_module|PRE_reg_block|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~37_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(3)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(3))) ) + ( \STDP_module|PRE_reg_block|REG[0][-2]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~30\ ))
-- \STDP_module|PRE_reg_block|Add1~38\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(3)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(3))) ) + ( \STDP_module|PRE_reg_block|REG[0][-2]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(3),
	datad => ALT_INV_STDP_patchPREneuron_DATA(3),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-2]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~30\,
	sumout => \STDP_module|PRE_reg_block|Add1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~38\);

-- Location: FF_X93_Y47_N14
\STDP_module|PRE_reg_block|REG[0][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~37_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][-2]~q\);

-- Location: LABCELL_X93_Y47_N15
\STDP_module|PRE_reg_block|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~33_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(4)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(4))) ) + ( \STDP_module|PRE_reg_block|REG[0][-1]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~38\ ))
-- \STDP_module|PRE_reg_block|Add1~34\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(4)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(4))) ) + ( \STDP_module|PRE_reg_block|REG[0][-1]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(4),
	datad => ALT_INV_STDP_patchPREneuron_DATA(4),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-1]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~38\,
	sumout => \STDP_module|PRE_reg_block|Add1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~34\);

-- Location: FF_X93_Y47_N17
\STDP_module|PRE_reg_block|REG[0][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~33_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][-1]~q\);

-- Location: LABCELL_X93_Y47_N18
\STDP_module|PRE_reg_block|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~25_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(5)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(5))) ) + ( \STDP_module|PRE_reg_block|REG[0][0]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~34\ ))
-- \STDP_module|PRE_reg_block|Add1~26\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(5)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(5))) ) + ( \STDP_module|PRE_reg_block|REG[0][0]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(5),
	datad => ALT_INV_STDP_patchPREneuron_DATA(5),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][0]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~34\,
	sumout => \STDP_module|PRE_reg_block|Add1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~26\);

-- Location: FF_X93_Y47_N20
\STDP_module|PRE_reg_block|REG[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~25_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][0]~q\);

-- Location: LABCELL_X93_Y47_N21
\STDP_module|PRE_reg_block|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|REG[0][1]~q\ ) + ( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(6)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(6))) ) + ( 
-- \STDP_module|PRE_reg_block|Add1~26\ ))
-- \STDP_module|PRE_reg_block|Add1~14\ = CARRY(( \STDP_module|PRE_reg_block|REG[0][1]~q\ ) + ( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(6)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(6))) ) + ( 
-- \STDP_module|PRE_reg_block|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101100011011000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datab => ALT_INV_STDP_patchPOSTneuron_DATA(6),
	datac => ALT_INV_STDP_patchPREneuron_DATA(6),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[0][1]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~26\,
	sumout => \STDP_module|PRE_reg_block|Add1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~14\);

-- Location: FF_X93_Y47_N23
\STDP_module|PRE_reg_block|REG[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~13_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][1]~q\);

-- Location: LABCELL_X93_Y47_N24
\STDP_module|PRE_reg_block|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~9_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(7)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(7))) ) + ( \STDP_module|PRE_reg_block|REG[0][2]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~14\ ))
-- \STDP_module|PRE_reg_block|Add1~10\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(7)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(7))) ) + ( \STDP_module|PRE_reg_block|REG[0][2]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(7),
	datad => ALT_INV_STDP_patchPREneuron_DATA(7),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][2]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~14\,
	sumout => \STDP_module|PRE_reg_block|Add1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~10\);

-- Location: FF_X93_Y47_N26
\STDP_module|PRE_reg_block|REG[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~9_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][2]~q\);

-- Location: LABCELL_X93_Y47_N27
\STDP_module|PRE_reg_block|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~5_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & (STDP_patchPREneuron_DATA(8))) # (\STDP_patchPOSTneuron~combout\ & ((!STDP_patchPOSTneuron_DATA(8)))) ) + ( \STDP_module|PRE_reg_block|REG[0][3]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~10\ ))
-- \STDP_module|PRE_reg_block|Add1~6\ = CARRY(( (!\STDP_patchPOSTneuron~combout\ & (STDP_patchPREneuron_DATA(8))) # (\STDP_patchPOSTneuron~combout\ & ((!STDP_patchPOSTneuron_DATA(8)))) ) + ( \STDP_module|PRE_reg_block|REG[0][3]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datab => ALT_INV_STDP_patchPREneuron_DATA(8),
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(8),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~10\,
	sumout => \STDP_module|PRE_reg_block|Add1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add1~6\);

-- Location: FF_X93_Y47_N29
\STDP_module|PRE_reg_block|REG[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add1~5_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][3]~q\);

-- Location: LABCELL_X93_Y47_N30
\STDP_module|PRE_reg_block|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add1~1_sumout\ = SUM(( (!\STDP_patchPOSTneuron~combout\ & ((STDP_patchPREneuron_DATA(9)))) # (\STDP_patchPOSTneuron~combout\ & (!STDP_patchPOSTneuron_DATA(9))) ) + ( \STDP_module|PRE_reg_block|REG[0][4]~q\ ) + ( 
-- \STDP_module|PRE_reg_block|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(9),
	datad => ALT_INV_STDP_patchPREneuron_DATA(9),
	dataf => \STDP_module|PRE_reg_block|ALT_INV_REG[0][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add1~6\,
	sumout => \STDP_module|PRE_reg_block|Add1~1_sumout\);

-- Location: MLABCELL_X92_Y47_N42
\STDP_module|PRE_reg_block|REG[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[0][4]~feeder_combout\ = ( \STDP_module|PRE_reg_block|Add1~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add1~1_sumout\,
	combout => \STDP_module|PRE_reg_block|REG[0][4]~feeder_combout\);

-- Location: FF_X92_Y47_N44
\STDP_module|PRE_reg_block|REG[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|REG[0][4]~feeder_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_module|PRE_reg_block|REG[0][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[0][4]~q\);

-- Location: LABCELL_X93_Y45_N0
\STDP_module|POST_reg_block|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~21_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|POST_reg_block|REG[0][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|POST_reg_block|Add1~22\ = CARRY(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|POST_reg_block|REG[0][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|POST_reg_block|Add1~23\ = SHARE((!STDP_patchPOSTneuron_DATA(0)) # (\STDP_module|POST_reg_block|REG[0][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(0),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][-5]~q\,
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|POST_reg_block|Add1~21_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~22\,
	shareout => \STDP_module|POST_reg_block|Add1~23\);

-- Location: FF_X93_Y45_N2
\STDP_module|POST_reg_block|REG[0][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~21_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][-5]~q\);

-- Location: LABCELL_X93_Y45_N3
\STDP_module|POST_reg_block|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~17_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(1) $ (\STDP_module|POST_reg_block|REG[0][-4]~q\) ) + ( \STDP_module|POST_reg_block|Add1~23\ ) + ( \STDP_module|POST_reg_block|Add1~22\ ))
-- \STDP_module|POST_reg_block|Add1~18\ = CARRY(( !STDP_patchPOSTneuron_DATA(1) $ (\STDP_module|POST_reg_block|REG[0][-4]~q\) ) + ( \STDP_module|POST_reg_block|Add1~23\ ) + ( \STDP_module|POST_reg_block|Add1~22\ ))
-- \STDP_module|POST_reg_block|Add1~19\ = SHARE((!STDP_patchPOSTneuron_DATA(1) & \STDP_module|POST_reg_block|REG[0][-4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(1),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][-4]~q\,
	cin => \STDP_module|POST_reg_block|Add1~22\,
	sharein => \STDP_module|POST_reg_block|Add1~23\,
	sumout => \STDP_module|POST_reg_block|Add1~17_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~18\,
	shareout => \STDP_module|POST_reg_block|Add1~19\);

-- Location: FF_X93_Y45_N4
\STDP_module|POST_reg_block|REG[0][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~17_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][-4]~q\);

-- Location: LABCELL_X93_Y45_N6
\STDP_module|POST_reg_block|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~29_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|POST_reg_block|REG[0][-3]~q\) ) + ( \STDP_module|POST_reg_block|Add1~19\ ) + ( \STDP_module|POST_reg_block|Add1~18\ ))
-- \STDP_module|POST_reg_block|Add1~30\ = CARRY(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|POST_reg_block|REG[0][-3]~q\) ) + ( \STDP_module|POST_reg_block|Add1~19\ ) + ( \STDP_module|POST_reg_block|Add1~18\ ))
-- \STDP_module|POST_reg_block|Add1~31\ = SHARE((!STDP_patchPOSTneuron_DATA(2) & \STDP_module|POST_reg_block|REG[0][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_STDP_patchPOSTneuron_DATA(2),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][-3]~q\,
	cin => \STDP_module|POST_reg_block|Add1~18\,
	sharein => \STDP_module|POST_reg_block|Add1~19\,
	sumout => \STDP_module|POST_reg_block|Add1~29_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~30\,
	shareout => \STDP_module|POST_reg_block|Add1~31\);

-- Location: FF_X93_Y45_N7
\STDP_module|POST_reg_block|REG[0][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~29_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][-3]~q\);

-- Location: LABCELL_X93_Y45_N9
\STDP_module|POST_reg_block|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~37_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(3) $ (\STDP_module|POST_reg_block|REG[0][-2]~q\) ) + ( \STDP_module|POST_reg_block|Add1~31\ ) + ( \STDP_module|POST_reg_block|Add1~30\ ))
-- \STDP_module|POST_reg_block|Add1~38\ = CARRY(( !STDP_patchPOSTneuron_DATA(3) $ (\STDP_module|POST_reg_block|REG[0][-2]~q\) ) + ( \STDP_module|POST_reg_block|Add1~31\ ) + ( \STDP_module|POST_reg_block|Add1~30\ ))
-- \STDP_module|POST_reg_block|Add1~39\ = SHARE((!STDP_patchPOSTneuron_DATA(3) & \STDP_module|POST_reg_block|REG[0][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(3),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][-2]~q\,
	cin => \STDP_module|POST_reg_block|Add1~30\,
	sharein => \STDP_module|POST_reg_block|Add1~31\,
	sumout => \STDP_module|POST_reg_block|Add1~37_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~38\,
	shareout => \STDP_module|POST_reg_block|Add1~39\);

-- Location: FF_X93_Y45_N10
\STDP_module|POST_reg_block|REG[0][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~37_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][-2]~q\);

-- Location: LABCELL_X93_Y45_N12
\STDP_module|POST_reg_block|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~33_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|POST_reg_block|REG[0][-1]~q\) ) + ( \STDP_module|POST_reg_block|Add1~39\ ) + ( \STDP_module|POST_reg_block|Add1~38\ ))
-- \STDP_module|POST_reg_block|Add1~34\ = CARRY(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|POST_reg_block|REG[0][-1]~q\) ) + ( \STDP_module|POST_reg_block|Add1~39\ ) + ( \STDP_module|POST_reg_block|Add1~38\ ))
-- \STDP_module|POST_reg_block|Add1~35\ = SHARE((!STDP_patchPOSTneuron_DATA(4) & \STDP_module|POST_reg_block|REG[0][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(4),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][-1]~q\,
	cin => \STDP_module|POST_reg_block|Add1~38\,
	sharein => \STDP_module|POST_reg_block|Add1~39\,
	sumout => \STDP_module|POST_reg_block|Add1~33_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~34\,
	shareout => \STDP_module|POST_reg_block|Add1~35\);

-- Location: FF_X93_Y45_N13
\STDP_module|POST_reg_block|REG[0][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~33_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][-1]~q\);

-- Location: LABCELL_X93_Y45_N15
\STDP_module|POST_reg_block|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~25_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(5) $ (\STDP_module|POST_reg_block|REG[0][0]~q\) ) + ( \STDP_module|POST_reg_block|Add1~35\ ) + ( \STDP_module|POST_reg_block|Add1~34\ ))
-- \STDP_module|POST_reg_block|Add1~26\ = CARRY(( !STDP_patchPOSTneuron_DATA(5) $ (\STDP_module|POST_reg_block|REG[0][0]~q\) ) + ( \STDP_module|POST_reg_block|Add1~35\ ) + ( \STDP_module|POST_reg_block|Add1~34\ ))
-- \STDP_module|POST_reg_block|Add1~27\ = SHARE((!STDP_patchPOSTneuron_DATA(5) & \STDP_module|POST_reg_block|REG[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(5),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][0]~q\,
	cin => \STDP_module|POST_reg_block|Add1~34\,
	sharein => \STDP_module|POST_reg_block|Add1~35\,
	sumout => \STDP_module|POST_reg_block|Add1~25_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~26\,
	shareout => \STDP_module|POST_reg_block|Add1~27\);

-- Location: FF_X93_Y45_N16
\STDP_module|POST_reg_block|REG[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~25_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][0]~q\);

-- Location: LABCELL_X93_Y45_N18
\STDP_module|POST_reg_block|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~13_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|POST_reg_block|REG[0][1]~q\) ) + ( \STDP_module|POST_reg_block|Add1~27\ ) + ( \STDP_module|POST_reg_block|Add1~26\ ))
-- \STDP_module|POST_reg_block|Add1~14\ = CARRY(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|POST_reg_block|REG[0][1]~q\) ) + ( \STDP_module|POST_reg_block|Add1~27\ ) + ( \STDP_module|POST_reg_block|Add1~26\ ))
-- \STDP_module|POST_reg_block|Add1~15\ = SHARE((!STDP_patchPOSTneuron_DATA(6) & \STDP_module|POST_reg_block|REG[0][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(6),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][1]~q\,
	cin => \STDP_module|POST_reg_block|Add1~26\,
	sharein => \STDP_module|POST_reg_block|Add1~27\,
	sumout => \STDP_module|POST_reg_block|Add1~13_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~14\,
	shareout => \STDP_module|POST_reg_block|Add1~15\);

-- Location: FF_X93_Y45_N19
\STDP_module|POST_reg_block|REG[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~13_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][1]~q\);

-- Location: LABCELL_X93_Y45_N21
\STDP_module|POST_reg_block|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~9_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|POST_reg_block|REG[0][2]~q\) ) + ( \STDP_module|POST_reg_block|Add1~15\ ) + ( \STDP_module|POST_reg_block|Add1~14\ ))
-- \STDP_module|POST_reg_block|Add1~10\ = CARRY(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|POST_reg_block|REG[0][2]~q\) ) + ( \STDP_module|POST_reg_block|Add1~15\ ) + ( \STDP_module|POST_reg_block|Add1~14\ ))
-- \STDP_module|POST_reg_block|Add1~11\ = SHARE((!STDP_patchPOSTneuron_DATA(7) & \STDP_module|POST_reg_block|REG[0][2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(7),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][2]~q\,
	cin => \STDP_module|POST_reg_block|Add1~14\,
	sharein => \STDP_module|POST_reg_block|Add1~15\,
	sumout => \STDP_module|POST_reg_block|Add1~9_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~10\,
	shareout => \STDP_module|POST_reg_block|Add1~11\);

-- Location: FF_X93_Y45_N22
\STDP_module|POST_reg_block|REG[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~9_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][2]~q\);

-- Location: LABCELL_X93_Y45_N24
\STDP_module|POST_reg_block|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~5_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|POST_reg_block|REG[0][3]~q\) ) + ( \STDP_module|POST_reg_block|Add1~11\ ) + ( \STDP_module|POST_reg_block|Add1~10\ ))
-- \STDP_module|POST_reg_block|Add1~6\ = CARRY(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|POST_reg_block|REG[0][3]~q\) ) + ( \STDP_module|POST_reg_block|Add1~11\ ) + ( \STDP_module|POST_reg_block|Add1~10\ ))
-- \STDP_module|POST_reg_block|Add1~7\ = SHARE((!STDP_patchPOSTneuron_DATA(8) & \STDP_module|POST_reg_block|REG[0][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(8),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][3]~q\,
	cin => \STDP_module|POST_reg_block|Add1~10\,
	sharein => \STDP_module|POST_reg_block|Add1~11\,
	sumout => \STDP_module|POST_reg_block|Add1~5_sumout\,
	cout => \STDP_module|POST_reg_block|Add1~6\,
	shareout => \STDP_module|POST_reg_block|Add1~7\);

-- Location: FF_X93_Y45_N25
\STDP_module|POST_reg_block|REG[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~5_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][3]~q\);

-- Location: LABCELL_X93_Y45_N27
\STDP_module|POST_reg_block|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|POST_reg_block|Add1~1_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(9) $ (\STDP_module|POST_reg_block|REG[0][4]~q\) ) + ( \STDP_module|POST_reg_block|Add1~7\ ) + ( \STDP_module|POST_reg_block|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_STDP_patchPOSTneuron_DATA(9),
	datad => \STDP_module|POST_reg_block|ALT_INV_REG[0][4]~q\,
	cin => \STDP_module|POST_reg_block|Add1~6\,
	sharein => \STDP_module|POST_reg_block|Add1~7\,
	sumout => \STDP_module|POST_reg_block|Add1~1_sumout\);

-- Location: FF_X93_Y45_N28
\STDP_module|POST_reg_block|REG[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|POST_reg_block|Add1~1_sumout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	ena => \STDP_patchPOSTneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|REG[0][4]~q\);

-- Location: LABCELL_X117_Y47_N54
\STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\ = ( \STDP_module|wait_CAL~q\ & ( \STDP_module|SUM_STDP:TAG_IDX_top_POST[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|ALT_INV_SUM_STDP:TAG_IDX_top_POST[0]~2_combout\,
	dataf => \STDP_module|ALT_INV_wait_CAL~q\,
	combout => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\);

-- Location: FF_X117_Y47_N59
\STDP_module|CAL_EN_POST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	sload => VCC,
	ena => \ALT_INV_STDP_patchPREneuron~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|CAL_EN_POST~q\);

-- Location: FF_X92_Y47_N56
\STDP_module|POST_reg_block|POP_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][4]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(9));

-- Location: FF_X92_Y47_N50
\STDP_module|POST_reg_block|POP_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][3]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(8));

-- Location: FF_X92_Y47_N38
\STDP_module|POST_reg_block|POP_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][2]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(7));

-- Location: FF_X92_Y47_N59
\STDP_module|POST_reg_block|POP_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][1]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(6));

-- Location: FF_X92_Y47_N41
\STDP_module|POST_reg_block|POP_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][0]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(5));

-- Location: FF_X92_Y47_N53
\STDP_module|POST_reg_block|POP_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][-1]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(4));

-- Location: FF_X92_Y47_N11
\STDP_module|POST_reg_block|POP_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][-2]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(3));

-- Location: FF_X92_Y47_N17
\STDP_module|POST_reg_block|POP_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][-3]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(2));

-- Location: FF_X92_Y47_N23
\STDP_module|POST_reg_block|POP_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][-4]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(1));

-- Location: FF_X92_Y47_N29
\STDP_module|POST_reg_block|POP_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|POST_reg_block|REG[0][-5]~q\,
	sclr => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|POST_reg_block|POP_OUT\(0));

-- Location: MLABCELL_X92_Y47_N0
\STDP_module|PRE_reg_block|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][-5]~q\ $ (!\STDP_module|POST_reg_block|POP_OUT\(0)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add6~22\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][-5]~q\ $ (!\STDP_module|POST_reg_block|POP_OUT\(0)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add6~23\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(0)) # (\STDP_module|PRE_reg_block|REG[0][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-5]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(0),
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add6~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~22\,
	shareout => \STDP_module|PRE_reg_block|Add6~23\);

-- Location: MLABCELL_X92_Y47_N3
\STDP_module|PRE_reg_block|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add6~23\ ) + ( \STDP_module|PRE_reg_block|Add6~22\ ))
-- \STDP_module|PRE_reg_block|Add6~18\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add6~23\ ) + ( \STDP_module|PRE_reg_block|Add6~22\ ))
-- \STDP_module|PRE_reg_block|Add6~19\ = SHARE((\STDP_module|PRE_reg_block|REG[0][-4]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(1),
	cin => \STDP_module|PRE_reg_block|Add6~22\,
	sharein => \STDP_module|PRE_reg_block|Add6~23\,
	sumout => \STDP_module|PRE_reg_block|Add6~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~18\,
	shareout => \STDP_module|PRE_reg_block|Add6~19\);

-- Location: MLABCELL_X92_Y47_N6
\STDP_module|PRE_reg_block|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][-3]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(2)) ) + ( \STDP_module|PRE_reg_block|Add6~19\ ) + ( \STDP_module|PRE_reg_block|Add6~18\ ))
-- \STDP_module|PRE_reg_block|Add6~34\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][-3]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(2)) ) + ( \STDP_module|PRE_reg_block|Add6~19\ ) + ( \STDP_module|PRE_reg_block|Add6~18\ ))
-- \STDP_module|PRE_reg_block|Add6~35\ = SHARE((\STDP_module|PRE_reg_block|REG[0][-3]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-3]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(2),
	cin => \STDP_module|PRE_reg_block|Add6~18\,
	sharein => \STDP_module|PRE_reg_block|Add6~19\,
	sumout => \STDP_module|PRE_reg_block|Add6~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~34\,
	shareout => \STDP_module|PRE_reg_block|Add6~35\);

-- Location: MLABCELL_X92_Y47_N9
\STDP_module|PRE_reg_block|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~41_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(3) $ (\STDP_module|PRE_reg_block|REG[0][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add6~35\ ) + ( \STDP_module|PRE_reg_block|Add6~34\ ))
-- \STDP_module|PRE_reg_block|Add6~42\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(3) $ (\STDP_module|PRE_reg_block|REG[0][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add6~35\ ) + ( \STDP_module|PRE_reg_block|Add6~34\ ))
-- \STDP_module|PRE_reg_block|Add6~43\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(3) & \STDP_module|PRE_reg_block|REG[0][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(3),
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-2]~q\,
	cin => \STDP_module|PRE_reg_block|Add6~34\,
	sharein => \STDP_module|PRE_reg_block|Add6~35\,
	sumout => \STDP_module|PRE_reg_block|Add6~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~42\,
	shareout => \STDP_module|PRE_reg_block|Add6~43\);

-- Location: MLABCELL_X92_Y47_N12
\STDP_module|PRE_reg_block|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~37_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(4) $ (\STDP_module|PRE_reg_block|REG[0][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add6~43\ ) + ( \STDP_module|PRE_reg_block|Add6~42\ ))
-- \STDP_module|PRE_reg_block|Add6~38\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(4) $ (\STDP_module|PRE_reg_block|REG[0][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add6~43\ ) + ( \STDP_module|PRE_reg_block|Add6~42\ ))
-- \STDP_module|PRE_reg_block|Add6~39\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(4) & \STDP_module|PRE_reg_block|REG[0][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(4),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[0][-1]~q\,
	cin => \STDP_module|PRE_reg_block|Add6~42\,
	sharein => \STDP_module|PRE_reg_block|Add6~43\,
	sumout => \STDP_module|PRE_reg_block|Add6~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~38\,
	shareout => \STDP_module|PRE_reg_block|Add6~39\);

-- Location: MLABCELL_X92_Y47_N15
\STDP_module|PRE_reg_block|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add6~39\ ) + ( \STDP_module|PRE_reg_block|Add6~38\ ))
-- \STDP_module|PRE_reg_block|Add6~30\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add6~39\ ) + ( \STDP_module|PRE_reg_block|Add6~38\ ))
-- \STDP_module|PRE_reg_block|Add6~31\ = SHARE((\STDP_module|PRE_reg_block|REG[0][0]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_REG[0][0]~q\,
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(5),
	cin => \STDP_module|PRE_reg_block|Add6~38\,
	sharein => \STDP_module|PRE_reg_block|Add6~39\,
	sumout => \STDP_module|PRE_reg_block|Add6~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~30\,
	shareout => \STDP_module|PRE_reg_block|Add6~31\);

-- Location: MLABCELL_X92_Y47_N18
\STDP_module|PRE_reg_block|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(6)) ) + ( \STDP_module|PRE_reg_block|Add6~31\ ) + ( \STDP_module|PRE_reg_block|Add6~30\ ))
-- \STDP_module|PRE_reg_block|Add6~26\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(6)) ) + ( \STDP_module|PRE_reg_block|Add6~31\ ) + ( \STDP_module|PRE_reg_block|Add6~30\ ))
-- \STDP_module|PRE_reg_block|Add6~27\ = SHARE((\STDP_module|PRE_reg_block|REG[0][1]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[0][1]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(6),
	cin => \STDP_module|PRE_reg_block|Add6~30\,
	sharein => \STDP_module|PRE_reg_block|Add6~31\,
	sumout => \STDP_module|PRE_reg_block|Add6~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~26\,
	shareout => \STDP_module|PRE_reg_block|Add6~27\);

-- Location: MLABCELL_X92_Y47_N21
\STDP_module|PRE_reg_block|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~13_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(7)) ) + ( \STDP_module|PRE_reg_block|Add6~27\ ) + ( \STDP_module|PRE_reg_block|Add6~26\ ))
-- \STDP_module|PRE_reg_block|Add6~14\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(7)) ) + ( \STDP_module|PRE_reg_block|Add6~27\ ) + ( \STDP_module|PRE_reg_block|Add6~26\ ))
-- \STDP_module|PRE_reg_block|Add6~15\ = SHARE((\STDP_module|PRE_reg_block|REG[0][2]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[0][2]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(7),
	cin => \STDP_module|PRE_reg_block|Add6~26\,
	sharein => \STDP_module|PRE_reg_block|Add6~27\,
	sumout => \STDP_module|PRE_reg_block|Add6~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~14\,
	shareout => \STDP_module|PRE_reg_block|Add6~15\);

-- Location: MLABCELL_X92_Y47_N24
\STDP_module|PRE_reg_block|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~9_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(8) $ (\STDP_module|PRE_reg_block|REG[0][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add6~15\ ) + ( \STDP_module|PRE_reg_block|Add6~14\ ))
-- \STDP_module|PRE_reg_block|Add6~10\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(8) $ (\STDP_module|PRE_reg_block|REG[0][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add6~15\ ) + ( \STDP_module|PRE_reg_block|Add6~14\ ))
-- \STDP_module|PRE_reg_block|Add6~11\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(8) & \STDP_module|PRE_reg_block|REG[0][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(8),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[0][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add6~14\,
	sharein => \STDP_module|PRE_reg_block|Add6~15\,
	sumout => \STDP_module|PRE_reg_block|Add6~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~10\,
	shareout => \STDP_module|PRE_reg_block|Add6~11\);

-- Location: MLABCELL_X92_Y47_N27
\STDP_module|PRE_reg_block|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(9)) ) + ( \STDP_module|PRE_reg_block|Add6~11\ ) + ( \STDP_module|PRE_reg_block|Add6~10\ ))
-- \STDP_module|PRE_reg_block|Add6~6\ = CARRY(( !\STDP_module|PRE_reg_block|REG[0][4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(9)) ) + ( \STDP_module|PRE_reg_block|Add6~11\ ) + ( \STDP_module|PRE_reg_block|Add6~10\ ))
-- \STDP_module|PRE_reg_block|Add6~7\ = SHARE((\STDP_module|PRE_reg_block|REG[0][4]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[0][4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	cin => \STDP_module|PRE_reg_block|Add6~10\,
	sharein => \STDP_module|PRE_reg_block|Add6~11\,
	sumout => \STDP_module|PRE_reg_block|Add6~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add6~6\,
	shareout => \STDP_module|PRE_reg_block|Add6~7\);

-- Location: MLABCELL_X92_Y47_N30
\STDP_module|PRE_reg_block|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add6~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[0][4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(9)) ) + ( \STDP_module|PRE_reg_block|Add6~7\ ) + ( \STDP_module|PRE_reg_block|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_REG[0][4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	cin => \STDP_module|PRE_reg_block|Add6~6\,
	sharein => \STDP_module|PRE_reg_block|Add6~7\,
	sumout => \STDP_module|PRE_reg_block|Add6~1_sumout\);

-- Location: LABCELL_X91_Y47_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X91_Y47_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X91_Y47_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X91_Y47_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X91_Y47_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X91_Y47_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X91_Y47_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X91_Y47_N21
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X91_Y47_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X91_Y47_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X91_Y47_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~41_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X91_Y47_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~37_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X91_Y47_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~29_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X91_Y47_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X91_Y47_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X91_Y47_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X91_Y47_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\STDP_module|PRE_reg_block|Add6~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add6~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X91_Y47_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\);

-- Location: LABCELL_X90_Y47_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X90_Y47_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X90_Y47_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X90_Y47_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~6\ = CARRY(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X90_Y47_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~6\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X90_Y47_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\);

-- Location: LABCELL_X91_Y47_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LABCELL_X90_Y47_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X90_Y47_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~14\ 
-- ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X90_Y47_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X90_Y47_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X90_Y47_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\) ) + ( VCC 
-- ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X90_Y47_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~6\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X91_Y48_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\) # ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77_combout\);

-- Location: LABCELL_X90_Y47_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\);

-- Location: LABCELL_X91_Y47_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\);

-- Location: LABCELL_X90_Y47_N21
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\);

-- Location: LABCELL_X91_Y48_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X91_Y48_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X91_Y48_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X91_Y48_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X91_Y48_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X91_Y48_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~5_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~5_sumout\))) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~22\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X91_Y48_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X90_Y47_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~36_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~36_combout\);

-- Location: LABCELL_X90_Y47_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~39_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~37_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[20]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LABCELL_X91_Y48_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78_combout\);

-- Location: LABCELL_X90_Y47_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LABCELL_X90_Y47_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\))) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60_combout\);

-- Location: LABCELL_X91_Y48_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: LABCELL_X91_Y48_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X91_Y48_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X91_Y48_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X91_Y48_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~60_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~59_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X91_Y48_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X91_Y48_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~39_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[27]~36_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~26\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X91_Y48_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: MLABCELL_X92_Y48_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63_combout\);

-- Location: LABCELL_X89_Y47_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64_combout\);

-- Location: MLABCELL_X92_Y48_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\);

-- Location: LABCELL_X90_Y48_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~26\);

-- Location: LABCELL_X90_Y48_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~22\);

-- Location: LABCELL_X90_Y48_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~18\);

-- Location: LABCELL_X90_Y48_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~64_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~63_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~14\);

-- Location: LABCELL_X91_Y46_N21
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~40_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~40_combout\);

-- Location: LABCELL_X90_Y47_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~42_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[19]~41_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LABCELL_X90_Y48_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61_combout\);

-- Location: LABCELL_X90_Y48_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~10\);

-- Location: LABCELL_X90_Y48_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~25_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~43_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[33]~40_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~6_cout\);

-- Location: LABCELL_X90_Y48_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: MLABCELL_X88_Y48_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~15_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~15_combout\);

-- Location: LABCELL_X91_Y46_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~9_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\);

-- Location: LABCELL_X90_Y48_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~14_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[25]~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~14_combout\);

-- Location: LABCELL_X90_Y48_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62_combout\);

-- Location: MLABCELL_X88_Y48_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~17_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\);

-- Location: LABCELL_X91_Y46_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~17_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66_combout\);

-- Location: LABCELL_X90_Y48_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\);

-- Location: LABCELL_X90_Y48_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X90_Y48_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X90_Y48_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X90_Y48_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~66_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~65_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X90_Y48_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X90_Y48_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~14_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[39]~12_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X90_Y48_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X89_Y48_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~13_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\);

-- Location: LABCELL_X89_Y48_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\);

-- Location: MLABCELL_X92_Y48_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[37]~19_combout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~17_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\);

-- Location: MLABCELL_X88_Y48_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\);

-- Location: MLABCELL_X88_Y48_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~21_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\);

-- Location: MLABCELL_X88_Y48_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~21_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\);

-- Location: MLABCELL_X88_Y48_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\);

-- Location: LABCELL_X89_Y48_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X89_Y48_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X89_Y48_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~22\ = CARRY(( ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X89_Y48_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~69_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~68_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X89_Y48_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~10\ = CARRY(( ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X89_Y48_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~17_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[45]~15_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~6_cout\);

-- Location: LABCELL_X89_Y48_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: MLABCELL_X88_Y48_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~22_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~22_combout\);

-- Location: LABCELL_X89_Y48_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\)))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67_combout\);

-- Location: MLABCELL_X88_Y48_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[42]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\);

-- Location: LABCELL_X89_Y48_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\);

-- Location: LABCELL_X89_Y48_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X89_Y48_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) 
-- + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) 
-- + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X89_Y48_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X89_Y48_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X89_Y48_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X92_Y48_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\ = (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[44]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\);

-- Location: LABCELL_X89_Y48_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~21_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~14\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X89_Y48_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X88_Y48_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[43]~23_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\);

-- Location: MLABCELL_X88_Y48_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70_combout\);

-- Location: MLABCELL_X88_Y48_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~25_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75_combout\);

-- Location: MLABCELL_X88_Y48_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~25_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: MLABCELL_X88_Y48_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\);

-- Location: MLABCELL_X88_Y49_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X88_Y49_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X88_Y49_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X88_Y49_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~76_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~75_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X88_Y49_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X88_Y49_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~24_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[57]~22_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~18\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X88_Y49_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X88_Y49_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74_combout\);

-- Location: MLABCELL_X88_Y48_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71_combout\);

-- Location: MLABCELL_X88_Y48_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~17_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72_combout\);

-- Location: MLABCELL_X88_Y49_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\);

-- Location: MLABCELL_X88_Y49_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X88_Y49_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X88_Y49_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X88_Y49_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~72_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~71_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X88_Y49_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X90_Y49_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~33_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~33_combout\);

-- Location: MLABCELL_X88_Y49_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~28_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~28_combout\);

-- Location: MLABCELL_X88_Y48_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~32_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~32_combout\);

-- Location: MLABCELL_X88_Y49_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~32_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[63]~28_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~26\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X88_Y49_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X90_Y49_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~35_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[55]~34_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~35_combout\);

-- Location: LABCELL_X89_Y49_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73_combout\);

-- Location: LABCELL_X90_Y49_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44_combout\);

-- Location: LABCELL_X90_Y49_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45_combout\ = (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~9_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011100000000010001110000000001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45_combout\);

-- Location: MLABCELL_X88_Y49_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\);

-- Location: LABCELL_X89_Y49_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X89_Y49_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X89_Y49_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X89_Y49_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~45_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~44_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X89_Y49_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X89_Y49_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~35_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[69]~33_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~26\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X89_Y49_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X88_Y51_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~0_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~0_combout\);

-- Location: LABCELL_X89_Y49_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~25_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~21_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~25_combout\);

-- Location: LABCELL_X90_Y49_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~27_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~21_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~27_combout\);

-- Location: LABCELL_X89_Y49_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46_combout\);

-- Location: LABCELL_X90_Y49_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\);

-- Location: LABCELL_X90_Y49_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49_combout\);

-- Location: LABCELL_X89_Y49_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\);

-- Location: LABCELL_X89_Y49_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X89_Y49_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X89_Y49_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X89_Y49_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~49_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~48_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X89_Y49_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X89_Y49_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~27_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[75]~25_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X89_Y49_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X89_Y51_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~2_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[67]~1_combout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~2_combout\);

-- Location: LABCELL_X89_Y51_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47_combout\);

-- Location: LABCELL_X90_Y49_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51_combout\);

-- Location: MLABCELL_X88_Y51_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~17_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52_combout\);

-- Location: LABCELL_X90_Y49_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\);

-- Location: LABCELL_X89_Y51_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X89_Y51_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X89_Y51_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X89_Y51_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~52_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~51_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X89_Y51_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X89_Y51_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[81]~0_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X89_Y51_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X88_Y51_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54_combout\);

-- Location: MLABCELL_X88_Y51_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55_combout\);

-- Location: MLABCELL_X88_Y51_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\ ) ) # ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101010011010111111111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\);

-- Location: LABCELL_X89_Y51_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X89_Y51_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X89_Y51_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X89_Y51_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~55_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~54_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X88_Y51_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~3_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~3_combout\);

-- Location: MLABCELL_X88_Y51_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~5_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[73]~4_combout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~5_combout\);

-- Location: LABCELL_X89_Y51_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50_combout\);

-- Location: LABCELL_X89_Y51_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X89_Y51_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~5_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[87]~3_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X89_Y51_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X90_Y51_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~9_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~9_combout\);

-- Location: LABCELL_X90_Y51_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53_combout\);

-- Location: MLABCELL_X88_Y51_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~21_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79_combout\);

-- Location: MLABCELL_X88_Y51_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~25_sumout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80_combout\);

-- Location: MLABCELL_X88_Y51_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~21_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\);

-- Location: LABCELL_X90_Y51_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X90_Y51_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( GND ) + ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( GND ) + ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X90_Y51_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X90_Y51_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~80_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~79_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X90_Y51_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X89_Y51_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~6_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~6_combout\);

-- Location: LABCELL_X90_Y51_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~8_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[79]~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~8_combout\);

-- Location: LABCELL_X90_Y51_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~8_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[93]~6_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~10\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X90_Y51_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X90_Y51_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~11_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[85]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~11_combout\);

-- Location: MLABCELL_X88_Y51_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~56_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~56_combout\);

-- Location: MLABCELL_X88_Y51_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~58_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[91]~57_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~58_combout\);

-- Location: LABCELL_X90_Y51_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[104]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[104]~82_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[97]~81_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[104]~82_combout\);

-- Location: MLABCELL_X88_Y51_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~83_combout\ = ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~83_combout\);

-- Location: MLABCELL_X88_Y51_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~84_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~84_combout\);

-- Location: LABCELL_X90_Y51_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[102]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[102]~85_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[102]~85_combout\);

-- Location: LABCELL_X90_Y51_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~22_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[102]~85_combout\ ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\,
	cin => GND,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~22_cout\);

-- Location: LABCELL_X90_Y51_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~84_combout\) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[96]~83_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~22_cout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~18_cout\);

-- Location: LABCELL_X90_Y51_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[104]~82_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~18_cout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~14_cout\);

-- Location: LABCELL_X90_Y51_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~58_combout\)) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[98]~56_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~14_cout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~10_cout\);

-- Location: LABCELL_X90_Y51_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~11_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|StageOut[99]~9_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~10_cout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X90_Y51_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X91_Y51_N0
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~10\);

-- Location: MLABCELL_X92_Y51_N0
\STDP_module|PRE_reg_block|rounds~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~6_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\) # (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\)))) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~6_combout\);

-- Location: LABCELL_X91_Y51_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X91_Y51_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X91_Y51_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~6\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~6\);

-- Location: MLABCELL_X92_Y51_N48
\STDP_module|PRE_reg_block|rounds~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~7_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~6_combout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\ & ( \STDP_module|PRE_reg_block|rounds~6_combout\ ) ) ) 
-- # ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\ & ( ((\STDP_module|PRE_reg_block|Add6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~9_sumout\)))) # (\STDP_module|PRE_reg_block|rounds~6_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~13_sumout\ & ( \STDP_module|PRE_reg_block|rounds~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000111110101111100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~6_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~7_combout\);

-- Location: LABCELL_X91_Y51_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~38\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~38\);

-- Location: LABCELL_X91_Y51_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~46\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~46\);

-- Location: LABCELL_X91_Y51_N18
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~46\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~42\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~46\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~42\);

-- Location: LABCELL_X91_Y51_N21
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~34\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X91_Y51_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~30\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X91_Y51_N27
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X91_Y51_N30
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~22\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X91_Y51_N33
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~58\);

-- Location: LABCELL_X91_Y51_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~54\);

-- Location: LABCELL_X91_Y51_N39
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~50\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~50\);

-- Location: LABCELL_X91_Y51_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~50\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~62\);

-- Location: LABCELL_X91_Y51_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~70\);

-- Location: LABCELL_X91_Y51_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~65_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~66\ = CARRY(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~66\);

-- Location: LABCELL_X91_Y51_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~1_sumout\);

-- Location: LABCELL_X91_Y51_N54
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~1_sumout\ & ( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\);

-- Location: LABCELL_X90_Y50_N3
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~65_sumout\ & ( \STDP_module|PRE_reg_block|Add6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\);

-- Location: LABCELL_X90_Y50_N24
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~69_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_13~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\);

-- Location: LABCELL_X91_Y51_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_14~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\);

-- Location: LABCELL_X91_Y50_N51
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_15~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\);

-- Location: MLABCELL_X92_Y50_N15
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_16~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\);

-- Location: MLABCELL_X92_Y50_N9
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~57_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_17~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\);

-- Location: LABCELL_X91_Y50_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_18~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\);

-- Location: LABCELL_X90_Y50_N12
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_19~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\);

-- Location: MLABCELL_X92_Y51_N45
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_3~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\);

-- Location: LABCELL_X90_Y50_N48
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10_combout\);

-- Location: LABCELL_X90_Y50_N6
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11_combout\ = ( \STDP_module|PRE_reg_block|Add6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Add6~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Add6~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11_combout\);

-- Location: LABCELL_X90_Y50_N57
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12_combout\);

-- Location: MLABCELL_X92_Y51_N42
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\);

-- Location: MLABCELL_X92_Y51_N36
\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\);

-- Location: LABCELL_X91_Y50_N0
\STDP_module|PRE_reg_block|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add8~34\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add8~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~34\);

-- Location: LABCELL_X91_Y50_N3
\STDP_module|PRE_reg_block|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~34\ ))
-- \STDP_module|PRE_reg_block|Add8~30\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~34\,
	sumout => \STDP_module|PRE_reg_block|Add8~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~30\);

-- Location: LABCELL_X91_Y50_N6
\STDP_module|PRE_reg_block|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~30\ ))
-- \STDP_module|PRE_reg_block|Add8~26\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[5]~12_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~30\,
	sumout => \STDP_module|PRE_reg_block|Add8~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~26\);

-- Location: LABCELL_X91_Y50_N9
\STDP_module|PRE_reg_block|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~26\ ))
-- \STDP_module|PRE_reg_block|Add8~22\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[6]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~26\,
	sumout => \STDP_module|PRE_reg_block|Add8~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~22\);

-- Location: LABCELL_X91_Y50_N12
\STDP_module|PRE_reg_block|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~22\ ))
-- \STDP_module|PRE_reg_block|Add8~18\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[7]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~22\,
	sumout => \STDP_module|PRE_reg_block|Add8~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~18\);

-- Location: LABCELL_X91_Y50_N15
\STDP_module|PRE_reg_block|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~18\ ))
-- \STDP_module|PRE_reg_block|Add8~14\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~18\,
	sumout => \STDP_module|PRE_reg_block|Add8~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~14\);

-- Location: LABCELL_X91_Y50_N18
\STDP_module|PRE_reg_block|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~14\ ))
-- \STDP_module|PRE_reg_block|Add8~10\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~14\,
	sumout => \STDP_module|PRE_reg_block|Add8~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~10\);

-- Location: LABCELL_X91_Y50_N21
\STDP_module|PRE_reg_block|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~10\ ))
-- \STDP_module|PRE_reg_block|Add8~6\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~10\,
	sumout => \STDP_module|PRE_reg_block|Add8~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~6\);

-- Location: LABCELL_X91_Y50_N24
\STDP_module|PRE_reg_block|Add8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~6\ ))
-- \STDP_module|PRE_reg_block|Add8~42\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~6\,
	sumout => \STDP_module|PRE_reg_block|Add8~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~42\);

-- Location: LABCELL_X91_Y50_N27
\STDP_module|PRE_reg_block|Add8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~42\ ))
-- \STDP_module|PRE_reg_block|Add8~46\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~42\,
	sumout => \STDP_module|PRE_reg_block|Add8~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~46\);

-- Location: LABCELL_X91_Y50_N30
\STDP_module|PRE_reg_block|Add8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~46\ ))
-- \STDP_module|PRE_reg_block|Add8~38\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~46\,
	sumout => \STDP_module|PRE_reg_block|Add8~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~38\);

-- Location: LABCELL_X91_Y50_N33
\STDP_module|PRE_reg_block|Add8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~38\ ))
-- \STDP_module|PRE_reg_block|Add8~54\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~38\,
	sumout => \STDP_module|PRE_reg_block|Add8~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~54\);

-- Location: LABCELL_X91_Y50_N36
\STDP_module|PRE_reg_block|Add8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~54\ ))
-- \STDP_module|PRE_reg_block|Add8~58\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~54\,
	sumout => \STDP_module|PRE_reg_block|Add8~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~58\);

-- Location: LABCELL_X91_Y50_N39
\STDP_module|PRE_reg_block|Add8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~58\ ))
-- \STDP_module|PRE_reg_block|Add8~62\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~58\,
	sumout => \STDP_module|PRE_reg_block|Add8~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~62\);

-- Location: LABCELL_X91_Y50_N42
\STDP_module|PRE_reg_block|Add8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~62\ ))
-- \STDP_module|PRE_reg_block|Add8~50\ = CARRY(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~62\,
	sumout => \STDP_module|PRE_reg_block|Add8~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Add8~50\);

-- Location: LABCELL_X91_Y50_N45
\STDP_module|PRE_reg_block|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add8~1_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add8~50\,
	sumout => \STDP_module|PRE_reg_block|Add8~1_sumout\);

-- Location: MLABCELL_X92_Y52_N24
\STDP_module|PRE_reg_block|Result~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~21_combout\ = ( \STDP_module|PRE_reg_block|Add8~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\) # (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~21_combout\);

-- Location: LABCELL_X91_Y50_N48
\STDP_module|PRE_reg_block|Result~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~26_combout\ = ( \STDP_module|PRE_reg_block|Add8~49_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\) # (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~49_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~26_combout\);

-- Location: MLABCELL_X92_Y51_N39
\STDP_module|PRE_reg_block|Result~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~24_combout\ = ( \STDP_module|PRE_reg_block|Add8~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\) # (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~13_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~24_combout\);

-- Location: LABCELL_X91_Y50_N54
\STDP_module|PRE_reg_block|Result~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~22_combout\ = ( \STDP_module|PRE_reg_block|Add8~5_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\) # (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~5_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[10]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~22_combout\);

-- Location: LABCELL_X93_Y50_N6
\STDP_module|PRE_reg_block|Result~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~23_combout\ = ( \STDP_module|PRE_reg_block|Add8~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\) # (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~9_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~23_combout\);

-- Location: LABCELL_X90_Y49_N30
\STDP_module|PRE_reg_block|LessThan32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~1_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\ & !\STDP_module|PRE_reg_block|Add6~1_sumout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_6~1_sumout\))) # (\STDP_module|PRE_reg_block|Add6~1_sumout\ & 
-- (((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100010000000111110001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~1_combout\);

-- Location: MLABCELL_X92_Y51_N24
\STDP_module|PRE_reg_block|LessThan32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~2_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\ & ( \STDP_module|PRE_reg_block|LessThan32~1_combout\ & ( (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\ & ( \STDP_module|PRE_reg_block|LessThan32~1_combout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[4]~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\STDP_module|PRE_reg_block|Add6~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000110000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~2_combout\);

-- Location: MLABCELL_X92_Y51_N18
\STDP_module|PRE_reg_block|LessThan32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~3_combout\ = ( \STDP_module|PRE_reg_block|Add8~25_sumout\ & ( \STDP_module|PRE_reg_block|Add8~21_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|LessThan32~2_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~25_sumout\ & ( \STDP_module|PRE_reg_block|Add8~21_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|LessThan32~2_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add8~25_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add8~21_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|LessThan32~2_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add8~21_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (((\STDP_module|PRE_reg_block|LessThan32~2_combout\)))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Add8~33_sumout\ & ((!\STDP_module|PRE_reg_block|Add8~29_sumout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add8~33_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~29_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add8~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~21_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~3_combout\);

-- Location: MLABCELL_X92_Y51_N3
\STDP_module|PRE_reg_block|LessThan32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~0_combout\ = ( \STDP_module|PRE_reg_block|Add8~17_sumout\ & ( \STDP_module|PRE_reg_block|rounds~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~17_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~0_combout\);

-- Location: LABCELL_X93_Y50_N39
\STDP_module|PRE_reg_block|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan8~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~24_combout\ & (!\STDP_module|PRE_reg_block|Result~22_combout\ & !\STDP_module|PRE_reg_block|Result~23_combout\)) ) 
-- ) # ( !\STDP_module|PRE_reg_block|LessThan32~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (!\STDP_module|PRE_reg_block|Result~23_combout\ & ((!\STDP_module|PRE_reg_block|Result~24_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan32~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000000100000001100000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan8~0_combout\);

-- Location: MLABCELL_X92_Y50_N6
\STDP_module|PRE_reg_block|LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan14~0_combout\ = ( \STDP_module|PRE_reg_block|Add8~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (((\STDP_module|PRE_reg_block|Add8~45_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add8~41_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~41_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan14~0_combout\);

-- Location: LABCELL_X90_Y50_N0
\STDP_module|PRE_reg_block|LessThan14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan14~1_combout\ = ( \STDP_module|PRE_reg_block|Add8~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (((\STDP_module|PRE_reg_block|Add8~57_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add8~61_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~7_combout\ & \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100001101110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan14~1_combout\);

-- Location: LABCELL_X93_Y50_N36
\STDP_module|PRE_reg_block|Result~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~25_combout\ = ( \STDP_module|PRE_reg_block|Add8~37_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~7_combout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~37_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\ & !\STDP_module|PRE_reg_block|rounds~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~25_combout\);

-- Location: MLABCELL_X92_Y52_N3
\STDP_module|PRE_reg_block|Result~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~27_combout\ = ( \STDP_module|PRE_reg_block|Add8~53_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~7_combout\) # (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add8~53_sumout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ & !\STDP_module|PRE_reg_block|rounds~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~27_combout\);

-- Location: LABCELL_X93_Y50_N42
\STDP_module|PRE_reg_block|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan8~1_combout\ = ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (!\STDP_module|PRE_reg_block|LessThan8~0_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan8~1_combout\);

-- Location: LABCELL_X91_Y52_N51
\STDP_module|PRE_reg_block|exp~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~198_combout\ = ( \STDP_module|PRE_reg_block|Add8~53_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ & 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add8~53_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add8~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010110000000110101011000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~37_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~53_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~198_combout\);

-- Location: MLABCELL_X92_Y51_N6
\STDP_module|PRE_reg_block|LessThan28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan28~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~0_combout\ & ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((\STDP_module|PRE_reg_block|Add8~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan32~0_combout\ & ( 
-- \STDP_module|PRE_reg_block|Result~24_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan32~3_combout\ & ((!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((\STDP_module|PRE_reg_block|Add8~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000011100000010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan28~0_combout\);

-- Location: MLABCELL_X92_Y52_N27
\STDP_module|PRE_reg_block|LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan30~0_combout\ = ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( ((!\STDP_module|PRE_reg_block|LessThan32~3_combout\) # ((\STDP_module|PRE_reg_block|Result~24_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan32~0_combout\))) # (\STDP_module|PRE_reg_block|Result~23_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan30~0_combout\);

-- Location: MLABCELL_X92_Y50_N12
\STDP_module|PRE_reg_block|exp~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~199_combout\ = ( \STDP_module|PRE_reg_block|Add8~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ & 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add8~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add8~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010110000000110101011000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~41_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~199_combout\);

-- Location: MLABCELL_X92_Y52_N30
\STDP_module|PRE_reg_block|exp~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~201_combout\ = ( \STDP_module|PRE_reg_block|exp~199_combout\ & ( \STDP_module|PRE_reg_block|Add8~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~199_combout\ & ( !\STDP_module|PRE_reg_block|Add8~61_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\))) # 
-- (\STDP_module|PRE_reg_block|rounds~7_combout\ & (((!\STDP_module|PRE_reg_block|Add8~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110101011000000000000000000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~201_combout\);

-- Location: LABCELL_X91_Y52_N12
\STDP_module|PRE_reg_block|exp~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~202_combout\ = ( !\STDP_module|PRE_reg_block|LessThan30~0_combout\ & ( \STDP_module|PRE_reg_block|exp~201_combout\ & ( (\STDP_module|PRE_reg_block|exp~198_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~22_combout\) # (\STDP_module|PRE_reg_block|LessThan28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	combout => \STDP_module|PRE_reg_block|exp~202_combout\);

-- Location: LABCELL_X91_Y52_N39
\STDP_module|PRE_reg_block|exp~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~204_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( (!\STDP_module|PRE_reg_block|Result~23_combout\ & (\STDP_module|PRE_reg_block|LessThan32~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~24_combout\)) # (\STDP_module|PRE_reg_block|Result~23_combout\ & (!\STDP_module|PRE_reg_block|LessThan32~0_combout\ & !\STDP_module|PRE_reg_block|Result~24_combout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( (!\STDP_module|PRE_reg_block|Result~23_combout\ & \STDP_module|PRE_reg_block|Result~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000011000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	combout => \STDP_module|PRE_reg_block|exp~204_combout\);

-- Location: LABCELL_X90_Y50_N27
\STDP_module|PRE_reg_block|exp~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~203_combout\ = ( \STDP_module|PRE_reg_block|Add8~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add8~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\)))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add8~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100000110000101110000011000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~203_combout\);

-- Location: LABCELL_X91_Y52_N42
\STDP_module|PRE_reg_block|exp~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~205_combout\ = ( \STDP_module|PRE_reg_block|exp~203_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( (!\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~198_combout\ & \STDP_module|PRE_reg_block|exp~204_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~204_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~205_combout\);

-- Location: LABCELL_X93_Y51_N0
\STDP_module|PRE_reg_block|LessThan33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan33~0_combout\ = ( \STDP_module|PRE_reg_block|Add8~9_sumout\ & ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\) # 
-- (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~9_sumout\ & ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add8~9_sumout\ & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~3_combout\) # (\STDP_module|PRE_reg_block|LessThan32~0_combout\)))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (((!\STDP_module|PRE_reg_block|LessThan32~3_combout\)) # (\STDP_module|PRE_reg_block|LessThan32~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~9_sumout\ & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~3_combout\) # (\STDP_module|PRE_reg_block|LessThan32~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010010111110001001100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan33~0_combout\);

-- Location: LABCELL_X93_Y52_N33
\STDP_module|PRE_reg_block|exp~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~209_combout\ = ( !\STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( (\STDP_module|PRE_reg_block|exp~201_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~198_combout\ & !\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~209_combout\);

-- Location: LABCELL_X91_Y52_N18
\STDP_module|PRE_reg_block|exp~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~355_combout\ = ( !\STDP_module|PRE_reg_block|rounds~7_combout\ & ( (\STDP_module|PRE_reg_block|exp~198_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ & ((\STDP_module|PRE_reg_block|exp~199_combout\))))) ) ) # ( \STDP_module|PRE_reg_block|rounds~7_combout\ & ( (\STDP_module|PRE_reg_block|exp~198_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add8~57_sumout\ & (!\STDP_module|PRE_reg_block|Add8~61_sumout\ & \STDP_module|PRE_reg_block|exp~199_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000001000000010000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datag => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~355_combout\);

-- Location: LABCELL_X91_Y52_N6
\STDP_module|PRE_reg_block|exp~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~200_combout\ = ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( \STDP_module|PRE_reg_block|exp~355_combout\ & ( (!\STDP_module|PRE_reg_block|Result~26_combout\ & (!\STDP_module|PRE_reg_block|Result~22_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & !\STDP_module|PRE_reg_block|Result~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~355_combout\,
	combout => \STDP_module|PRE_reg_block|exp~200_combout\);

-- Location: LABCELL_X90_Y52_N45
\STDP_module|PRE_reg_block|LessThan18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan18~0_combout\ = ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( \STDP_module|PRE_reg_block|LessThan14~0_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Add8~37_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~37_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan18~0_combout\);

-- Location: LABCELL_X93_Y52_N15
\STDP_module|PRE_reg_block|exp~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~206_combout\ = ( \STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~206_combout\);

-- Location: LABCELL_X91_Y52_N48
\STDP_module|PRE_reg_block|exp~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~207_combout\ = ( \STDP_module|PRE_reg_block|Add8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\))) # 
-- (\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Add8~49_sumout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~49_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~207_combout\);

-- Location: LABCELL_X90_Y49_N18
\STDP_module|PRE_reg_block|LessThan32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~4_combout\ = ( \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Add6~1_sumout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_4~1_sumout\)) # (\STDP_module|PRE_reg_block|Add6~1_sumout\ & (((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Add6~1_sumout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~37_sumout\ & !\STDP_module|PRE_reg_block|Div0|auto_generated|divider|op_1~33_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000011100100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	datae => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~4_combout\);

-- Location: LABCELL_X90_Y49_N54
\STDP_module|PRE_reg_block|LessThan32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~5_combout\ = ( \STDP_module|PRE_reg_block|Add8~33_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan32~1_combout\ & (\STDP_module|PRE_reg_block|LessThan32~4_combout\ & !\STDP_module|PRE_reg_block|rounds~7_combout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Add8~33_sumout\ & ( ((\STDP_module|PRE_reg_block|LessThan32~1_combout\ & \STDP_module|PRE_reg_block|LessThan32~4_combout\)) # (\STDP_module|PRE_reg_block|rounds~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~33_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~5_combout\);

-- Location: LABCELL_X90_Y49_N12
\STDP_module|PRE_reg_block|LessThan32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~6_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~5_combout\ & ( \STDP_module|PRE_reg_block|Add8~17_sumout\ & ( !\STDP_module|PRE_reg_block|rounds~7_combout\ ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan32~5_combout\ & ( !\STDP_module|PRE_reg_block|Add8~17_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\) # ((!\STDP_module|PRE_reg_block|Add8~29_sumout\ & (!\STDP_module|PRE_reg_block|Add8~25_sumout\ & 
-- !\STDP_module|PRE_reg_block|Add8~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add8~29_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~25_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~21_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~17_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~6_combout\);

-- Location: LABCELL_X90_Y52_N24
\STDP_module|PRE_reg_block|LessThan16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan16~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~0_combout\ & ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & (((\STDP_module|PRE_reg_block|Result~24_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan32~6_combout\)) # (\STDP_module|PRE_reg_block|Result~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan16~1_combout\);

-- Location: LABCELL_X90_Y50_N18
\STDP_module|PRE_reg_block|LessThan16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan16~0_combout\ = ( \STDP_module|PRE_reg_block|Add8~57_sumout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (((\STDP_module|PRE_reg_block|Add8~61_sumout\)))) ) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Add8~57_sumout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & !\STDP_module|PRE_reg_block|rounds~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~61_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan16~0_combout\);

-- Location: LABCELL_X91_Y52_N54
\STDP_module|PRE_reg_block|exp~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~208_combout\ = ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~207_combout\ & ((!\STDP_module|PRE_reg_block|LessThan18~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan16~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan18~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan28~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan16~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~207_combout\ & \STDP_module|PRE_reg_block|LessThan16~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110001000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~207_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~208_combout\);

-- Location: MLABCELL_X92_Y52_N6
\STDP_module|PRE_reg_block|exp~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~210_combout\ = ( !\STDP_module|PRE_reg_block|exp~206_combout\ & ( !\STDP_module|PRE_reg_block|exp~208_combout\ & ( (!\STDP_module|PRE_reg_block|exp~209_combout\ & (((!\STDP_module|PRE_reg_block|exp~202_combout\ & 
-- \STDP_module|PRE_reg_block|exp~205_combout\)) # (\STDP_module|PRE_reg_block|exp~200_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~202_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~205_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~209_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~200_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~208_combout\,
	combout => \STDP_module|PRE_reg_block|exp~210_combout\);

-- Location: LABCELL_X91_Y52_N0
\STDP_module|PRE_reg_block|LessThan16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan16~4_combout\ = ( !\STDP_module|PRE_reg_block|rounds~7_combout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[11]~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[13]~5_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[12]~6_combout\))) ) ) # ( \STDP_module|PRE_reg_block|rounds~7_combout\ & ( 
-- (((\STDP_module|PRE_reg_block|Add8~41_sumout\ & (\STDP_module|PRE_reg_block|Add8~37_sumout\ & \STDP_module|PRE_reg_block|Add8~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000000000000000000001000000010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~41_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~37_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~45_sumout\,
	datag => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan16~4_combout\);

-- Location: MLABCELL_X92_Y52_N45
\STDP_module|PRE_reg_block|LessThan32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~8_combout\ = ( \STDP_module|PRE_reg_block|Result~23_combout\ & ( \STDP_module|PRE_reg_block|Result~22_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Result~23_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~24_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~3_combout\) # (\STDP_module|PRE_reg_block|LessThan32~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000000000110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~8_combout\);

-- Location: MLABCELL_X92_Y52_N36
\STDP_module|PRE_reg_block|exp~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~215_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~8_combout\ & ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~27_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan16~4_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan32~8_combout\ & ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~27_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|LessThan16~4_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan32~8_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~27_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|LessThan16~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~8_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~215_combout\);

-- Location: MLABCELL_X92_Y52_N18
\STDP_module|PRE_reg_block|exp~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~216_combout\ = ( \STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~207_combout\ & ((!\STDP_module|PRE_reg_block|Result~27_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan14~1_combout\) # (!\STDP_module|PRE_reg_block|LessThan33~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~207_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( \STDP_module|PRE_reg_block|exp~207_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( \STDP_module|PRE_reg_block|exp~207_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~207_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~216_combout\);

-- Location: MLABCELL_X92_Y52_N0
\STDP_module|PRE_reg_block|exp~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~217_combout\ = ( !\STDP_module|PRE_reg_block|exp~209_combout\ & ( (!\STDP_module|PRE_reg_block|exp~206_combout\ & ((!\STDP_module|PRE_reg_block|exp~215_combout\) # (!\STDP_module|PRE_reg_block|exp~216_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~215_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~216_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~209_combout\,
	combout => \STDP_module|PRE_reg_block|exp~217_combout\);

-- Location: LABCELL_X93_Y50_N30
\STDP_module|PRE_reg_block|LessThan12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan12~0_combout\ = ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\) 
-- ) ) ) # ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( !\STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & (((\STDP_module|PRE_reg_block|Result~24_combout\ & 
-- \STDP_module|PRE_reg_block|Result~23_combout\)) # (\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000011100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan12~0_combout\);

-- Location: LABCELL_X93_Y50_N12
\STDP_module|PRE_reg_block|LessThan8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan8~2_combout\ = ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & ((\STDP_module|PRE_reg_block|Result~23_combout\) 
-- # (\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( !\STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- (((\STDP_module|PRE_reg_block|Result~23_combout\) # (\STDP_module|PRE_reg_block|Result~22_combout\)) # (\STDP_module|PRE_reg_block|Result~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000111100000000000000000000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan8~2_combout\);

-- Location: LABCELL_X93_Y50_N24
\STDP_module|PRE_reg_block|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan10~0_combout\ = ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- (((\STDP_module|PRE_reg_block|Result~24_combout\ & \STDP_module|PRE_reg_block|Result~23_combout\)) # (\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & ((\STDP_module|PRE_reg_block|Result~23_combout\) # (\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000111100000000000000000000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan10~0_combout\);

-- Location: LABCELL_X90_Y50_N36
\STDP_module|PRE_reg_block|exp~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~222_combout\ = ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & ((!\STDP_module|PRE_reg_block|LessThan10~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan8~2_combout\))) # (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan12~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan16~0_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan12~0_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|LessThan10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~222_combout\);

-- Location: MLABCELL_X92_Y50_N36
\STDP_module|PRE_reg_block|LessThan24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan24~0_combout\ = ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan32~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((!\STDP_module|PRE_reg_block|Add8~9_sumout\))))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((!\STDP_module|PRE_reg_block|Add8~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( !\STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((!\STDP_module|PRE_reg_block|Add8~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110110001000000000000000000011011101100010001101000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan24~0_combout\);

-- Location: MLABCELL_X92_Y50_N0
\STDP_module|PRE_reg_block|LessThan16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan16~2_combout\ = ( !\STDP_module|PRE_reg_block|LessThan24~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|Result~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan16~2_combout\);

-- Location: LABCELL_X93_Y48_N48
\STDP_module|PRE_reg_block|LessThan12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan12~1_combout\ = ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~22_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Result~22_combout\ & ( !\STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan12~1_combout\);

-- Location: MLABCELL_X92_Y51_N30
\STDP_module|PRE_reg_block|LessThan22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan22~0_combout\ = ( !\STDP_module|PRE_reg_block|LessThan32~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( (\STDP_module|PRE_reg_block|LessThan32~3_combout\ & 
-- ((!\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((!\STDP_module|PRE_reg_block|Add8~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~9_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan22~0_combout\);

-- Location: LABCELL_X93_Y52_N24
\STDP_module|PRE_reg_block|LessThan14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan14~2_combout\ = ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( !\STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~25_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan14~2_combout\);

-- Location: MLABCELL_X92_Y48_N6
\STDP_module|PRE_reg_block|exp~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~221_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & !\STDP_module|PRE_reg_block|LessThan16~2_combout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|LessThan12~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~221_combout\);

-- Location: LABCELL_X90_Y50_N42
\STDP_module|PRE_reg_block|exp~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~218_combout\ = ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & ((!\STDP_module|PRE_reg_block|LessThan10~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan8~2_combout\))) # (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan12~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~218_combout\);

-- Location: MLABCELL_X92_Y48_N0
\STDP_module|PRE_reg_block|exp~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~213_combout\ = ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( \STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & \STDP_module|PRE_reg_block|exp~203_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( !\STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( 
-- ((\STDP_module|PRE_reg_block|exp~199_combout\ & (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & \STDP_module|PRE_reg_block|exp~203_combout\))) # (\STDP_module|PRE_reg_block|Result~22_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~198_combout\ & 
-- ( !\STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( \STDP_module|PRE_reg_block|Result~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010111010100000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~213_combout\);

-- Location: MLABCELL_X92_Y51_N54
\STDP_module|PRE_reg_block|LessThan32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~7_combout\ = ( \STDP_module|PRE_reg_block|Add8~25_sumout\ & ( \STDP_module|PRE_reg_block|Add8~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|LessThan32~1_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan32~4_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~25_sumout\ & ( \STDP_module|PRE_reg_block|Add8~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|LessThan32~1_combout\ 
-- & \STDP_module|PRE_reg_block|LessThan32~4_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Add8~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add8~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan32~1_combout\ & \STDP_module|PRE_reg_block|LessThan32~4_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add8~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ 
-- & (((\STDP_module|PRE_reg_block|LessThan32~1_combout\ & \STDP_module|PRE_reg_block|LessThan32~4_combout\)))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Add8~33_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101110000000000000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add8~33_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add8~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~29_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~7_combout\);

-- Location: MLABCELL_X92_Y48_N21
\STDP_module|PRE_reg_block|LessThan33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan33~1_combout\ = ( \STDP_module|PRE_reg_block|Add8~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan32~7_combout\ & ( (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan32~7_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\)) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (((!\STDP_module|PRE_reg_block|Add8~13_sumout\ & !\STDP_module|PRE_reg_block|Add8~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~13_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~17_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add8~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~7_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan33~1_combout\);

-- Location: MLABCELL_X92_Y48_N48
\STDP_module|PRE_reg_block|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan26~0_combout\ = ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( \STDP_module|PRE_reg_block|exp~203_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~23_combout\) # (\STDP_module|PRE_reg_block|LessThan33~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan26~0_combout\);

-- Location: LABCELL_X90_Y50_N30
\STDP_module|PRE_reg_block|exp~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~212_combout\ = ( \STDP_module|PRE_reg_block|exp~203_combout\ & ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( (\STDP_module|PRE_reg_block|exp~199_combout\ & ((!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (!\STDP_module|PRE_reg_block|Add8~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add8~49_sumout\,
	datac => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	combout => \STDP_module|PRE_reg_block|exp~212_combout\);

-- Location: MLABCELL_X92_Y48_N54
\STDP_module|PRE_reg_block|exp~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~211_combout\ = ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( !\STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|exp~203_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~211_combout\);

-- Location: MLABCELL_X92_Y48_N36
\STDP_module|PRE_reg_block|exp~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~214_combout\ = ( \STDP_module|PRE_reg_block|exp~211_combout\ & ( \STDP_module|PRE_reg_block|exp~204_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan26~0_combout\) # 
-- ((\STDP_module|PRE_reg_block|exp~213_combout\ & \STDP_module|PRE_reg_block|exp~212_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~211_combout\ & ( \STDP_module|PRE_reg_block|exp~204_combout\ & ( (\STDP_module|PRE_reg_block|exp~213_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~212_combout\ & !\STDP_module|PRE_reg_block|Result~21_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~211_combout\ & ( !\STDP_module|PRE_reg_block|exp~204_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan26~0_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000101000000001100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~213_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan26~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~212_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~211_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~204_combout\,
	combout => \STDP_module|PRE_reg_block|exp~214_combout\);

-- Location: LABCELL_X93_Y50_N54
\STDP_module|PRE_reg_block|exp~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~219_combout\ = ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~23_combout\) # (\STDP_module|PRE_reg_block|Result~24_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( !\STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	combout => \STDP_module|PRE_reg_block|exp~219_combout\);

-- Location: LABCELL_X93_Y50_N0
\STDP_module|PRE_reg_block|exp~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~220_combout\ = ( \STDP_module|PRE_reg_block|LessThan12~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~219_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	combout => \STDP_module|PRE_reg_block|exp~220_combout\);

-- Location: MLABCELL_X92_Y48_N33
\STDP_module|PRE_reg_block|exp~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~223_combout\ = ( \STDP_module|PRE_reg_block|exp~214_combout\ & ( \STDP_module|PRE_reg_block|exp~220_combout\ & ( (!\STDP_module|PRE_reg_block|exp~221_combout\ & ((!\STDP_module|PRE_reg_block|exp~218_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~217_combout\)) # (\STDP_module|PRE_reg_block|exp~218_combout\ & ((!\STDP_module|PRE_reg_block|exp~222_combout\))))) # (\STDP_module|PRE_reg_block|exp~221_combout\ & (((!\STDP_module|PRE_reg_block|exp~222_combout\)))) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|exp~214_combout\ & ( \STDP_module|PRE_reg_block|exp~220_combout\ & ( (!\STDP_module|PRE_reg_block|exp~222_combout\ & ((\STDP_module|PRE_reg_block|exp~218_combout\) # (\STDP_module|PRE_reg_block|exp~221_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~214_combout\ & ( !\STDP_module|PRE_reg_block|exp~220_combout\ & ( (\STDP_module|PRE_reg_block|exp~217_combout\ & (!\STDP_module|PRE_reg_block|exp~221_combout\ & !\STDP_module|PRE_reg_block|exp~218_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000001100110011000101110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~217_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~222_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~221_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~218_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~214_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~220_combout\,
	combout => \STDP_module|PRE_reg_block|exp~223_combout\);

-- Location: LABCELL_X93_Y49_N30
\STDP_module|PRE_reg_block|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~1_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~210_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~223_combout\)))) ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add9~2\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~210_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~223_combout\)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~210_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~223_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add9~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~2\);

-- Location: MLABCELL_X92_Y46_N0
\STDP_module|PRE_reg_block|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~21_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|PRE_reg_block|REG[1][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add3~22\ = CARRY(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|PRE_reg_block|REG[1][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add3~23\ = SHARE((!STDP_patchPOSTneuron_DATA(0)) # (\STDP_module|PRE_reg_block|REG[1][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(0),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-5]~q\,
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add3~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~22\,
	shareout => \STDP_module|PRE_reg_block|Add3~23\);

-- Location: LABCELL_X93_Y46_N48
\STDP_module|PRE_reg_block|TOP_LEVEL[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|TOP_LEVEL[2]~0_combout\ = ( \STDP_module|PRE_reg_block|TOP_LEVEL\(2) & ( \STDP_patchPREneuron~combout\ ) ) # ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(2) & ( \STDP_patchPREneuron~combout\ & ( 
-- (\STDP_module|PRE_reg_block|TOP_LEVEL\(1) & \STDP_module|PRE_reg_block|TOP_LEVEL\(0)) ) ) ) # ( \STDP_module|PRE_reg_block|TOP_LEVEL\(2) & ( !\STDP_patchPREneuron~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	datad => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	datae => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|TOP_LEVEL[2]~0_combout\);

-- Location: FF_X93_Y46_N50
\STDP_module|PRE_reg_block|TOP_LEVEL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|TOP_LEVEL[2]~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|TOP_LEVEL\(2));

-- Location: LABCELL_X93_Y46_N57
\STDP_module|PRE_reg_block|TOP_LEVEL[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|TOP_LEVEL[0]~2_combout\ = ( \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( \STDP_patchPREneuron~combout\ & ( \STDP_module|PRE_reg_block|TOP_LEVEL\(2) ) ) ) # ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( 
-- \STDP_patchPREneuron~combout\ & ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(2) ) ) ) # ( \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPREneuron~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datae => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|TOP_LEVEL[0]~2_combout\);

-- Location: FF_X93_Y46_N59
\STDP_module|PRE_reg_block|TOP_LEVEL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|TOP_LEVEL[0]~2_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|TOP_LEVEL\(0));

-- Location: LABCELL_X93_Y45_N42
\STDP_module|PRE_reg_block|TOP_LEVEL[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|TOP_LEVEL[1]~1_combout\ = ( \STDP_module|PRE_reg_block|TOP_LEVEL\(1) & ( \STDP_patchPREneuron~combout\ & ( (!\STDP_module|PRE_reg_block|TOP_LEVEL\(0)) # (\STDP_module|PRE_reg_block|TOP_LEVEL\(2)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|TOP_LEVEL\(1) & ( \STDP_patchPREneuron~combout\ & ( (\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & !\STDP_module|PRE_reg_block|TOP_LEVEL\(2)) ) ) ) # ( \STDP_module|PRE_reg_block|TOP_LEVEL\(1) & ( !\STDP_patchPREneuron~combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110000001100001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	datac => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datae => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|TOP_LEVEL[1]~1_combout\);

-- Location: FF_X93_Y45_N44
\STDP_module|PRE_reg_block|TOP_LEVEL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|TOP_LEVEL[1]~1_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|TOP_LEVEL\(1));

-- Location: MLABCELL_X92_Y46_N33
\STDP_module|PRE_reg_block|REG~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG~4_combout\ = ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( \STDP_patchPOSTneuron~combout\ & ( (!\STDP_module|PRE_reg_block|TOP_LEVEL\(1) & !\STDP_module|PRE_reg_block|TOP_LEVEL\(2)) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPOSTneuron~combout\ ) ) # ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPOSTneuron~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	datab => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datae => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	dataf => \ALT_INV_STDP_patchPOSTneuron~combout\,
	combout => \STDP_module|PRE_reg_block|REG~4_combout\);

-- Location: MLABCELL_X92_Y46_N48
\STDP_module|PRE_reg_block|REG[1][4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[1][4]~5_combout\ = ( \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( \STDP_patchPREneuron~combout\ ) ) # ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( \STDP_patchPREneuron~combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPREneuron~combout\ & ( \STDP_patchPOSTneuron~combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPREneuron~combout\ & ( (\STDP_patchPOSTneuron~combout\ & 
-- ((\STDP_module|PRE_reg_block|TOP_LEVEL\(1)) # (\STDP_module|PRE_reg_block|TOP_LEVEL\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datac => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	datad => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\);

-- Location: FF_X92_Y46_N2
\STDP_module|PRE_reg_block|REG[1][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~21_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][-5]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][-5]~q\);

-- Location: MLABCELL_X92_Y46_N3
\STDP_module|PRE_reg_block|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~17_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(1) $ (\STDP_module|PRE_reg_block|REG[1][-4]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~23\ ) + ( \STDP_module|PRE_reg_block|Add3~22\ ))
-- \STDP_module|PRE_reg_block|Add3~18\ = CARRY(( !STDP_patchPOSTneuron_DATA(1) $ (\STDP_module|PRE_reg_block|REG[1][-4]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~23\ ) + ( \STDP_module|PRE_reg_block|Add3~22\ ))
-- \STDP_module|PRE_reg_block|Add3~19\ = SHARE((!STDP_patchPOSTneuron_DATA(1) & \STDP_module|PRE_reg_block|REG[1][-4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(1),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-4]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~22\,
	sharein => \STDP_module|PRE_reg_block|Add3~23\,
	sumout => \STDP_module|PRE_reg_block|Add3~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~18\,
	shareout => \STDP_module|PRE_reg_block|Add3~19\);

-- Location: FF_X92_Y46_N5
\STDP_module|PRE_reg_block|REG[1][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~17_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][-4]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][-4]~q\);

-- Location: MLABCELL_X92_Y46_N6
\STDP_module|PRE_reg_block|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~29_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|PRE_reg_block|REG[1][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~19\ ) + ( \STDP_module|PRE_reg_block|Add3~18\ ))
-- \STDP_module|PRE_reg_block|Add3~30\ = CARRY(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|PRE_reg_block|REG[1][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~19\ ) + ( \STDP_module|PRE_reg_block|Add3~18\ ))
-- \STDP_module|PRE_reg_block|Add3~31\ = SHARE((!STDP_patchPOSTneuron_DATA(2) & \STDP_module|PRE_reg_block|REG[1][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(2),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-3]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~18\,
	sharein => \STDP_module|PRE_reg_block|Add3~19\,
	sumout => \STDP_module|PRE_reg_block|Add3~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~30\,
	shareout => \STDP_module|PRE_reg_block|Add3~31\);

-- Location: FF_X92_Y46_N8
\STDP_module|PRE_reg_block|REG[1][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~29_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][-3]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][-3]~q\);

-- Location: MLABCELL_X92_Y46_N9
\STDP_module|PRE_reg_block|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~37_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(3) $ (\STDP_module|PRE_reg_block|REG[1][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~31\ ) + ( \STDP_module|PRE_reg_block|Add3~30\ ))
-- \STDP_module|PRE_reg_block|Add3~38\ = CARRY(( !STDP_patchPOSTneuron_DATA(3) $ (\STDP_module|PRE_reg_block|REG[1][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~31\ ) + ( \STDP_module|PRE_reg_block|Add3~30\ ))
-- \STDP_module|PRE_reg_block|Add3~39\ = SHARE((!STDP_patchPOSTneuron_DATA(3) & \STDP_module|PRE_reg_block|REG[1][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(3),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-2]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~30\,
	sharein => \STDP_module|PRE_reg_block|Add3~31\,
	sumout => \STDP_module|PRE_reg_block|Add3~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~38\,
	shareout => \STDP_module|PRE_reg_block|Add3~39\);

-- Location: FF_X92_Y46_N11
\STDP_module|PRE_reg_block|REG[1][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~37_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][-2]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][-2]~q\);

-- Location: MLABCELL_X92_Y46_N12
\STDP_module|PRE_reg_block|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~33_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|PRE_reg_block|REG[1][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~39\ ) + ( \STDP_module|PRE_reg_block|Add3~38\ ))
-- \STDP_module|PRE_reg_block|Add3~34\ = CARRY(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|PRE_reg_block|REG[1][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~39\ ) + ( \STDP_module|PRE_reg_block|Add3~38\ ))
-- \STDP_module|PRE_reg_block|Add3~35\ = SHARE((!STDP_patchPOSTneuron_DATA(4) & \STDP_module|PRE_reg_block|REG[1][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_STDP_patchPOSTneuron_DATA(4),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-1]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~38\,
	sharein => \STDP_module|PRE_reg_block|Add3~39\,
	sumout => \STDP_module|PRE_reg_block|Add3~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~34\,
	shareout => \STDP_module|PRE_reg_block|Add3~35\);

-- Location: FF_X92_Y46_N14
\STDP_module|PRE_reg_block|REG[1][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~33_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][-1]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][-1]~q\);

-- Location: MLABCELL_X92_Y46_N15
\STDP_module|PRE_reg_block|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~25_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(5) $ (\STDP_module|PRE_reg_block|REG[1][0]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~35\ ) + ( \STDP_module|PRE_reg_block|Add3~34\ ))
-- \STDP_module|PRE_reg_block|Add3~26\ = CARRY(( !STDP_patchPOSTneuron_DATA(5) $ (\STDP_module|PRE_reg_block|REG[1][0]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~35\ ) + ( \STDP_module|PRE_reg_block|Add3~34\ ))
-- \STDP_module|PRE_reg_block|Add3~27\ = SHARE((!STDP_patchPOSTneuron_DATA(5) & \STDP_module|PRE_reg_block|REG[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(5),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][0]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~34\,
	sharein => \STDP_module|PRE_reg_block|Add3~35\,
	sumout => \STDP_module|PRE_reg_block|Add3~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~26\,
	shareout => \STDP_module|PRE_reg_block|Add3~27\);

-- Location: FF_X92_Y46_N17
\STDP_module|PRE_reg_block|REG[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~25_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][0]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][0]~q\);

-- Location: MLABCELL_X92_Y46_N18
\STDP_module|PRE_reg_block|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~13_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|PRE_reg_block|REG[1][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~27\ ) + ( \STDP_module|PRE_reg_block|Add3~26\ ))
-- \STDP_module|PRE_reg_block|Add3~14\ = CARRY(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|PRE_reg_block|REG[1][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~27\ ) + ( \STDP_module|PRE_reg_block|Add3~26\ ))
-- \STDP_module|PRE_reg_block|Add3~15\ = SHARE((!STDP_patchPOSTneuron_DATA(6) & \STDP_module|PRE_reg_block|REG[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_STDP_patchPOSTneuron_DATA(6),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][1]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~26\,
	sharein => \STDP_module|PRE_reg_block|Add3~27\,
	sumout => \STDP_module|PRE_reg_block|Add3~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~14\,
	shareout => \STDP_module|PRE_reg_block|Add3~15\);

-- Location: FF_X92_Y46_N20
\STDP_module|PRE_reg_block|REG[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~13_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][1]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][1]~q\);

-- Location: MLABCELL_X92_Y46_N21
\STDP_module|PRE_reg_block|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~9_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|PRE_reg_block|REG[1][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~15\ ) + ( \STDP_module|PRE_reg_block|Add3~14\ ))
-- \STDP_module|PRE_reg_block|Add3~10\ = CARRY(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|PRE_reg_block|REG[1][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~15\ ) + ( \STDP_module|PRE_reg_block|Add3~14\ ))
-- \STDP_module|PRE_reg_block|Add3~11\ = SHARE((!STDP_patchPOSTneuron_DATA(7) & \STDP_module|PRE_reg_block|REG[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(7),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][2]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~14\,
	sharein => \STDP_module|PRE_reg_block|Add3~15\,
	sumout => \STDP_module|PRE_reg_block|Add3~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~10\,
	shareout => \STDP_module|PRE_reg_block|Add3~11\);

-- Location: FF_X92_Y46_N23
\STDP_module|PRE_reg_block|REG[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~9_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][2]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][2]~q\);

-- Location: MLABCELL_X92_Y46_N24
\STDP_module|PRE_reg_block|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~5_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|PRE_reg_block|REG[1][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~11\ ) + ( \STDP_module|PRE_reg_block|Add3~10\ ))
-- \STDP_module|PRE_reg_block|Add3~6\ = CARRY(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|PRE_reg_block|REG[1][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~11\ ) + ( \STDP_module|PRE_reg_block|Add3~10\ ))
-- \STDP_module|PRE_reg_block|Add3~7\ = SHARE((!STDP_patchPOSTneuron_DATA(8) & \STDP_module|PRE_reg_block|REG[1][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_STDP_patchPOSTneuron_DATA(8),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~10\,
	sharein => \STDP_module|PRE_reg_block|Add3~11\,
	sumout => \STDP_module|PRE_reg_block|Add3~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add3~6\,
	shareout => \STDP_module|PRE_reg_block|Add3~7\);

-- Location: FF_X92_Y46_N26
\STDP_module|PRE_reg_block|REG[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~5_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][3]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][3]~q\);

-- Location: MLABCELL_X92_Y46_N27
\STDP_module|PRE_reg_block|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add3~1_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(9) $ (\STDP_module|PRE_reg_block|REG[1][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add3~7\ ) + ( \STDP_module|PRE_reg_block|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[1][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add3~6\,
	sharein => \STDP_module|PRE_reg_block|Add3~7\,
	sumout => \STDP_module|PRE_reg_block|Add3~1_sumout\);

-- Location: FF_X92_Y46_N29
\STDP_module|PRE_reg_block|REG[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add3~1_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[0][4]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~4_combout\,
	ena => \STDP_module|PRE_reg_block|REG[1][4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[1][4]~q\);

-- Location: LABCELL_X93_Y46_N0
\STDP_module|PRE_reg_block|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][-5]~q\ $ (!\STDP_module|POST_reg_block|POP_OUT\(0)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add10~22\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][-5]~q\ $ (!\STDP_module|POST_reg_block|POP_OUT\(0)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add10~23\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(0)) # (\STDP_module|PRE_reg_block|REG[1][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-5]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(0),
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add10~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~22\,
	shareout => \STDP_module|PRE_reg_block|Add10~23\);

-- Location: LABCELL_X93_Y46_N3
\STDP_module|PRE_reg_block|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add10~23\ ) + ( \STDP_module|PRE_reg_block|Add10~22\ ))
-- \STDP_module|PRE_reg_block|Add10~18\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add10~23\ ) + ( \STDP_module|PRE_reg_block|Add10~22\ ))
-- \STDP_module|PRE_reg_block|Add10~19\ = SHARE((\STDP_module|PRE_reg_block|REG[1][-4]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(1),
	cin => \STDP_module|PRE_reg_block|Add10~22\,
	sharein => \STDP_module|PRE_reg_block|Add10~23\,
	sumout => \STDP_module|PRE_reg_block|Add10~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~18\,
	shareout => \STDP_module|PRE_reg_block|Add10~19\);

-- Location: LABCELL_X93_Y46_N6
\STDP_module|PRE_reg_block|Add10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][-3]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(2)) ) + ( \STDP_module|PRE_reg_block|Add10~19\ ) + ( \STDP_module|PRE_reg_block|Add10~18\ ))
-- \STDP_module|PRE_reg_block|Add10~34\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][-3]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(2)) ) + ( \STDP_module|PRE_reg_block|Add10~19\ ) + ( \STDP_module|PRE_reg_block|Add10~18\ ))
-- \STDP_module|PRE_reg_block|Add10~35\ = SHARE((\STDP_module|PRE_reg_block|REG[1][-3]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-3]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(2),
	cin => \STDP_module|PRE_reg_block|Add10~18\,
	sharein => \STDP_module|PRE_reg_block|Add10~19\,
	sumout => \STDP_module|PRE_reg_block|Add10~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~34\,
	shareout => \STDP_module|PRE_reg_block|Add10~35\);

-- Location: LABCELL_X93_Y46_N9
\STDP_module|PRE_reg_block|Add10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][-2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(3)) ) + ( \STDP_module|PRE_reg_block|Add10~35\ ) + ( \STDP_module|PRE_reg_block|Add10~34\ ))
-- \STDP_module|PRE_reg_block|Add10~42\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][-2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(3)) ) + ( \STDP_module|PRE_reg_block|Add10~35\ ) + ( \STDP_module|PRE_reg_block|Add10~34\ ))
-- \STDP_module|PRE_reg_block|Add10~43\ = SHARE((\STDP_module|PRE_reg_block|REG[1][-2]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-2]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(3),
	cin => \STDP_module|PRE_reg_block|Add10~34\,
	sharein => \STDP_module|PRE_reg_block|Add10~35\,
	sumout => \STDP_module|PRE_reg_block|Add10~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~42\,
	shareout => \STDP_module|PRE_reg_block|Add10~43\);

-- Location: LABCELL_X93_Y46_N12
\STDP_module|PRE_reg_block|Add10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][-1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(4)) ) + ( \STDP_module|PRE_reg_block|Add10~43\ ) + ( \STDP_module|PRE_reg_block|Add10~42\ ))
-- \STDP_module|PRE_reg_block|Add10~38\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][-1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(4)) ) + ( \STDP_module|PRE_reg_block|Add10~43\ ) + ( \STDP_module|PRE_reg_block|Add10~42\ ))
-- \STDP_module|PRE_reg_block|Add10~39\ = SHARE((\STDP_module|PRE_reg_block|REG[1][-1]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][-1]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(4),
	cin => \STDP_module|PRE_reg_block|Add10~42\,
	sharein => \STDP_module|PRE_reg_block|Add10~43\,
	sumout => \STDP_module|PRE_reg_block|Add10~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~38\,
	shareout => \STDP_module|PRE_reg_block|Add10~39\);

-- Location: LABCELL_X93_Y46_N15
\STDP_module|PRE_reg_block|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add10~39\ ) + ( \STDP_module|PRE_reg_block|Add10~38\ ))
-- \STDP_module|PRE_reg_block|Add10~30\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add10~39\ ) + ( \STDP_module|PRE_reg_block|Add10~38\ ))
-- \STDP_module|PRE_reg_block|Add10~31\ = SHARE((\STDP_module|PRE_reg_block|REG[1][0]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][0]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(5),
	cin => \STDP_module|PRE_reg_block|Add10~38\,
	sharein => \STDP_module|PRE_reg_block|Add10~39\,
	sumout => \STDP_module|PRE_reg_block|Add10~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~30\,
	shareout => \STDP_module|PRE_reg_block|Add10~31\);

-- Location: LABCELL_X93_Y46_N18
\STDP_module|PRE_reg_block|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(6)) ) + ( \STDP_module|PRE_reg_block|Add10~31\ ) + ( \STDP_module|PRE_reg_block|Add10~30\ ))
-- \STDP_module|PRE_reg_block|Add10~26\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(6)) ) + ( \STDP_module|PRE_reg_block|Add10~31\ ) + ( \STDP_module|PRE_reg_block|Add10~30\ ))
-- \STDP_module|PRE_reg_block|Add10~27\ = SHARE((\STDP_module|PRE_reg_block|REG[1][1]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][1]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(6),
	cin => \STDP_module|PRE_reg_block|Add10~30\,
	sharein => \STDP_module|PRE_reg_block|Add10~31\,
	sumout => \STDP_module|PRE_reg_block|Add10~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~26\,
	shareout => \STDP_module|PRE_reg_block|Add10~27\);

-- Location: LABCELL_X93_Y46_N21
\STDP_module|PRE_reg_block|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~13_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(7)) ) + ( \STDP_module|PRE_reg_block|Add10~27\ ) + ( \STDP_module|PRE_reg_block|Add10~26\ ))
-- \STDP_module|PRE_reg_block|Add10~14\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(7)) ) + ( \STDP_module|PRE_reg_block|Add10~27\ ) + ( \STDP_module|PRE_reg_block|Add10~26\ ))
-- \STDP_module|PRE_reg_block|Add10~15\ = SHARE((\STDP_module|PRE_reg_block|REG[1][2]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][2]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(7),
	cin => \STDP_module|PRE_reg_block|Add10~26\,
	sharein => \STDP_module|PRE_reg_block|Add10~27\,
	sumout => \STDP_module|PRE_reg_block|Add10~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~14\,
	shareout => \STDP_module|PRE_reg_block|Add10~15\);

-- Location: LABCELL_X93_Y46_N24
\STDP_module|PRE_reg_block|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~9_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][3]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(8)) ) + ( \STDP_module|PRE_reg_block|Add10~15\ ) + ( \STDP_module|PRE_reg_block|Add10~14\ ))
-- \STDP_module|PRE_reg_block|Add10~10\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][3]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(8)) ) + ( \STDP_module|PRE_reg_block|Add10~15\ ) + ( \STDP_module|PRE_reg_block|Add10~14\ ))
-- \STDP_module|PRE_reg_block|Add10~11\ = SHARE((\STDP_module|PRE_reg_block|REG[1][3]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][3]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(8),
	cin => \STDP_module|PRE_reg_block|Add10~14\,
	sharein => \STDP_module|PRE_reg_block|Add10~15\,
	sumout => \STDP_module|PRE_reg_block|Add10~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~10\,
	shareout => \STDP_module|PRE_reg_block|Add10~11\);

-- Location: LABCELL_X93_Y46_N27
\STDP_module|PRE_reg_block|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(9)) ) + ( \STDP_module|PRE_reg_block|Add10~11\ ) + ( \STDP_module|PRE_reg_block|Add10~10\ ))
-- \STDP_module|PRE_reg_block|Add10~6\ = CARRY(( !\STDP_module|PRE_reg_block|REG[1][4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(9)) ) + ( \STDP_module|PRE_reg_block|Add10~11\ ) + ( \STDP_module|PRE_reg_block|Add10~10\ ))
-- \STDP_module|PRE_reg_block|Add10~7\ = SHARE((\STDP_module|PRE_reg_block|REG[1][4]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[1][4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	cin => \STDP_module|PRE_reg_block|Add10~10\,
	sharein => \STDP_module|PRE_reg_block|Add10~11\,
	sumout => \STDP_module|PRE_reg_block|Add10~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add10~6\,
	shareout => \STDP_module|PRE_reg_block|Add10~7\);

-- Location: LABCELL_X93_Y46_N30
\STDP_module|PRE_reg_block|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add10~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[1][4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(9)) ) + ( \STDP_module|PRE_reg_block|Add10~7\ ) + ( \STDP_module|PRE_reg_block|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[1][4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	cin => \STDP_module|PRE_reg_block|Add10~6\,
	sharein => \STDP_module|PRE_reg_block|Add10~7\,
	sumout => \STDP_module|PRE_reg_block|Add10~1_sumout\);

-- Location: LABCELL_X96_Y46_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X96_Y46_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X96_Y46_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X96_Y46_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X96_Y46_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X96_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X96_Y46_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X96_Y46_N21
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X96_Y46_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X96_Y46_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X96_Y46_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~41_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X96_Y46_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~37_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X96_Y46_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~29_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X96_Y46_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X96_Y46_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X96_Y46_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X96_Y46_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\STDP_module|PRE_reg_block|Add10~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add10~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add10~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X96_Y46_N51
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\);

-- Location: MLABCELL_X97_Y46_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~10\);

-- Location: MLABCELL_X97_Y46_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~18\);

-- Location: MLABCELL_X97_Y46_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~14\);

-- Location: MLABCELL_X97_Y46_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~6\ = CARRY(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~6\);

-- Location: MLABCELL_X97_Y46_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~6\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X97_Y46_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\);

-- Location: MLABCELL_X97_Y46_N21
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: MLABCELL_X97_Y46_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~14\);

-- Location: MLABCELL_X97_Y46_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~14\ 
-- ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~10\);

-- Location: MLABCELL_X97_Y46_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~22\);

-- Location: MLABCELL_X97_Y46_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~18\);

-- Location: MLABCELL_X97_Y46_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\) ) + ( VCC 
-- ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~6\);

-- Location: MLABCELL_X97_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~6\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X98_Y46_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X98_Y46_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X98_Y46_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77_combout\);

-- Location: MLABCELL_X97_Y46_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\);

-- Location: MLABCELL_X97_Y46_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\ = (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\);

-- Location: MLABCELL_X97_Y46_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\);

-- Location: LABCELL_X98_Y46_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X98_Y46_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X98_Y46_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~22\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X98_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~5_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~5_sumout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\))) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~22\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X98_Y46_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X98_Y46_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: LABCELL_X99_Y46_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~22\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X99_Y46_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X99_Y46_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X98_Y46_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63_combout\);

-- Location: LABCELL_X98_Y46_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~36_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~17_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~36_combout\);

-- Location: LABCELL_X98_Y46_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~39_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~37_combout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[20]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LABCELL_X98_Y46_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\);

-- Location: LABCELL_X98_Y46_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LABCELL_X98_Y46_N51
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60_combout\);

-- Location: LABCELL_X99_Y46_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~60_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~59_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X99_Y46_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X99_Y46_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~39_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[27]~36_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~26\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X99_Y46_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X98_Y46_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~13_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64_combout\);

-- Location: LABCELL_X99_Y46_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\);

-- Location: LABCELL_X99_Y46_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~26\);

-- Location: LABCELL_X99_Y46_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~22\);

-- Location: LABCELL_X99_Y46_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~18\);

-- Location: LABCELL_X99_Y46_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~64_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~63_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~14\);

-- Location: LABCELL_X99_Y46_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~40_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~40_combout\);

-- Location: LABCELL_X98_Y46_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~43_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ( ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~42_combout\) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[19]~41_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000011111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LABCELL_X99_Y46_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110111110001111111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61_combout\);

-- Location: LABCELL_X99_Y46_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~10\);

-- Location: LABCELL_X99_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~25_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~43_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[33]~40_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~6_cout\);

-- Location: LABCELL_X99_Y46_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X100_Y46_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62_combout\);

-- Location: LABCELL_X99_Y46_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65_combout\);

-- Location: LABCELL_X100_Y46_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\))) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~17_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66_combout\);

-- Location: LABCELL_X100_Y46_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\);

-- Location: LABCELL_X100_Y46_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X100_Y46_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X100_Y46_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X100_Y46_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~66_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~65_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X100_Y46_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X100_Y46_N51
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~12_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~12_combout\);

-- Location: LABCELL_X100_Y46_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~14_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[25]~13_combout\ 
-- & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~14_combout\);

-- Location: LABCELL_X100_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~14_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[39]~12_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X100_Y46_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X100_Y46_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~15_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~15_combout\);

-- Location: LABCELL_X100_Y46_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~17_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~13_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~17_combout\);

-- Location: MLABCELL_X101_Y46_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\);

-- Location: LABCELL_X100_Y46_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[37]~19_combout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\);

-- Location: LABCELL_X100_Y46_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68_combout\);

-- Location: LABCELL_X102_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69_combout\);

-- Location: LABCELL_X100_Y46_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~21_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\);

-- Location: LABCELL_X100_Y46_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\);

-- Location: MLABCELL_X101_Y46_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~18\);

-- Location: MLABCELL_X101_Y46_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~26\);

-- Location: MLABCELL_X101_Y46_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~22\ = CARRY(( ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~22\);

-- Location: MLABCELL_X101_Y46_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~69_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~68_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~14\);

-- Location: MLABCELL_X101_Y46_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~10\ = CARRY(( ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~10\);

-- Location: MLABCELL_X101_Y46_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~17_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[45]~15_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~6_cout\);

-- Location: MLABCELL_X101_Y46_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X102_Y47_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\);

-- Location: MLABCELL_X101_Y46_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67_combout\);

-- Location: LABCELL_X100_Y46_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[42]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\);

-- Location: MLABCELL_X101_Y46_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\);

-- Location: MLABCELL_X101_Y46_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X101_Y46_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X101_Y46_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X101_Y46_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X101_Y46_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X101_Y46_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~21_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[44]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~21_combout\);

-- Location: MLABCELL_X101_Y46_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~21_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[51]~18_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~14\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~6_cout\);

-- Location: MLABCELL_X101_Y46_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X100_Y47_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~24_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[43]~23_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~24_combout\);

-- Location: MLABCELL_X101_Y47_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70_combout\);

-- Location: LABCELL_X102_Y47_N51
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75_combout\);

-- Location: LABCELL_X100_Y47_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: LABCELL_X102_Y47_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\);

-- Location: MLABCELL_X101_Y47_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X101_Y47_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~14\ 
-- ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X101_Y47_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X101_Y47_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~76_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~75_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X101_Y47_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X101_Y47_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~24_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[57]~22_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~18\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X101_Y47_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X101_Y47_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74_combout\);

-- Location: LABCELL_X102_Y47_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71_combout\);

-- Location: LABCELL_X102_Y47_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~17_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72_combout\);

-- Location: MLABCELL_X101_Y47_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\);

-- Location: MLABCELL_X101_Y47_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X101_Y47_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X101_Y47_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X101_Y47_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~72_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~71_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X101_Y47_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X102_Y47_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~33_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~33_combout\);

-- Location: LABCELL_X102_Y47_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~28_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~21_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~28_combout\);

-- Location: LABCELL_X100_Y47_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~32_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~29_combout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~21_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[49]~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~32_combout\);

-- Location: MLABCELL_X101_Y47_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~32_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[63]~28_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~26\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X101_Y47_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X102_Y48_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~35_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[55]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~35_combout\);

-- Location: LABCELL_X102_Y48_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73_combout\);

-- Location: LABCELL_X102_Y47_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~9_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44_combout\);

-- Location: LABCELL_X102_Y47_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45_combout\);

-- Location: LABCELL_X102_Y47_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\);

-- Location: LABCELL_X102_Y48_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~22\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X102_Y48_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X102_Y48_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X102_Y48_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~45_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~44_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X102_Y48_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X102_Y48_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~35_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[69]~33_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~26\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X102_Y48_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X102_Y47_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~25_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~21_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~25_combout\);

-- Location: LABCELL_X102_Y47_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~27_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~21_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[61]~26_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~27_combout\);

-- Location: LABCELL_X102_Y48_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46_combout\);

-- Location: LABCELL_X102_Y47_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48_combout\);

-- Location: LABCELL_X102_Y47_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ 
-- & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~13_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49_combout\);

-- Location: LABCELL_X102_Y48_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\);

-- Location: LABCELL_X102_Y48_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X102_Y48_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X102_Y48_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X102_Y48_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~49_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~48_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X102_Y48_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X102_Y48_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~27_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[75]~25_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X102_Y48_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X101_Y48_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~0_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~0_combout\);

-- Location: MLABCELL_X101_Y48_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~2_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[67]~1_combout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~2_combout\);

-- Location: MLABCELL_X101_Y48_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47_combout\);

-- Location: LABCELL_X100_Y48_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51_combout\);

-- Location: LABCELL_X100_Y48_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52_combout\);

-- Location: LABCELL_X100_Y48_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\);

-- Location: MLABCELL_X101_Y48_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~26\);

-- Location: MLABCELL_X101_Y48_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~22\);

-- Location: MLABCELL_X101_Y48_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X101_Y48_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~52_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~51_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X101_Y48_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X101_Y48_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[81]~0_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X101_Y48_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X100_Y48_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~3_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~3_combout\);

-- Location: LABCELL_X100_Y48_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~5_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[73]~4_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~5_combout\);

-- Location: MLABCELL_X101_Y48_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50_combout\);

-- Location: LABCELL_X100_Y48_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~21_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54_combout\);

-- Location: LABCELL_X100_Y48_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55_combout\);

-- Location: LABCELL_X100_Y48_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\);

-- Location: MLABCELL_X101_Y48_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X101_Y48_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~22\);

-- Location: MLABCELL_X101_Y48_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X101_Y48_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~55_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~54_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X101_Y48_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X101_Y48_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~5_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[87]~3_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~6_cout\);

-- Location: MLABCELL_X101_Y48_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X101_Y50_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~9_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~9_combout\);

-- Location: MLABCELL_X101_Y50_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53_combout\);

-- Location: LABCELL_X100_Y48_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79_combout\);

-- Location: LABCELL_X102_Y50_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~25_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80_combout\);

-- Location: LABCELL_X102_Y50_N21
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~21_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\);

-- Location: MLABCELL_X101_Y50_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~26\);

-- Location: MLABCELL_X101_Y50_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~22\);

-- Location: MLABCELL_X101_Y50_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X101_Y50_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~80_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~79_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X101_Y50_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X101_Y50_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~6_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~6_combout\);

-- Location: LABCELL_X102_Y50_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~17_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[79]~7_combout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\);

-- Location: MLABCELL_X101_Y50_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~8_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[93]~6_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~10\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~6_cout\);

-- Location: MLABCELL_X101_Y50_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X101_Y50_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~11_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~17_sumout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[85]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~11_combout\);

-- Location: LABCELL_X102_Y50_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~56_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~56_combout\);

-- Location: LABCELL_X100_Y48_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~58_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[91]~57_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~58_combout\);

-- Location: MLABCELL_X101_Y50_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[104]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[104]~82_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[97]~81_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[104]~82_combout\);

-- Location: LABCELL_X102_Y50_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~83_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~83_combout\);

-- Location: LABCELL_X102_Y50_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~84_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~84_combout\);

-- Location: LABCELL_X102_Y50_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[102]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[102]~85_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[102]~85_combout\);

-- Location: MLABCELL_X101_Y50_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~22_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[102]~85_combout\ ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\,
	cin => GND,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~22_cout\);

-- Location: MLABCELL_X101_Y50_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~84_combout\) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[96]~83_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~22_cout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~18_cout\);

-- Location: MLABCELL_X101_Y50_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[104]~82_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~18_cout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~14_cout\);

-- Location: MLABCELL_X101_Y50_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~13_sumout\)))) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~58_combout\)) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[98]~56_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~14_cout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~10_cout\);

-- Location: MLABCELL_X101_Y50_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~11_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|StageOut[99]~9_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~10_cout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~6_cout\);

-- Location: MLABCELL_X101_Y50_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X101_Y50_N51
\STDP_module|PRE_reg_block|rounds~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~4_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\) # (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\)))) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~4_combout\);

-- Location: LABCELL_X100_Y50_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X100_Y50_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X100_Y50_N6
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X100_Y50_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~6\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X100_Y50_N54
\STDP_module|PRE_reg_block|rounds~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~5_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\ & ( (\STDP_module|PRE_reg_block|Add10~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|rounds~4_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\ & ( ((\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~13_sumout\)))) # (\STDP_module|PRE_reg_block|rounds~4_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\ & ( \STDP_module|PRE_reg_block|rounds~4_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~17_sumout\ & ( \STDP_module|PRE_reg_block|rounds~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~5_combout\);

-- Location: LABCELL_X100_Y50_N12
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~38\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~38\);

-- Location: LABCELL_X100_Y50_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~46\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~46\);

-- Location: LABCELL_X100_Y50_N18
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~46\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~42\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~46\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~42\);

-- Location: LABCELL_X100_Y50_N21
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~34\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X100_Y50_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~30\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X100_Y50_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X100_Y50_N30
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~22\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X100_Y50_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~58\);

-- Location: LABCELL_X100_Y50_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~54\);

-- Location: LABCELL_X100_Y50_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~50\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~50\);

-- Location: LABCELL_X100_Y50_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~50\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~62\);

-- Location: LABCELL_X100_Y50_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~70\);

-- Location: LABCELL_X100_Y50_N48
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~65_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~66\ = CARRY(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~66\);

-- Location: LABCELL_X100_Y50_N51
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~1_sumout\);

-- Location: LABCELL_X99_Y50_N9
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~1_sumout\ & ( \STDP_module|PRE_reg_block|Add10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\);

-- Location: LABCELL_X99_Y50_N27
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\ = (\STDP_module|PRE_reg_block|Add10~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\);

-- Location: LABCELL_X99_Y50_N21
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~69_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\);

-- Location: LABCELL_X99_Y50_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\);

-- Location: LABCELL_X99_Y50_N36
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\);

-- Location: LABCELL_X99_Y50_N15
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\);

-- Location: LABCELL_X99_Y50_N39
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~57_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_17~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\);

-- Location: LABCELL_X99_Y50_N54
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_18~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\);

-- Location: LABCELL_X99_Y50_N3
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\);

-- Location: LABCELL_X99_Y50_N42
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_3~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\);

-- Location: LABCELL_X99_Y50_N57
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10_combout\);

-- Location: LABCELL_X99_Y49_N0
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11_combout\);

-- Location: LABCELL_X102_Y50_N33
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12_combout\);

-- Location: LABCELL_X102_Y50_N24
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\);

-- Location: LABCELL_X99_Y48_N45
\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ = ( \STDP_module|PRE_reg_block|Add10~1_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Add10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Add10~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~5_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\);

-- Location: LABCELL_X98_Y50_N0
\STDP_module|PRE_reg_block|Add12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add12~34\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add12~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~34\);

-- Location: LABCELL_X98_Y50_N3
\STDP_module|PRE_reg_block|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~34\ ))
-- \STDP_module|PRE_reg_block|Add12~30\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~34\,
	sumout => \STDP_module|PRE_reg_block|Add12~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~30\);

-- Location: LABCELL_X98_Y50_N6
\STDP_module|PRE_reg_block|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~30\ ))
-- \STDP_module|PRE_reg_block|Add12~26\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[5]~12_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~30\,
	sumout => \STDP_module|PRE_reg_block|Add12~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~26\);

-- Location: LABCELL_X98_Y50_N9
\STDP_module|PRE_reg_block|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~26\ ))
-- \STDP_module|PRE_reg_block|Add12~22\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[6]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~26\,
	sumout => \STDP_module|PRE_reg_block|Add12~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~22\);

-- Location: LABCELL_X98_Y50_N12
\STDP_module|PRE_reg_block|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~22\ ))
-- \STDP_module|PRE_reg_block|Add12~18\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[7]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~22\,
	sumout => \STDP_module|PRE_reg_block|Add12~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~18\);

-- Location: LABCELL_X98_Y50_N15
\STDP_module|PRE_reg_block|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~18\ ))
-- \STDP_module|PRE_reg_block|Add12~14\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~18\,
	sumout => \STDP_module|PRE_reg_block|Add12~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~14\);

-- Location: LABCELL_X98_Y50_N18
\STDP_module|PRE_reg_block|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~14\ ))
-- \STDP_module|PRE_reg_block|Add12~10\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~14\,
	sumout => \STDP_module|PRE_reg_block|Add12~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~10\);

-- Location: LABCELL_X98_Y50_N21
\STDP_module|PRE_reg_block|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~10\ ))
-- \STDP_module|PRE_reg_block|Add12~6\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~10\,
	sumout => \STDP_module|PRE_reg_block|Add12~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~6\);

-- Location: LABCELL_X98_Y50_N24
\STDP_module|PRE_reg_block|Add12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~6\ ))
-- \STDP_module|PRE_reg_block|Add12~42\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~6\,
	sumout => \STDP_module|PRE_reg_block|Add12~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~42\);

-- Location: LABCELL_X98_Y50_N27
\STDP_module|PRE_reg_block|Add12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~42\ ))
-- \STDP_module|PRE_reg_block|Add12~46\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~42\,
	sumout => \STDP_module|PRE_reg_block|Add12~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~46\);

-- Location: LABCELL_X98_Y50_N30
\STDP_module|PRE_reg_block|Add12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~46\ ))
-- \STDP_module|PRE_reg_block|Add12~38\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~46\,
	sumout => \STDP_module|PRE_reg_block|Add12~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~38\);

-- Location: LABCELL_X98_Y50_N33
\STDP_module|PRE_reg_block|Add12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~38\ ))
-- \STDP_module|PRE_reg_block|Add12~54\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~38\,
	sumout => \STDP_module|PRE_reg_block|Add12~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~54\);

-- Location: LABCELL_X98_Y50_N36
\STDP_module|PRE_reg_block|Add12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~54\ ))
-- \STDP_module|PRE_reg_block|Add12~58\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~54\,
	sumout => \STDP_module|PRE_reg_block|Add12~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~58\);

-- Location: LABCELL_X98_Y50_N39
\STDP_module|PRE_reg_block|Add12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~58\ ))
-- \STDP_module|PRE_reg_block|Add12~62\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~58\,
	sumout => \STDP_module|PRE_reg_block|Add12~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~62\);

-- Location: LABCELL_X98_Y50_N42
\STDP_module|PRE_reg_block|Add12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~62\ ))
-- \STDP_module|PRE_reg_block|Add12~50\ = CARRY(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~62\,
	sumout => \STDP_module|PRE_reg_block|Add12~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Add12~50\);

-- Location: LABCELL_X98_Y50_N45
\STDP_module|PRE_reg_block|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add12~1_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add12~50\,
	sumout => \STDP_module|PRE_reg_block|Add12~1_sumout\);

-- Location: LABCELL_X98_Y50_N48
\STDP_module|PRE_reg_block|Result~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~14_combout\ = ( \STDP_module|PRE_reg_block|Add12~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\) # (\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~14_combout\);

-- Location: LABCELL_X98_Y50_N57
\STDP_module|PRE_reg_block|Result~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~19_combout\ = ( \STDP_module|PRE_reg_block|Add12~49_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\) # (\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~49_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~19_combout\);

-- Location: MLABCELL_X97_Y50_N36
\STDP_module|PRE_reg_block|LessThan43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan43~0_combout\ = ( \STDP_module|PRE_reg_block|Add12~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (((\STDP_module|PRE_reg_block|Add12~45_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add12~41_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan43~0_combout\);

-- Location: MLABCELL_X97_Y50_N39
\STDP_module|PRE_reg_block|Result~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~18_combout\ = ( \STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\) # (\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~18_combout\);

-- Location: LABCELL_X98_Y50_N51
\STDP_module|PRE_reg_block|Result~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~20_combout\ = ( \STDP_module|PRE_reg_block|Add12~53_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\) # (\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~53_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~20_combout\);

-- Location: LABCELL_X99_Y50_N18
\STDP_module|PRE_reg_block|LessThan43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan43~1_combout\ = ( \STDP_module|PRE_reg_block|Add12~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\)))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (((\STDP_module|PRE_reg_block|Add12~57_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add12~61_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000011010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan43~1_combout\);

-- Location: MLABCELL_X97_Y50_N15
\STDP_module|PRE_reg_block|Result~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~16_combout\ = ( \STDP_module|PRE_reg_block|Add12~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\) # (\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~9_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~16_combout\);

-- Location: LABCELL_X99_Y48_N54
\STDP_module|PRE_reg_block|LessThan61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~1_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~41_sumout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~45_sumout\ & ( 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_6~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_5~1_sumout\)) # (\STDP_module|PRE_reg_block|Add10~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000000000011000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~1_combout\);

-- Location: LABCELL_X95_Y50_N18
\STDP_module|PRE_reg_block|LessThan61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~2_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[4]~3_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~1_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ & ((!\STDP_module|PRE_reg_block|Add10~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Add10~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~2_combout\);

-- Location: LABCELL_X95_Y50_N6
\STDP_module|PRE_reg_block|LessThan61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~3_combout\ = ( \STDP_module|PRE_reg_block|Add12~21_sumout\ & ( \STDP_module|PRE_reg_block|Add12~25_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan61~2_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Add12~21_sumout\ & ( \STDP_module|PRE_reg_block|Add12~25_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan61~2_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add12~21_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add12~25_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan61~2_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~21_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~25_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|LessThan61~2_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (((!\STDP_module|PRE_reg_block|Add12~29_sumout\ & !\STDP_module|PRE_reg_block|Add12~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~29_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add12~33_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~25_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~3_combout\);

-- Location: MLABCELL_X97_Y50_N12
\STDP_module|PRE_reg_block|Result~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~15_combout\ = ( \STDP_module|PRE_reg_block|Add12~5_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~5_combout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~5_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~15_combout\);

-- Location: LABCELL_X96_Y50_N27
\STDP_module|PRE_reg_block|Result~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~17_combout\ = ( \STDP_module|PRE_reg_block|Add12~13_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~5_combout\) # (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~17_combout\);

-- Location: LABCELL_X95_Y50_N45
\STDP_module|PRE_reg_block|LessThan61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~0_combout\ = ( \STDP_module|PRE_reg_block|Add12~17_sumout\ & ( \STDP_module|PRE_reg_block|rounds~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~17_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~0_combout\);

-- Location: LABCELL_X96_Y51_N30
\STDP_module|PRE_reg_block|LessThan37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan37~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan61~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~16_combout\ & (!\STDP_module|PRE_reg_block|Result~15_combout\ & !\STDP_module|PRE_reg_block|Result~17_combout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|LessThan61~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~16_combout\ & (!\STDP_module|PRE_reg_block|Result~15_combout\ & ((!\STDP_module|PRE_reg_block|Result~17_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan61~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000100000101000000010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan37~0_combout\);

-- Location: LABCELL_X96_Y51_N36
\STDP_module|PRE_reg_block|LessThan37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan37~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan37~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan37~1_combout\);

-- Location: LABCELL_X99_Y50_N12
\STDP_module|PRE_reg_block|exp~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~172_combout\ = ( \STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ & (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add12~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001110000000101100111000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add12~53_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~37_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~172_combout\);

-- Location: LABCELL_X99_Y50_N45
\STDP_module|PRE_reg_block|exp~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~354_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	combout => \STDP_module|PRE_reg_block|exp~354_combout\);

-- Location: LABCELL_X98_Y49_N42
\STDP_module|PRE_reg_block|exp~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~175_combout\ = ( \STDP_module|PRE_reg_block|Add12~57_sumout\ & ( \STDP_module|PRE_reg_block|Add12~45_sumout\ & ( (\STDP_module|PRE_reg_block|exp~354_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add12~57_sumout\ & ( \STDP_module|PRE_reg_block|Add12~45_sumout\ & ( (\STDP_module|PRE_reg_block|exp~354_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add12~57_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add12~45_sumout\ & ( (\STDP_module|PRE_reg_block|exp~354_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~57_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~45_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|exp~354_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (((!\STDP_module|PRE_reg_block|Add12~41_sumout\ & !\STDP_module|PRE_reg_block|Add12~61_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~354_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~175_combout\);

-- Location: LABCELL_X95_Y50_N24
\STDP_module|PRE_reg_block|LessThan62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan62~0_combout\ = ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~17_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (\STDP_module|PRE_reg_block|LessThan61~0_combout\ & ((!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~9_sumout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~9_sumout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~17_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan62~0_combout\);

-- Location: LABCELL_X96_Y49_N54
\STDP_module|PRE_reg_block|exp~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~183_combout\ = ( \STDP_module|PRE_reg_block|exp~175_combout\ & ( !\STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|exp~172_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~15_combout\ & !\STDP_module|PRE_reg_block|Result~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~183_combout\);

-- Location: LABCELL_X96_Y50_N45
\STDP_module|PRE_reg_block|LessThan47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan47~3_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[10]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan47~3_combout\);

-- Location: LABCELL_X96_Y50_N30
\STDP_module|PRE_reg_block|LessThan47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan47~0_combout\ = ( \STDP_module|PRE_reg_block|Add12~45_sumout\ & ( \STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (((\STDP_module|PRE_reg_block|LessThan47~3_combout\)))) # 
-- (\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Add12~5_sumout\ & ((\STDP_module|PRE_reg_block|Add12~41_sumout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~45_sumout\ & ( \STDP_module|PRE_reg_block|Add12~37_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|LessThan47~3_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add12~45_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan47~3_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~45_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan47~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add12~5_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~37_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan47~0_combout\);

-- Location: LABCELL_X95_Y50_N48
\STDP_module|PRE_reg_block|LessThan57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan57~0_combout\ = ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (\STDP_module|PRE_reg_block|LessThan61~0_combout\ & ((!\STDP_module|PRE_reg_block|rounds~5_combout\ 
-- & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~9_sumout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- ((\STDP_module|PRE_reg_block|Add12~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001001110010011100000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan57~0_combout\);

-- Location: MLABCELL_X97_Y50_N54
\STDP_module|PRE_reg_block|LessThan45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan45~0_combout\ = ( \STDP_module|PRE_reg_block|Add12~57_sumout\ & ( \STDP_module|PRE_reg_block|Result~20_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (((\STDP_module|PRE_reg_block|Add12~61_sumout\)))) 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~57_sumout\ & ( \STDP_module|PRE_reg_block|Result~20_combout\ & ( (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan45~0_combout\);

-- Location: LABCELL_X99_Y48_N36
\STDP_module|PRE_reg_block|LessThan61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~4_combout\ = ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ & ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[3]~4_combout\ & ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|op_7~1_sumout\))) # (\STDP_module|PRE_reg_block|Add10~1_sumout\ & 
-- (((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|op_1~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000100000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add10~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~4_combout\);

-- Location: LABCELL_X99_Y48_N15
\STDP_module|PRE_reg_block|LessThan61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~5_combout\ = ( !\STDP_module|PRE_reg_block|rounds~5_combout\ & ( \STDP_module|PRE_reg_block|Add12~33_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan61~1_combout\ & \STDP_module|PRE_reg_block|LessThan61~4_combout\) ) 
-- ) ) # ( \STDP_module|PRE_reg_block|rounds~5_combout\ & ( !\STDP_module|PRE_reg_block|Add12~33_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|rounds~5_combout\ & ( !\STDP_module|PRE_reg_block|Add12~33_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan61~1_combout\ & \STDP_module|PRE_reg_block|LessThan61~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~33_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~5_combout\);

-- Location: LABCELL_X98_Y48_N33
\STDP_module|PRE_reg_block|LessThan61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~6_combout\ = ( \STDP_module|PRE_reg_block|Add12~25_sumout\ & ( \STDP_module|PRE_reg_block|Add12~17_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|LessThan61~5_combout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Add12~25_sumout\ & ( \STDP_module|PRE_reg_block|Add12~17_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|LessThan61~5_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add12~25_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add12~17_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|LessThan61~5_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan61~5_combout\ & ((!\STDP_module|PRE_reg_block|rounds~5_combout\) # ((!\STDP_module|PRE_reg_block|Add12~29_sumout\ & !\STDP_module|PRE_reg_block|Add12~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add12~29_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~21_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~17_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~6_combout\);

-- Location: LABCELL_X96_Y49_N6
\STDP_module|PRE_reg_block|LessThan45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan45~1_combout\ = ( \STDP_module|PRE_reg_block|Result~18_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~15_combout\ & 
-- (((!\STDP_module|PRE_reg_block|LessThan61~6_combout\ & \STDP_module|PRE_reg_block|Result~17_combout\)) # (\STDP_module|PRE_reg_block|Result~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan45~1_combout\);

-- Location: LABCELL_X95_Y50_N42
\STDP_module|PRE_reg_block|exp~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~181_combout\ = ( \STDP_module|PRE_reg_block|Add12~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~49_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Add12~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add12~49_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~1_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~181_combout\);

-- Location: LABCELL_X96_Y49_N42
\STDP_module|PRE_reg_block|exp~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~182_combout\ = ( \STDP_module|PRE_reg_block|exp~181_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan47~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan45~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan47~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan57~0_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~181_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & \STDP_module|PRE_reg_block|LessThan45~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000010000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~181_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~182_combout\);

-- Location: LABCELL_X99_Y50_N6
\STDP_module|PRE_reg_block|exp~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~173_combout\ = ( \STDP_module|PRE_reg_block|Add12~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add12~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add12~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011110000100010001111000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~173_combout\);

-- Location: LABCELL_X96_Y49_N0
\STDP_module|PRE_reg_block|exp~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~359_combout\ = ( !\STDP_module|PRE_reg_block|rounds~5_combout\ & ( ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~172_combout\ & \STDP_module|PRE_reg_block|exp~173_combout\)))) ) ) # ( \STDP_module|PRE_reg_block|rounds~5_combout\ & ( (!\STDP_module|PRE_reg_block|Add12~61_sumout\ & (((!\STDP_module|PRE_reg_block|Add12~57_sumout\ & 
-- (\STDP_module|PRE_reg_block|exp~172_combout\ & \STDP_module|PRE_reg_block|exp~173_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000110000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	datag => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~359_combout\);

-- Location: LABCELL_X96_Y49_N18
\STDP_module|PRE_reg_block|exp~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~174_combout\ = ( \STDP_module|PRE_reg_block|exp~359_combout\ & ( !\STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|LessThan62~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~359_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~174_combout\);

-- Location: LABCELL_X96_Y49_N33
\STDP_module|PRE_reg_block|LessThan59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan59~0_combout\ = ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan61~3_combout\) # (((\STDP_module|PRE_reg_block|LessThan61~0_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~16_combout\)) # (\STDP_module|PRE_reg_block|Result~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan59~0_combout\);

-- Location: LABCELL_X99_Y49_N54
\STDP_module|PRE_reg_block|exp~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~176_combout\ = ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( \STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & (!\STDP_module|PRE_reg_block|LessThan59~0_combout\ & 
-- \STDP_module|PRE_reg_block|exp~175_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( !\STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~15_combout\ 
-- & (!\STDP_module|PRE_reg_block|LessThan59~0_combout\ & \STDP_module|PRE_reg_block|exp~175_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~176_combout\);

-- Location: LABCELL_X99_Y50_N0
\STDP_module|PRE_reg_block|exp~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~177_combout\ = ( \STDP_module|PRE_reg_block|Add12~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add12~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~1_combout\)))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add12~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100000110000101110000011000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~61_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~177_combout\);

-- Location: LABCELL_X96_Y49_N30
\STDP_module|PRE_reg_block|exp~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~178_combout\ = ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( (!\STDP_module|PRE_reg_block|Result~17_combout\ & (\STDP_module|PRE_reg_block|LessThan61~3_combout\ & (!\STDP_module|PRE_reg_block|LessThan61~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~16_combout\))) # (\STDP_module|PRE_reg_block|Result~17_combout\ & (!\STDP_module|PRE_reg_block|Result~16_combout\ & ((!\STDP_module|PRE_reg_block|LessThan61~3_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan61~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100011010000000010001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	combout => \STDP_module|PRE_reg_block|exp~178_combout\);

-- Location: LABCELL_X96_Y49_N36
\STDP_module|PRE_reg_block|exp~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~179_combout\ = ( !\STDP_module|PRE_reg_block|Result~19_combout\ & ( \STDP_module|PRE_reg_block|exp~178_combout\ & ( (\STDP_module|PRE_reg_block|exp~172_combout\ & (\STDP_module|PRE_reg_block|exp~177_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~173_combout\ & !\STDP_module|PRE_reg_block|Result~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~178_combout\,
	combout => \STDP_module|PRE_reg_block|exp~179_combout\);

-- Location: LABCELL_X96_Y51_N21
\STDP_module|PRE_reg_block|exp~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~180_combout\ = ( \STDP_module|PRE_reg_block|LessThan47~0_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|LessThan57~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	combout => \STDP_module|PRE_reg_block|exp~180_combout\);

-- Location: LABCELL_X96_Y49_N24
\STDP_module|PRE_reg_block|exp~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~184_combout\ = ( \STDP_module|PRE_reg_block|exp~179_combout\ & ( !\STDP_module|PRE_reg_block|exp~180_combout\ & ( (!\STDP_module|PRE_reg_block|exp~183_combout\ & (!\STDP_module|PRE_reg_block|exp~182_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~176_combout\) # (\STDP_module|PRE_reg_block|exp~174_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~179_combout\ & ( !\STDP_module|PRE_reg_block|exp~180_combout\ & ( (!\STDP_module|PRE_reg_block|exp~183_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~182_combout\ & \STDP_module|PRE_reg_block|exp~174_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~183_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~182_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~174_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~176_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~179_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\,
	combout => \STDP_module|PRE_reg_block|exp~184_combout\);

-- Location: MLABCELL_X97_Y50_N48
\STDP_module|PRE_reg_block|LessThan41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan41~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~15_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\) 
-- ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & (((\STDP_module|PRE_reg_block|Result~17_combout\ & 
-- \STDP_module|PRE_reg_block|Result~16_combout\)) # (\STDP_module|PRE_reg_block|Result~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011011100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan41~0_combout\);

-- Location: MLABCELL_X97_Y50_N0
\STDP_module|PRE_reg_block|LessThan39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan39~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- (((\STDP_module|PRE_reg_block|Result~17_combout\ & \STDP_module|PRE_reg_block|Result~16_combout\)) # (\STDP_module|PRE_reg_block|Result~15_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & ((\STDP_module|PRE_reg_block|Result~15_combout\) # (\STDP_module|PRE_reg_block|Result~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000111100000000000000000000000100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan39~0_combout\);

-- Location: MLABCELL_X97_Y50_N24
\STDP_module|PRE_reg_block|LessThan37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan37~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~15_combout\) # (\STDP_module|PRE_reg_block|Result~16_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~18_combout\ & (((\STDP_module|PRE_reg_block|Result~15_combout\) # (\STDP_module|PRE_reg_block|Result~17_combout\)) # (\STDP_module|PRE_reg_block|Result~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010101010100000000000000000001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan37~2_combout\);

-- Location: MLABCELL_X97_Y50_N6
\STDP_module|PRE_reg_block|exp~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~196_combout\ = ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan41~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & !\STDP_module|PRE_reg_block|LessThan41~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000100010001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~196_combout\);

-- Location: LABCELL_X99_Y50_N48
\STDP_module|PRE_reg_block|exp~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~186_combout\ = ( \STDP_module|PRE_reg_block|exp~177_combout\ & ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( (\STDP_module|PRE_reg_block|exp~173_combout\ & ((!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (!\STDP_module|PRE_reg_block|Add12~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add12~49_sumout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	combout => \STDP_module|PRE_reg_block|exp~186_combout\);

-- Location: LABCELL_X95_Y50_N0
\STDP_module|PRE_reg_block|LessThan51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan51~0_combout\ = ( !\STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan61~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|rounds~5_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((!\STDP_module|PRE_reg_block|Add12~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan51~0_combout\);

-- Location: LABCELL_X99_Y49_N6
\STDP_module|PRE_reg_block|exp~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~187_combout\ = ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( \STDP_module|PRE_reg_block|exp~173_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~177_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan57~0_combout\)))) # (\STDP_module|PRE_reg_block|Result~15_combout\ & (((!\STDP_module|PRE_reg_block|LessThan51~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~172_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~173_combout\ & ( (\STDP_module|PRE_reg_block|Result~15_combout\ & !\STDP_module|PRE_reg_block|LessThan51~0_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( !\STDP_module|PRE_reg_block|exp~173_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~15_combout\ & !\STDP_module|PRE_reg_block|LessThan51~0_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~172_combout\ & ( !\STDP_module|PRE_reg_block|exp~173_combout\ & ( (\STDP_module|PRE_reg_block|Result~15_combout\ 
-- & !\STDP_module|PRE_reg_block|LessThan51~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000111001001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	combout => \STDP_module|PRE_reg_block|exp~187_combout\);

-- Location: LABCELL_X99_Y49_N24
\STDP_module|PRE_reg_block|LessThan61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~7_combout\ = ( \STDP_module|PRE_reg_block|Add12~29_sumout\ & ( \STDP_module|PRE_reg_block|Add12~25_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan61~1_combout\ & (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan61~4_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~29_sumout\ & ( \STDP_module|PRE_reg_block|Add12~25_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan61~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|LessThan61~4_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Add12~29_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~25_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan61~1_combout\ & (!\STDP_module|PRE_reg_block|rounds~5_combout\ & \STDP_module|PRE_reg_block|LessThan61~4_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~29_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~25_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|LessThan61~1_combout\ & ((\STDP_module|PRE_reg_block|LessThan61~4_combout\)))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add12~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~29_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~25_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~7_combout\);

-- Location: LABCELL_X99_Y49_N30
\STDP_module|PRE_reg_block|LessThan62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan62~1_combout\ = ( \STDP_module|PRE_reg_block|Add12~13_sumout\ & ( \STDP_module|PRE_reg_block|LessThan61~7_combout\ & ( (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~13_sumout\ & ( \STDP_module|PRE_reg_block|LessThan61~7_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\)))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (!\STDP_module|PRE_reg_block|Add12~21_sumout\ & ((!\STDP_module|PRE_reg_block|Add12~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100101000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add12~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~17_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~7_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan62~1_combout\);

-- Location: LABCELL_X99_Y49_N42
\STDP_module|PRE_reg_block|LessThan55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan55~0_combout\ = ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( \STDP_module|PRE_reg_block|exp~173_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~177_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~16_combout\) # (\STDP_module|PRE_reg_block|LessThan62~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan55~0_combout\);

-- Location: LABCELL_X99_Y49_N12
\STDP_module|PRE_reg_block|exp~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~185_combout\ = ( \STDP_module|PRE_reg_block|exp~177_combout\ & ( \STDP_module|PRE_reg_block|exp~173_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~172_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~19_combout\ & !\STDP_module|PRE_reg_block|LessThan57~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	combout => \STDP_module|PRE_reg_block|exp~185_combout\);

-- Location: LABCELL_X98_Y49_N48
\STDP_module|PRE_reg_block|exp~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~188_combout\ = ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( \STDP_module|PRE_reg_block|exp~185_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan55~0_combout\) # ((\STDP_module|PRE_reg_block|exp~178_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~186_combout\ & \STDP_module|PRE_reg_block|exp~187_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( !\STDP_module|PRE_reg_block|exp~185_combout\ & ( (\STDP_module|PRE_reg_block|exp~178_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~186_combout\ & \STDP_module|PRE_reg_block|exp~187_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000011111111000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~178_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~186_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~187_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan55~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~185_combout\,
	combout => \STDP_module|PRE_reg_block|exp~188_combout\);

-- Location: MLABCELL_X97_Y50_N18
\STDP_module|PRE_reg_block|exp~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~193_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & (\STDP_module|PRE_reg_block|Result~15_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~17_combout\) # (\STDP_module|PRE_reg_block|Result~16_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~6_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~18_combout\ & \STDP_module|PRE_reg_block|Result~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	combout => \STDP_module|PRE_reg_block|exp~193_combout\);

-- Location: LABCELL_X96_Y49_N51
\STDP_module|PRE_reg_block|exp~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~194_combout\ = ( \STDP_module|PRE_reg_block|LessThan41~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	combout => \STDP_module|PRE_reg_block|exp~194_combout\);

-- Location: MLABCELL_X97_Y50_N42
\STDP_module|PRE_reg_block|exp~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~192_combout\ = ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan41~0_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & (!\STDP_module|PRE_reg_block|LessThan41~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000100010000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~192_combout\);

-- Location: LABCELL_X95_Y50_N30
\STDP_module|PRE_reg_block|LessThan53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan53~0_combout\ = ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan61~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|rounds~5_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((!\STDP_module|PRE_reg_block|Add12~9_sumout\))))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((!\STDP_module|PRE_reg_block|Add12~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~17_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~3_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (!\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & ((!\STDP_module|PRE_reg_block|Add12~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000000000000000000011011000110110001101100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan53~0_combout\);

-- Location: LABCELL_X96_Y48_N51
\STDP_module|PRE_reg_block|LessThan45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan45~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan53~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan45~2_combout\);

-- Location: LABCELL_X96_Y48_N15
\STDP_module|PRE_reg_block|LessThan41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan41~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ 
-- & (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~15_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|LessThan43~1_combout\ 
-- & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan41~1_combout\);

-- Location: LABCELL_X96_Y48_N48
\STDP_module|PRE_reg_block|LessThan43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan43~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan51~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan43~2_combout\);

-- Location: LABCELL_X96_Y48_N57
\STDP_module|PRE_reg_block|exp~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~195_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan45~2_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|LessThan41~1_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~195_combout\);

-- Location: LABCELL_X99_Y50_N30
\STDP_module|PRE_reg_block|LessThan45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan45~4_combout\ = ( !\STDP_module|PRE_reg_block|rounds~5_combout\ & ( ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[12]~6_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[13]~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[11]~7_combout\)))) ) ) # ( \STDP_module|PRE_reg_block|rounds~5_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Add12~45_sumout\ & (((\STDP_module|PRE_reg_block|Add12~41_sumout\ & ((\STDP_module|PRE_reg_block|Add12~37_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000011000000000000000000000000000000110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add12~45_sumout\,
	datab => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~41_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~37_sumout\,
	datag => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan45~4_combout\);

-- Location: MLABCELL_X97_Y51_N48
\STDP_module|PRE_reg_block|LessThan61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~8_combout\ = ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( ((\STDP_module|PRE_reg_block|Result~17_combout\ & ((!\STDP_module|PRE_reg_block|LessThan61~3_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan61~0_combout\)))) # (\STDP_module|PRE_reg_block|Result~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111101110101010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~8_combout\);

-- Location: LABCELL_X96_Y50_N6
\STDP_module|PRE_reg_block|exp~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~189_combout\ = ( \STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\) ) 
-- ) ) # ( \STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( !\STDP_module|PRE_reg_block|LessThan61~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|Result~15_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & \STDP_module|PRE_reg_block|LessThan62~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~189_combout\);

-- Location: LABCELL_X96_Y50_N21
\STDP_module|PRE_reg_block|exp~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~190_combout\ = ( \STDP_module|PRE_reg_block|exp~181_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan43~1_combout\) # ((!\STDP_module|PRE_reg_block|LessThan47~0_combout\) 
-- # ((!\STDP_module|PRE_reg_block|LessThan57~0_combout\) # (!\STDP_module|PRE_reg_block|Result~20_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~181_combout\ & ( !\STDP_module|PRE_reg_block|LessThan62~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~181_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~190_combout\);

-- Location: LABCELL_X96_Y50_N42
\STDP_module|PRE_reg_block|exp~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~191_combout\ = ( !\STDP_module|PRE_reg_block|exp~183_combout\ & ( (!\STDP_module|PRE_reg_block|exp~180_combout\ & ((!\STDP_module|PRE_reg_block|exp~189_combout\) # (!\STDP_module|PRE_reg_block|exp~190_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~189_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~190_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~183_combout\,
	combout => \STDP_module|PRE_reg_block|exp~191_combout\);

-- Location: MLABCELL_X97_Y49_N18
\STDP_module|PRE_reg_block|exp~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~197_combout\ = ( \STDP_module|PRE_reg_block|exp~195_combout\ & ( \STDP_module|PRE_reg_block|exp~191_combout\ & ( (!\STDP_module|PRE_reg_block|exp~196_combout\ & \STDP_module|PRE_reg_block|exp~194_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~195_combout\ & ( \STDP_module|PRE_reg_block|exp~191_combout\ & ( (!\STDP_module|PRE_reg_block|exp~192_combout\ & (((\STDP_module|PRE_reg_block|exp~188_combout\)))) # (\STDP_module|PRE_reg_block|exp~192_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~196_combout\ & ((\STDP_module|PRE_reg_block|exp~194_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~195_combout\ & ( !\STDP_module|PRE_reg_block|exp~191_combout\ & ( (!\STDP_module|PRE_reg_block|exp~196_combout\ & 
-- \STDP_module|PRE_reg_block|exp~194_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~195_combout\ & ( !\STDP_module|PRE_reg_block|exp~191_combout\ & ( (!\STDP_module|PRE_reg_block|exp~196_combout\ & (\STDP_module|PRE_reg_block|exp~194_combout\ & 
-- \STDP_module|PRE_reg_block|exp~192_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000010100000101000110011000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~196_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~188_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~194_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~192_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~195_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~191_combout\,
	combout => \STDP_module|PRE_reg_block|exp~197_combout\);

-- Location: MLABCELL_X97_Y49_N30
\STDP_module|PRE_reg_block|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~1_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~184_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~197_combout\)))) ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add13~2\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~184_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\))) # (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~197_combout\)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~184_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~197_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add13~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~2\);

-- Location: LABCELL_X93_Y49_N0
\STDP_module|PRE_reg_block|Add14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add13~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~1_sumout\ ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add14~46\ = CARRY(( \STDP_module|PRE_reg_block|Add13~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add9~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add14~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~46\);

-- Location: LABCELL_X89_Y47_N30
\STDP_module|PRE_reg_block|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~21_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|PRE_reg_block|REG[2][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add4~22\ = CARRY(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|PRE_reg_block|REG[2][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add4~23\ = SHARE((!STDP_patchPOSTneuron_DATA(0)) # (\STDP_module|PRE_reg_block|REG[2][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(0),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-5]~q\,
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add4~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~22\,
	shareout => \STDP_module|PRE_reg_block|Add4~23\);

-- Location: MLABCELL_X92_Y47_N57
\STDP_module|PRE_reg_block|REG~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG~0_combout\ = ( !\STDP_patchPOSTneuron~combout\ & ( \STDP_module|PRE_reg_block|TOP_LEVEL\(1) ) ) # ( \STDP_patchPOSTneuron~combout\ & ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(1) & ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(2) ) 
-- ) ) # ( !\STDP_patchPOSTneuron~combout\ & ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datae => \ALT_INV_STDP_patchPOSTneuron~combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	combout => \STDP_module|PRE_reg_block|REG~0_combout\);

-- Location: LABCELL_X93_Y47_N42
\STDP_module|PRE_reg_block|REG[2][-2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\ = ( \STDP_patchPREneuron~combout\ ) # ( !\STDP_patchPREneuron~combout\ & ( (\STDP_patchPOSTneuron~combout\ & ((\STDP_module|PRE_reg_block|TOP_LEVEL\(1)) # (\STDP_module|PRE_reg_block|TOP_LEVEL\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STDP_patchPOSTneuron~combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datad => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\);

-- Location: FF_X89_Y47_N32
\STDP_module|PRE_reg_block|REG[2][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~21_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][-5]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][-5]~q\);

-- Location: LABCELL_X89_Y47_N33
\STDP_module|PRE_reg_block|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[2][-4]~q\ $ (STDP_patchPOSTneuron_DATA(1)) ) + ( \STDP_module|PRE_reg_block|Add4~23\ ) + ( \STDP_module|PRE_reg_block|Add4~22\ ))
-- \STDP_module|PRE_reg_block|Add4~18\ = CARRY(( !\STDP_module|PRE_reg_block|REG[2][-4]~q\ $ (STDP_patchPOSTneuron_DATA(1)) ) + ( \STDP_module|PRE_reg_block|Add4~23\ ) + ( \STDP_module|PRE_reg_block|Add4~22\ ))
-- \STDP_module|PRE_reg_block|Add4~19\ = SHARE((\STDP_module|PRE_reg_block|REG[2][-4]~q\ & !STDP_patchPOSTneuron_DATA(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-4]~q\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(1),
	cin => \STDP_module|PRE_reg_block|Add4~22\,
	sharein => \STDP_module|PRE_reg_block|Add4~23\,
	sumout => \STDP_module|PRE_reg_block|Add4~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~18\,
	shareout => \STDP_module|PRE_reg_block|Add4~19\);

-- Location: MLABCELL_X88_Y47_N42
\STDP_module|PRE_reg_block|REG[2][-4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[2][-4]~feeder_combout\ = ( \STDP_module|PRE_reg_block|Add4~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add4~17_sumout\,
	combout => \STDP_module|PRE_reg_block|REG[2][-4]~feeder_combout\);

-- Location: FF_X88_Y47_N44
\STDP_module|PRE_reg_block|REG[2][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|REG[2][-4]~feeder_combout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][-4]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][-4]~q\);

-- Location: LABCELL_X89_Y47_N36
\STDP_module|PRE_reg_block|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~29_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|PRE_reg_block|REG[2][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~19\ ) + ( \STDP_module|PRE_reg_block|Add4~18\ ))
-- \STDP_module|PRE_reg_block|Add4~30\ = CARRY(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|PRE_reg_block|REG[2][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~19\ ) + ( \STDP_module|PRE_reg_block|Add4~18\ ))
-- \STDP_module|PRE_reg_block|Add4~31\ = SHARE((!STDP_patchPOSTneuron_DATA(2) & \STDP_module|PRE_reg_block|REG[2][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(2),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-3]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~18\,
	sharein => \STDP_module|PRE_reg_block|Add4~19\,
	sumout => \STDP_module|PRE_reg_block|Add4~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~30\,
	shareout => \STDP_module|PRE_reg_block|Add4~31\);

-- Location: FF_X89_Y47_N38
\STDP_module|PRE_reg_block|REG[2][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~29_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][-3]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][-3]~q\);

-- Location: LABCELL_X89_Y47_N39
\STDP_module|PRE_reg_block|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~37_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(3) $ (\STDP_module|PRE_reg_block|REG[2][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~31\ ) + ( \STDP_module|PRE_reg_block|Add4~30\ ))
-- \STDP_module|PRE_reg_block|Add4~38\ = CARRY(( !STDP_patchPOSTneuron_DATA(3) $ (\STDP_module|PRE_reg_block|REG[2][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~31\ ) + ( \STDP_module|PRE_reg_block|Add4~30\ ))
-- \STDP_module|PRE_reg_block|Add4~39\ = SHARE((!STDP_patchPOSTneuron_DATA(3) & \STDP_module|PRE_reg_block|REG[2][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(3),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-2]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~30\,
	sharein => \STDP_module|PRE_reg_block|Add4~31\,
	sumout => \STDP_module|PRE_reg_block|Add4~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~38\,
	shareout => \STDP_module|PRE_reg_block|Add4~39\);

-- Location: FF_X89_Y47_N41
\STDP_module|PRE_reg_block|REG[2][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~37_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][-2]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][-2]~q\);

-- Location: LABCELL_X89_Y47_N42
\STDP_module|PRE_reg_block|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~33_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|PRE_reg_block|REG[2][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~39\ ) + ( \STDP_module|PRE_reg_block|Add4~38\ ))
-- \STDP_module|PRE_reg_block|Add4~34\ = CARRY(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|PRE_reg_block|REG[2][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~39\ ) + ( \STDP_module|PRE_reg_block|Add4~38\ ))
-- \STDP_module|PRE_reg_block|Add4~35\ = SHARE((!STDP_patchPOSTneuron_DATA(4) & \STDP_module|PRE_reg_block|REG[2][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(4),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-1]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~38\,
	sharein => \STDP_module|PRE_reg_block|Add4~39\,
	sumout => \STDP_module|PRE_reg_block|Add4~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~34\,
	shareout => \STDP_module|PRE_reg_block|Add4~35\);

-- Location: FF_X89_Y47_N44
\STDP_module|PRE_reg_block|REG[2][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~33_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][-1]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][-1]~q\);

-- Location: LABCELL_X89_Y47_N45
\STDP_module|PRE_reg_block|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~25_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(5) $ (\STDP_module|PRE_reg_block|REG[2][0]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~35\ ) + ( \STDP_module|PRE_reg_block|Add4~34\ ))
-- \STDP_module|PRE_reg_block|Add4~26\ = CARRY(( !STDP_patchPOSTneuron_DATA(5) $ (\STDP_module|PRE_reg_block|REG[2][0]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~35\ ) + ( \STDP_module|PRE_reg_block|Add4~34\ ))
-- \STDP_module|PRE_reg_block|Add4~27\ = SHARE((!STDP_patchPOSTneuron_DATA(5) & \STDP_module|PRE_reg_block|REG[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_STDP_patchPOSTneuron_DATA(5),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][0]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~34\,
	sharein => \STDP_module|PRE_reg_block|Add4~35\,
	sumout => \STDP_module|PRE_reg_block|Add4~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~26\,
	shareout => \STDP_module|PRE_reg_block|Add4~27\);

-- Location: FF_X89_Y47_N47
\STDP_module|PRE_reg_block|REG[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~25_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][0]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][0]~q\);

-- Location: LABCELL_X89_Y47_N48
\STDP_module|PRE_reg_block|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~13_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|PRE_reg_block|REG[2][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~27\ ) + ( \STDP_module|PRE_reg_block|Add4~26\ ))
-- \STDP_module|PRE_reg_block|Add4~14\ = CARRY(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|PRE_reg_block|REG[2][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~27\ ) + ( \STDP_module|PRE_reg_block|Add4~26\ ))
-- \STDP_module|PRE_reg_block|Add4~15\ = SHARE((!STDP_patchPOSTneuron_DATA(6) & \STDP_module|PRE_reg_block|REG[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(6),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][1]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~26\,
	sharein => \STDP_module|PRE_reg_block|Add4~27\,
	sumout => \STDP_module|PRE_reg_block|Add4~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~14\,
	shareout => \STDP_module|PRE_reg_block|Add4~15\);

-- Location: FF_X89_Y47_N50
\STDP_module|PRE_reg_block|REG[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~13_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][1]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][1]~q\);

-- Location: LABCELL_X89_Y47_N51
\STDP_module|PRE_reg_block|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~9_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|PRE_reg_block|REG[2][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~15\ ) + ( \STDP_module|PRE_reg_block|Add4~14\ ))
-- \STDP_module|PRE_reg_block|Add4~10\ = CARRY(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|PRE_reg_block|REG[2][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~15\ ) + ( \STDP_module|PRE_reg_block|Add4~14\ ))
-- \STDP_module|PRE_reg_block|Add4~11\ = SHARE((!STDP_patchPOSTneuron_DATA(7) & \STDP_module|PRE_reg_block|REG[2][2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(7),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][2]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~14\,
	sharein => \STDP_module|PRE_reg_block|Add4~15\,
	sumout => \STDP_module|PRE_reg_block|Add4~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~10\,
	shareout => \STDP_module|PRE_reg_block|Add4~11\);

-- Location: FF_X89_Y47_N53
\STDP_module|PRE_reg_block|REG[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~9_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][2]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][2]~q\);

-- Location: LABCELL_X89_Y47_N54
\STDP_module|PRE_reg_block|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~5_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|PRE_reg_block|REG[2][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~11\ ) + ( \STDP_module|PRE_reg_block|Add4~10\ ))
-- \STDP_module|PRE_reg_block|Add4~6\ = CARRY(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|PRE_reg_block|REG[2][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~11\ ) + ( \STDP_module|PRE_reg_block|Add4~10\ ))
-- \STDP_module|PRE_reg_block|Add4~7\ = SHARE((!STDP_patchPOSTneuron_DATA(8) & \STDP_module|PRE_reg_block|REG[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(8),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~10\,
	sharein => \STDP_module|PRE_reg_block|Add4~11\,
	sumout => \STDP_module|PRE_reg_block|Add4~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add4~6\,
	shareout => \STDP_module|PRE_reg_block|Add4~7\);

-- Location: FF_X89_Y47_N56
\STDP_module|PRE_reg_block|REG[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~5_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][3]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][3]~q\);

-- Location: LABCELL_X89_Y47_N57
\STDP_module|PRE_reg_block|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add4~1_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(9) $ (\STDP_module|PRE_reg_block|REG[2][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add4~7\ ) + ( \STDP_module|PRE_reg_block|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add4~6\,
	sharein => \STDP_module|PRE_reg_block|Add4~7\,
	sumout => \STDP_module|PRE_reg_block|Add4~1_sumout\);

-- Location: FF_X89_Y47_N59
\STDP_module|PRE_reg_block|REG[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add4~1_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[1][4]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~0_combout\,
	ena => \STDP_module|PRE_reg_block|REG[2][-2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[2][4]~q\);

-- Location: MLABCELL_X88_Y47_N0
\STDP_module|PRE_reg_block|Add15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[2][-5]~q\ $ (!\STDP_module|POST_reg_block|POP_OUT\(0)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add15~22\ = CARRY(( !\STDP_module|PRE_reg_block|REG[2][-5]~q\ $ (!\STDP_module|POST_reg_block|POP_OUT\(0)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add15~23\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(0)) # (\STDP_module|PRE_reg_block|REG[2][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-5]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(0),
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add15~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~22\,
	shareout => \STDP_module|PRE_reg_block|Add15~23\);

-- Location: MLABCELL_X88_Y47_N3
\STDP_module|PRE_reg_block|Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[2][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add15~23\ ) + ( \STDP_module|PRE_reg_block|Add15~22\ ))
-- \STDP_module|PRE_reg_block|Add15~18\ = CARRY(( !\STDP_module|PRE_reg_block|REG[2][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add15~23\ ) + ( \STDP_module|PRE_reg_block|Add15~22\ ))
-- \STDP_module|PRE_reg_block|Add15~19\ = SHARE((\STDP_module|PRE_reg_block|REG[2][-4]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(1),
	cin => \STDP_module|PRE_reg_block|Add15~22\,
	sharein => \STDP_module|PRE_reg_block|Add15~23\,
	sumout => \STDP_module|PRE_reg_block|Add15~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~18\,
	shareout => \STDP_module|PRE_reg_block|Add15~19\);

-- Location: MLABCELL_X88_Y47_N6
\STDP_module|PRE_reg_block|Add15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~33_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(2) $ (\STDP_module|PRE_reg_block|REG[2][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~19\ ) + ( \STDP_module|PRE_reg_block|Add15~18\ ))
-- \STDP_module|PRE_reg_block|Add15~34\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(2) $ (\STDP_module|PRE_reg_block|REG[2][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~19\ ) + ( \STDP_module|PRE_reg_block|Add15~18\ ))
-- \STDP_module|PRE_reg_block|Add15~35\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(2) & \STDP_module|PRE_reg_block|REG[2][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(2),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-3]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~18\,
	sharein => \STDP_module|PRE_reg_block|Add15~19\,
	sumout => \STDP_module|PRE_reg_block|Add15~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~34\,
	shareout => \STDP_module|PRE_reg_block|Add15~35\);

-- Location: MLABCELL_X88_Y47_N9
\STDP_module|PRE_reg_block|Add15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[2][-2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(3)) ) + ( \STDP_module|PRE_reg_block|Add15~35\ ) + ( \STDP_module|PRE_reg_block|Add15~34\ ))
-- \STDP_module|PRE_reg_block|Add15~42\ = CARRY(( !\STDP_module|PRE_reg_block|REG[2][-2]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(3)) ) + ( \STDP_module|PRE_reg_block|Add15~35\ ) + ( \STDP_module|PRE_reg_block|Add15~34\ ))
-- \STDP_module|PRE_reg_block|Add15~43\ = SHARE((\STDP_module|PRE_reg_block|REG[2][-2]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-2]~q\,
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(3),
	cin => \STDP_module|PRE_reg_block|Add15~34\,
	sharein => \STDP_module|PRE_reg_block|Add15~35\,
	sumout => \STDP_module|PRE_reg_block|Add15~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~42\,
	shareout => \STDP_module|PRE_reg_block|Add15~43\);

-- Location: MLABCELL_X88_Y47_N12
\STDP_module|PRE_reg_block|Add15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~37_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(4) $ (\STDP_module|PRE_reg_block|REG[2][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~43\ ) + ( \STDP_module|PRE_reg_block|Add15~42\ ))
-- \STDP_module|PRE_reg_block|Add15~38\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(4) $ (\STDP_module|PRE_reg_block|REG[2][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~43\ ) + ( \STDP_module|PRE_reg_block|Add15~42\ ))
-- \STDP_module|PRE_reg_block|Add15~39\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(4) & \STDP_module|PRE_reg_block|REG[2][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(4),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][-1]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~42\,
	sharein => \STDP_module|PRE_reg_block|Add15~43\,
	sumout => \STDP_module|PRE_reg_block|Add15~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~38\,
	shareout => \STDP_module|PRE_reg_block|Add15~39\);

-- Location: MLABCELL_X88_Y47_N15
\STDP_module|PRE_reg_block|Add15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[2][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add15~39\ ) + ( \STDP_module|PRE_reg_block|Add15~38\ ))
-- \STDP_module|PRE_reg_block|Add15~30\ = CARRY(( !\STDP_module|PRE_reg_block|REG[2][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add15~39\ ) + ( \STDP_module|PRE_reg_block|Add15~38\ ))
-- \STDP_module|PRE_reg_block|Add15~31\ = SHARE((\STDP_module|PRE_reg_block|REG[2][0]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[2][0]~q\,
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(5),
	cin => \STDP_module|PRE_reg_block|Add15~38\,
	sharein => \STDP_module|PRE_reg_block|Add15~39\,
	sumout => \STDP_module|PRE_reg_block|Add15~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~30\,
	shareout => \STDP_module|PRE_reg_block|Add15~31\);

-- Location: MLABCELL_X88_Y47_N18
\STDP_module|PRE_reg_block|Add15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~25_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(6) $ (\STDP_module|PRE_reg_block|REG[2][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~31\ ) + ( \STDP_module|PRE_reg_block|Add15~30\ ))
-- \STDP_module|PRE_reg_block|Add15~26\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(6) $ (\STDP_module|PRE_reg_block|REG[2][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~31\ ) + ( \STDP_module|PRE_reg_block|Add15~30\ ))
-- \STDP_module|PRE_reg_block|Add15~27\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(6) & \STDP_module|PRE_reg_block|REG[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(6),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][1]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~30\,
	sharein => \STDP_module|PRE_reg_block|Add15~31\,
	sumout => \STDP_module|PRE_reg_block|Add15~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~26\,
	shareout => \STDP_module|PRE_reg_block|Add15~27\);

-- Location: MLABCELL_X88_Y47_N21
\STDP_module|PRE_reg_block|Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~13_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(7) $ (\STDP_module|PRE_reg_block|REG[2][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~27\ ) + ( \STDP_module|PRE_reg_block|Add15~26\ ))
-- \STDP_module|PRE_reg_block|Add15~14\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(7) $ (\STDP_module|PRE_reg_block|REG[2][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~27\ ) + ( \STDP_module|PRE_reg_block|Add15~26\ ))
-- \STDP_module|PRE_reg_block|Add15~15\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(7) & \STDP_module|PRE_reg_block|REG[2][2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(7),
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[2][2]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~26\,
	sharein => \STDP_module|PRE_reg_block|Add15~27\,
	sumout => \STDP_module|PRE_reg_block|Add15~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~14\,
	shareout => \STDP_module|PRE_reg_block|Add15~15\);

-- Location: MLABCELL_X88_Y47_N24
\STDP_module|PRE_reg_block|Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~9_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(8) $ (\STDP_module|PRE_reg_block|REG[2][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~15\ ) + ( \STDP_module|PRE_reg_block|Add15~14\ ))
-- \STDP_module|PRE_reg_block|Add15~10\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(8) $ (\STDP_module|PRE_reg_block|REG[2][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~15\ ) + ( \STDP_module|PRE_reg_block|Add15~14\ ))
-- \STDP_module|PRE_reg_block|Add15~11\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(8) & \STDP_module|PRE_reg_block|REG[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(8),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~14\,
	sharein => \STDP_module|PRE_reg_block|Add15~15\,
	sumout => \STDP_module|PRE_reg_block|Add15~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~10\,
	shareout => \STDP_module|PRE_reg_block|Add15~11\);

-- Location: MLABCELL_X88_Y47_N27
\STDP_module|PRE_reg_block|Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~5_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(9) $ (\STDP_module|PRE_reg_block|REG[2][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~11\ ) + ( \STDP_module|PRE_reg_block|Add15~10\ ))
-- \STDP_module|PRE_reg_block|Add15~6\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(9) $ (\STDP_module|PRE_reg_block|REG[2][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~11\ ) + ( \STDP_module|PRE_reg_block|Add15~10\ ))
-- \STDP_module|PRE_reg_block|Add15~7\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(9) & \STDP_module|PRE_reg_block|REG[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~10\,
	sharein => \STDP_module|PRE_reg_block|Add15~11\,
	sumout => \STDP_module|PRE_reg_block|Add15~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add15~6\,
	shareout => \STDP_module|PRE_reg_block|Add15~7\);

-- Location: MLABCELL_X88_Y47_N30
\STDP_module|PRE_reg_block|Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add15~1_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(9) $ (\STDP_module|PRE_reg_block|REG[2][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add15~7\ ) + ( \STDP_module|PRE_reg_block|Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[2][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add15~6\,
	sharein => \STDP_module|PRE_reg_block|Add15~7\,
	sumout => \STDP_module|PRE_reg_block|Add15~1_sumout\);

-- Location: MLABCELL_X88_Y45_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: MLABCELL_X88_Y45_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: MLABCELL_X88_Y45_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: MLABCELL_X88_Y45_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: MLABCELL_X88_Y45_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: MLABCELL_X88_Y45_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: MLABCELL_X88_Y45_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: MLABCELL_X88_Y45_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: MLABCELL_X88_Y45_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: MLABCELL_X88_Y45_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: MLABCELL_X88_Y45_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~41_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: MLABCELL_X88_Y45_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~37_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: MLABCELL_X88_Y45_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~29_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: MLABCELL_X88_Y45_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: MLABCELL_X88_Y45_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: MLABCELL_X88_Y45_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: MLABCELL_X88_Y45_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\STDP_module|PRE_reg_block|Add15~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add15~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: MLABCELL_X88_Y45_N51
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\);

-- Location: MLABCELL_X85_Y45_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~10\);

-- Location: MLABCELL_X85_Y45_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~18\);

-- Location: MLABCELL_X85_Y45_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~14\);

-- Location: MLABCELL_X85_Y45_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~6\ = CARRY(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~6\);

-- Location: MLABCELL_X85_Y45_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~6\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X84_Y45_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\);

-- Location: MLABCELL_X88_Y45_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LABCELL_X84_Y45_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X84_Y45_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~14\ 
-- ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X84_Y45_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X84_Y45_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~18\ = CARRY(( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X84_Y45_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\) ) + ( VCC 
-- ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X84_Y45_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~6\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X84_Y45_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77_combout\);

-- Location: MLABCELL_X85_Y45_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\);

-- Location: MLABCELL_X88_Y45_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~49_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\);

-- Location: LABCELL_X84_Y45_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\)))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\);

-- Location: LABCELL_X84_Y45_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X84_Y45_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X84_Y45_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X84_Y45_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X84_Y45_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~22\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X84_Y45_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~5_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~5_sumout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\))) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~22\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X84_Y45_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X83_Y45_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~36_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~36_combout\);

-- Location: LABCELL_X83_Y45_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~39_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~37_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[20]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LABCELL_X83_Y45_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78_combout\);

-- Location: LABCELL_X83_Y45_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LABCELL_X83_Y45_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60_combout\);

-- Location: LABCELL_X83_Y45_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: LABCELL_X83_Y45_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~22\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X83_Y45_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X83_Y45_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X83_Y45_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~60_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~59_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X83_Y45_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X83_Y45_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~39_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[27]~36_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~26\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X83_Y45_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X84_Y45_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~40_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~25_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~40_combout\);

-- Location: MLABCELL_X85_Y45_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~43_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~41_combout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~21_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[19]~42_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LABCELL_X83_Y45_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61_combout\);

-- Location: LABCELL_X83_Y45_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63_combout\);

-- Location: MLABCELL_X85_Y45_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~13_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~21_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64_combout\);

-- Location: LABCELL_X83_Y45_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\);

-- Location: LABCELL_X81_Y45_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~26\);

-- Location: LABCELL_X81_Y45_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~22\);

-- Location: LABCELL_X81_Y45_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~18\);

-- Location: LABCELL_X81_Y45_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~64_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~63_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~14\);

-- Location: LABCELL_X81_Y45_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~10\);

-- Location: LABCELL_X81_Y45_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~25_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~43_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[33]~40_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~6_cout\);

-- Location: LABCELL_X81_Y45_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X83_Y45_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~12_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~12_combout\);

-- Location: LABCELL_X84_Y45_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~14_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[25]~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~14_combout\);

-- Location: LABCELL_X81_Y45_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62_combout\);

-- Location: LABCELL_X83_Y45_N51
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~17_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65_combout\);

-- Location: LABCELL_X84_Y45_N51
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~17_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~25_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66_combout\);

-- Location: LABCELL_X81_Y45_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\);

-- Location: LABCELL_X81_Y45_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X81_Y45_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X81_Y45_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X81_Y45_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~66_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~65_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X81_Y45_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X81_Y45_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~14_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[39]~12_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X81_Y45_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X80_Y45_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~15_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~15_combout\);

-- Location: LABCELL_X79_Y45_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~17_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[31]~16_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~17_combout\);

-- Location: LABCELL_X80_Y45_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\);

-- Location: LABCELL_X81_Y45_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~17_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[37]~19_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\);

-- Location: LABCELL_X79_Y45_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68_combout\);

-- Location: LABCELL_X79_Y45_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69_combout\);

-- Location: LABCELL_X81_Y46_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~21_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\);

-- Location: LABCELL_X81_Y46_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\);

-- Location: LABCELL_X80_Y45_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X80_Y45_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X80_Y45_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~22\ = CARRY(( ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X80_Y45_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~69_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~68_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X80_Y45_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~10\ = CARRY(( ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X80_Y45_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~17_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[45]~15_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~6_cout\);

-- Location: LABCELL_X80_Y45_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X81_Y45_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~21_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[44]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~21_combout\);

-- Location: LABCELL_X80_Y45_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67_combout\);

-- Location: LABCELL_X81_Y46_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[42]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\);

-- Location: LABCELL_X80_Y45_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\);

-- Location: LABCELL_X80_Y45_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X80_Y45_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X80_Y45_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X80_Y45_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X80_Y45_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X80_Y45_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~21_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[51]~18_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~14\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X80_Y45_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X81_Y46_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~22_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~22_combout\);

-- Location: LABCELL_X81_Y46_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~24_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~17_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[43]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~24_combout\);

-- Location: LABCELL_X80_Y46_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70_combout\);

-- Location: LABCELL_X81_Y46_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~25_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75_combout\);

-- Location: LABCELL_X81_Y46_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~25_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~41_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: LABCELL_X79_Y46_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\);

-- Location: LABCELL_X80_Y46_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X80_Y46_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X80_Y46_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~22\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X80_Y46_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~76_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~75_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X80_Y46_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X80_Y46_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~24_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[57]~22_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~18\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X80_Y46_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X81_Y46_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~28_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~28_combout\);

-- Location: LABCELL_X81_Y46_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~32_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~29_combout\) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[49]~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000011111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~32_combout\);

-- Location: LABCELL_X80_Y46_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74_combout\);

-- Location: LABCELL_X81_Y46_N51
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71_combout\);

-- Location: LABCELL_X81_Y46_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~33_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72_combout\);

-- Location: LABCELL_X80_Y46_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\);

-- Location: LABCELL_X80_Y46_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X80_Y46_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X80_Y46_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X80_Y46_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~72_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~71_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X80_Y46_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X80_Y46_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~32_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[63]~28_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~26\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X80_Y46_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X79_Y47_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~33_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~25_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~33_combout\);

-- Location: LABCELL_X79_Y47_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~35_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~25_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[55]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~35_combout\);

-- Location: LABCELL_X79_Y47_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73_combout\);

-- Location: LABCELL_X79_Y47_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44_combout\);

-- Location: LABCELL_X79_Y47_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~1_sumout\ 
-- & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~9_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45_combout\);

-- Location: LABCELL_X79_Y47_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\);

-- Location: LABCELL_X79_Y47_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~22\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X79_Y47_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~22\ 
-- ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X79_Y47_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X79_Y47_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~45_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~44_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X79_Y47_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X79_Y47_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~35_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[69]~33_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~26\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X79_Y47_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X79_Y47_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~25_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~25_combout\);

-- Location: LABCELL_X79_Y47_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~27_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~21_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[61]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~27_combout\);

-- Location: LABCELL_X80_Y47_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46_combout\);

-- Location: LABCELL_X81_Y46_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48_combout\);

-- Location: LABCELL_X81_Y46_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~13_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49_combout\);

-- Location: LABCELL_X79_Y47_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\))) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\);

-- Location: LABCELL_X80_Y47_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X80_Y47_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X80_Y47_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X80_Y47_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~49_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~48_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X80_Y47_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X80_Y47_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~27_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[75]~25_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X80_Y47_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X79_Y47_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~0_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~0_combout\);

-- Location: LABCELL_X80_Y47_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~2_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[67]~1_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~2_combout\);

-- Location: LABCELL_X80_Y47_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47_combout\);

-- Location: LABCELL_X79_Y47_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51_combout\);

-- Location: LABCELL_X79_Y47_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~17_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52_combout\);

-- Location: LABCELL_X80_Y47_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\);

-- Location: LABCELL_X80_Y47_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X80_Y47_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X80_Y47_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X80_Y47_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~52_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~51_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X80_Y47_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X80_Y47_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[81]~0_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X80_Y47_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X81_Y47_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~3_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~3_combout\);

-- Location: LABCELL_X81_Y47_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~5_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~13_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[73]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~5_combout\);

-- Location: LABCELL_X81_Y47_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50_combout\);

-- Location: LABCELL_X81_Y47_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54_combout\);

-- Location: LABCELL_X81_Y47_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~13_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~21_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55_combout\);

-- Location: LABCELL_X81_Y47_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\);

-- Location: LABCELL_X81_Y47_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X81_Y47_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( GND ) + ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~22\ = CARRY(( GND ) + ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X81_Y47_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X81_Y47_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~55_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~54_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X81_Y47_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X81_Y47_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~5_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[87]~3_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X81_Y47_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X81_Y47_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~6_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~6_combout\);

-- Location: LABCELL_X83_Y47_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~8_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~17_sumout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[79]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~8_combout\);

-- Location: LABCELL_X83_Y47_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53_combout\);

-- Location: LABCELL_X81_Y46_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79_combout\);

-- Location: LABCELL_X81_Y47_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~53_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~25_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80_combout\);

-- Location: LABCELL_X81_Y47_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~25_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\);

-- Location: LABCELL_X83_Y47_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X83_Y47_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X83_Y47_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X83_Y47_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~80_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~79_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X83_Y47_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X83_Y47_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~8_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[93]~6_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~10\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X83_Y47_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X83_Y47_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~9_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~9_combout\);

-- Location: LABCELL_X83_Y47_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~11_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~17_sumout\))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[85]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~11_combout\);

-- Location: LABCELL_X81_Y47_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~56_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~56_combout\);

-- Location: LABCELL_X81_Y47_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~58_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[91]~57_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~58_combout\);

-- Location: LABCELL_X83_Y47_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[104]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[104]~82_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[97]~81_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[104]~82_combout\);

-- Location: LABCELL_X81_Y47_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~83_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~83_combout\);

-- Location: LABCELL_X81_Y46_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~84_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~61_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~84_combout\);

-- Location: MLABCELL_X85_Y47_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[102]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[102]~85_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[102]~85_combout\);

-- Location: LABCELL_X83_Y47_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~22_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[102]~85_combout\ ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => GND,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~22_cout\);

-- Location: LABCELL_X83_Y47_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~84_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[96]~83_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~22_cout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~18_cout\);

-- Location: LABCELL_X83_Y47_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[104]~82_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~18_cout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~14_cout\);

-- Location: LABCELL_X83_Y47_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~13_sumout\)))) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~58_combout\)) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[98]~56_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~14_cout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~10_cout\);

-- Location: LABCELL_X83_Y47_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~11_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|StageOut[99]~9_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~10_cout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X83_Y47_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X84_Y47_N0
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X84_Y47_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X84_Y47_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X84_Y47_N9
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~6\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X84_Y47_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~38\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~38\);

-- Location: LABCELL_X84_Y47_N15
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~46\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~46\);

-- Location: LABCELL_X84_Y47_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~46\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~42\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~46\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~42\);

-- Location: LABCELL_X84_Y47_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~34\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X84_Y47_N24
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~30\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X84_Y47_N27
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X84_Y47_N30
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~22\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X84_Y47_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~58\);

-- Location: LABCELL_X84_Y47_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~54\);

-- Location: LABCELL_X84_Y47_N39
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~50\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~50\);

-- Location: LABCELL_X84_Y47_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~50\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~62\);

-- Location: LABCELL_X84_Y47_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~70\);

-- Location: LABCELL_X84_Y47_N48
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~65_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~66\ = CARRY(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~66\);

-- Location: LABCELL_X84_Y47_N51
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~1_sumout\);

-- Location: LABCELL_X84_Y46_N54
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~1_sumout\ & ( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\);

-- Location: MLABCELL_X85_Y46_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~65_sumout\ & ( \STDP_module|PRE_reg_block|Add15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\);

-- Location: MLABCELL_X85_Y46_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~69_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\);

-- Location: MLABCELL_X85_Y47_N57
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ( (\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~61_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\);

-- Location: MLABCELL_X85_Y47_N12
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\);

-- Location: MLABCELL_X85_Y47_N33
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_16~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Add15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\);

-- Location: MLABCELL_X85_Y47_N3
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Add15~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_17~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~57_sumout\ & ( !\STDP_module|PRE_reg_block|Add15~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000011111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\);

-- Location: LABCELL_X83_Y48_N21
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Add15~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_18~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~21_sumout\ & ( !\STDP_module|PRE_reg_block|Add15~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\);

-- Location: LABCELL_X83_Y46_N6
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\);

-- Location: MLABCELL_X85_Y47_N18
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_3~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\);

-- Location: MLABCELL_X85_Y47_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10_combout\);

-- Location: LABCELL_X84_Y46_N51
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11_combout\);

-- Location: LABCELL_X83_Y46_N36
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12_combout\);

-- Location: LABCELL_X83_Y46_N42
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\);

-- Location: LABCELL_X83_Y46_N45
\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\);

-- Location: LABCELL_X84_Y46_N0
\STDP_module|PRE_reg_block|Add17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add17~34\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add17~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~34\);

-- Location: LABCELL_X84_Y46_N3
\STDP_module|PRE_reg_block|Add17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~34\ ))
-- \STDP_module|PRE_reg_block|Add17~30\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~34\,
	sumout => \STDP_module|PRE_reg_block|Add17~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~30\);

-- Location: LABCELL_X84_Y46_N6
\STDP_module|PRE_reg_block|Add17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~30\ ))
-- \STDP_module|PRE_reg_block|Add17~26\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[5]~12_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~30\,
	sumout => \STDP_module|PRE_reg_block|Add17~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~26\);

-- Location: LABCELL_X84_Y46_N9
\STDP_module|PRE_reg_block|Add17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~26\ ))
-- \STDP_module|PRE_reg_block|Add17~22\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[6]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~26\,
	sumout => \STDP_module|PRE_reg_block|Add17~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~22\);

-- Location: LABCELL_X84_Y46_N12
\STDP_module|PRE_reg_block|Add17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~22\ ))
-- \STDP_module|PRE_reg_block|Add17~18\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[7]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~22\,
	sumout => \STDP_module|PRE_reg_block|Add17~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~18\);

-- Location: LABCELL_X84_Y46_N15
\STDP_module|PRE_reg_block|Add17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~18\ ))
-- \STDP_module|PRE_reg_block|Add17~14\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~18\,
	sumout => \STDP_module|PRE_reg_block|Add17~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~14\);

-- Location: LABCELL_X84_Y46_N18
\STDP_module|PRE_reg_block|Add17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~14\ ))
-- \STDP_module|PRE_reg_block|Add17~10\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~14\,
	sumout => \STDP_module|PRE_reg_block|Add17~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~10\);

-- Location: LABCELL_X84_Y46_N21
\STDP_module|PRE_reg_block|Add17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~10\ ))
-- \STDP_module|PRE_reg_block|Add17~6\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~10\,
	sumout => \STDP_module|PRE_reg_block|Add17~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~6\);

-- Location: LABCELL_X84_Y46_N24
\STDP_module|PRE_reg_block|Add17~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~6\ ))
-- \STDP_module|PRE_reg_block|Add17~42\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~6\,
	sumout => \STDP_module|PRE_reg_block|Add17~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~42\);

-- Location: LABCELL_X84_Y46_N27
\STDP_module|PRE_reg_block|Add17~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~42\ ))
-- \STDP_module|PRE_reg_block|Add17~46\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~42\,
	sumout => \STDP_module|PRE_reg_block|Add17~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~46\);

-- Location: LABCELL_X84_Y46_N30
\STDP_module|PRE_reg_block|Add17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~46\ ))
-- \STDP_module|PRE_reg_block|Add17~38\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~46\,
	sumout => \STDP_module|PRE_reg_block|Add17~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~38\);

-- Location: LABCELL_X84_Y46_N33
\STDP_module|PRE_reg_block|Add17~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~38\ ))
-- \STDP_module|PRE_reg_block|Add17~54\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~38\,
	sumout => \STDP_module|PRE_reg_block|Add17~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~54\);

-- Location: LABCELL_X84_Y46_N36
\STDP_module|PRE_reg_block|Add17~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~54\ ))
-- \STDP_module|PRE_reg_block|Add17~58\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~54\,
	sumout => \STDP_module|PRE_reg_block|Add17~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~58\);

-- Location: LABCELL_X84_Y46_N39
\STDP_module|PRE_reg_block|Add17~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~58\ ))
-- \STDP_module|PRE_reg_block|Add17~62\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~58\,
	sumout => \STDP_module|PRE_reg_block|Add17~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~62\);

-- Location: LABCELL_X84_Y46_N42
\STDP_module|PRE_reg_block|Add17~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~62\ ))
-- \STDP_module|PRE_reg_block|Add17~50\ = CARRY(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~62\,
	sumout => \STDP_module|PRE_reg_block|Add17~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Add17~50\);

-- Location: LABCELL_X84_Y46_N45
\STDP_module|PRE_reg_block|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add17~1_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add17~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add17~50\,
	sumout => \STDP_module|PRE_reg_block|Add17~1_sumout\);

-- Location: LABCELL_X83_Y47_N51
\STDP_module|PRE_reg_block|rounds~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~0_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_8~1_sumout\) # (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_11~1_sumout\)))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_9~1_sumout\ & !\STDP_module|PRE_reg_block|Add15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~0_combout\);

-- Location: LABCELL_X84_Y47_N54
\STDP_module|PRE_reg_block|rounds~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~1_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ & ( ((\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\)) # (\STDP_module|PRE_reg_block|rounds~0_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ & ( ((\STDP_module|PRE_reg_block|Add15~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\)) # (\STDP_module|PRE_reg_block|rounds~0_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ & ( ((\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\)) # (\STDP_module|PRE_reg_block|rounds~0_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~13_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~5_sumout\ & ( ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~9_sumout\ & (\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~17_sumout\))) # (\STDP_module|PRE_reg_block|rounds~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110011111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~0_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~1_combout\);

-- Location: LABCELL_X84_Y46_N48
\STDP_module|PRE_reg_block|Result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~0_combout\ = ( \STDP_module|PRE_reg_block|rounds~1_combout\ & ( \STDP_module|PRE_reg_block|Add17~1_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|rounds~1_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	combout => \STDP_module|PRE_reg_block|Result~0_combout\);

-- Location: LABCELL_X84_Y48_N9
\STDP_module|PRE_reg_block|Result~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~6_combout\ = ( \STDP_module|PRE_reg_block|Add17~53_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~1_combout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~53_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~6_combout\);

-- Location: LABCELL_X84_Y46_N57
\STDP_module|PRE_reg_block|Result~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~5_combout\ = ( \STDP_module|PRE_reg_block|Add17~49_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\) # (\STDP_module|PRE_reg_block|rounds~1_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~49_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~5_combout\);

-- Location: MLABCELL_X85_Y47_N42
\STDP_module|PRE_reg_block|Result~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~4_combout\ = ( \STDP_module|PRE_reg_block|Add17~37_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~1_combout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~37_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~4_combout\);

-- Location: MLABCELL_X85_Y47_N30
\STDP_module|PRE_reg_block|LessThan72~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan72~0_combout\ = ( \STDP_module|PRE_reg_block|Add17~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((\STDP_module|PRE_reg_block|Add17~45_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add17~41_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ & (!\STDP_module|PRE_reg_block|rounds~1_combout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100001101110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~41_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan72~0_combout\);

-- Location: MLABCELL_X85_Y46_N0
\STDP_module|PRE_reg_block|LessThan72~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan72~1_combout\ = ( \STDP_module|PRE_reg_block|Add17~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((\STDP_module|PRE_reg_block|Add17~57_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add17~61_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001000011110001000100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan72~1_combout\);

-- Location: LABCELL_X83_Y46_N9
\STDP_module|PRE_reg_block|LessThan90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~0_combout\ = ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_5~1_sumout\)))) # (\STDP_module|PRE_reg_block|Add15~1_sumout\ & 
-- (((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~41_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110010010100000111001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~0_combout\);

-- Location: LABCELL_X83_Y46_N24
\STDP_module|PRE_reg_block|LessThan90~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~1_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan90~0_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[4]~3_combout\ & ((!\STDP_module|PRE_reg_block|Add15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Add15~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~1_combout\);

-- Location: MLABCELL_X85_Y48_N6
\STDP_module|PRE_reg_block|LessThan90~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~2_combout\ = ( \STDP_module|PRE_reg_block|Add17~25_sumout\ & ( \STDP_module|PRE_reg_block|Add17~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & \STDP_module|PRE_reg_block|LessThan90~1_combout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Add17~25_sumout\ & ( \STDP_module|PRE_reg_block|Add17~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & \STDP_module|PRE_reg_block|LessThan90~1_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add17~25_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add17~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & \STDP_module|PRE_reg_block|LessThan90~1_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add17~29_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|LessThan90~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((!\STDP_module|PRE_reg_block|Add17~33_sumout\ & !\STDP_module|PRE_reg_block|Add17~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~21_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~29_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~2_combout\);

-- Location: MLABCELL_X85_Y48_N15
\STDP_module|PRE_reg_block|Result~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~3_combout\ = ( \STDP_module|PRE_reg_block|Add17~13_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~1_combout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~3_combout\);

-- Location: LABCELL_X83_Y46_N39
\STDP_module|PRE_reg_block|Result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~2_combout\ = ( \STDP_module|PRE_reg_block|Add17~9_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~1_combout\) # (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~2_combout\);

-- Location: LABCELL_X83_Y48_N36
\STDP_module|PRE_reg_block|Result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~1_combout\ = ( \STDP_module|PRE_reg_block|rounds~1_combout\ & ( \STDP_module|PRE_reg_block|Add17~5_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|rounds~1_combout\ & ( \STDP_module|PRE_reg_block|Add17~5_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|rounds~1_combout\ & ( !\STDP_module|PRE_reg_block|Add17~5_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[10]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~1_combout\);

-- Location: LABCELL_X86_Y48_N30
\STDP_module|PRE_reg_block|LessThan66~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan66~0_combout\ = ( !\STDP_module|PRE_reg_block|Result~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~3_combout\) # ((\STDP_module|PRE_reg_block|LessThan90~2_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add17~17_sumout\) # (!\STDP_module|PRE_reg_block|rounds~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan66~0_combout\);

-- Location: LABCELL_X86_Y48_N54
\STDP_module|PRE_reg_block|LessThan66~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan66~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan66~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~4_combout\ & \STDP_module|PRE_reg_block|LessThan72~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan66~1_combout\);

-- Location: MLABCELL_X85_Y47_N21
\STDP_module|PRE_reg_block|exp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~0_combout\ = ( \STDP_module|PRE_reg_block|Add17~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ & 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add17~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add17~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010110000000110101011000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~53_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~37_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~0_combout\);

-- Location: MLABCELL_X85_Y48_N36
\STDP_module|PRE_reg_block|LessThan86~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan86~0_combout\ = ( \STDP_module|PRE_reg_block|Add17~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan90~2_combout\)))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((\STDP_module|PRE_reg_block|Add17~9_sumout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ((!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((\STDP_module|PRE_reg_block|Add17~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100111000000000010011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan86~0_combout\);

-- Location: LABCELL_X83_Y50_N48
\STDP_module|PRE_reg_block|LessThan88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan88~0_combout\ = ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( \STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( 
-- \STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( !\STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( !\STDP_module|PRE_reg_block|Result~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan90~2_combout\) # ((\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- \STDP_module|PRE_reg_block|Add17~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101011000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan88~0_combout\);

-- Location: MLABCELL_X85_Y47_N54
\STDP_module|PRE_reg_block|exp~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~1_combout\ = ( \STDP_module|PRE_reg_block|Add17~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ & (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add17~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add17~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001110000000101100111000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~41_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~1_combout\);

-- Location: LABCELL_X84_Y48_N42
\STDP_module|PRE_reg_block|exp~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~2_combout\ = ( \STDP_module|PRE_reg_block|Add17~61_sumout\ & ( \STDP_module|PRE_reg_block|exp~1_combout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & 
-- (!\STDP_module|PRE_reg_block|rounds~1_combout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~61_sumout\ & ( \STDP_module|PRE_reg_block|exp~1_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\)))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|Add17~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111000001100001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~2_combout\);

-- Location: LABCELL_X84_Y48_N24
\STDP_module|PRE_reg_block|exp~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~5_combout\ = ( !\STDP_module|PRE_reg_block|Result~5_combout\ & ( \STDP_module|PRE_reg_block|exp~2_combout\ & ( (\STDP_module|PRE_reg_block|exp~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan88~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~1_combout\) # (\STDP_module|PRE_reg_block|LessThan86~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~5_combout\);

-- Location: LABCELL_X84_Y50_N39
\STDP_module|PRE_reg_block|LessThan76~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan76~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~1_combout\ & ((!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((\STDP_module|PRE_reg_block|Add17~37_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001110000000001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~37_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan76~0_combout\);

-- Location: LABCELL_X84_Y48_N39
\STDP_module|PRE_reg_block|exp~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~9_combout\ = ( \STDP_module|PRE_reg_block|Result~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan76~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|LessThan86~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~9_combout\);

-- Location: MLABCELL_X85_Y46_N30
\STDP_module|PRE_reg_block|exp~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~3_combout\ = ( \STDP_module|PRE_reg_block|Add17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add17~49_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010110100000111101011010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~3_combout\);

-- Location: MLABCELL_X85_Y48_N24
\STDP_module|PRE_reg_block|LessThan91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan91~0_combout\ = ( \STDP_module|PRE_reg_block|Add17~17_sumout\ & ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\ & ((\STDP_module|PRE_reg_block|Result~3_combout\)))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((\STDP_module|PRE_reg_block|Add17~9_sumout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add17~17_sumout\ & ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~3_combout\ & ((!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((\STDP_module|PRE_reg_block|Add17~9_sumout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|Add17~17_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- ((\STDP_module|PRE_reg_block|Add17~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~17_sumout\ & ( !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((\STDP_module|PRE_reg_block|Add17~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan91~0_combout\);

-- Location: LABCELL_X84_Y49_N21
\STDP_module|PRE_reg_block|exp~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~4_combout\ = ( \STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( \STDP_module|PRE_reg_block|exp~2_combout\ & ( (\STDP_module|PRE_reg_block|exp~0_combout\ & (!\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan86~0_combout\ & \STDP_module|PRE_reg_block|exp~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~4_combout\);

-- Location: MLABCELL_X85_Y46_N42
\STDP_module|PRE_reg_block|exp~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~6_combout\ = ( \STDP_module|PRE_reg_block|Add17~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~1_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add17~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((!\STDP_module|PRE_reg_block|Add17~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011110000100010001111000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~6_combout\);

-- Location: LABCELL_X84_Y49_N0
\STDP_module|PRE_reg_block|exp~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~7_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~2_combout\ & (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Add17~17_sumout\ & \STDP_module|PRE_reg_block|Result~3_combout\))) # (\STDP_module|PRE_reg_block|Result~2_combout\ & (!\STDP_module|PRE_reg_block|Result~3_combout\ & ((!\STDP_module|PRE_reg_block|rounds~1_combout\) # 
-- (!\STDP_module|PRE_reg_block|Add17~17_sumout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~2_combout\ & 
-- \STDP_module|PRE_reg_block|Result~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~7_combout\);

-- Location: LABCELL_X84_Y49_N48
\STDP_module|PRE_reg_block|exp~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~8_combout\ = ( \STDP_module|PRE_reg_block|exp~7_combout\ & ( !\STDP_module|PRE_reg_block|Result~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|exp~0_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~1_combout\ & \STDP_module|PRE_reg_block|exp~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~8_combout\);

-- Location: LABCELL_X84_Y50_N36
\STDP_module|PRE_reg_block|exp~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~10_combout\ = ( \STDP_module|PRE_reg_block|Add17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((\STDP_module|PRE_reg_block|Add17~49_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Add17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~10_combout\);

-- Location: LABCELL_X84_Y50_N0
\STDP_module|PRE_reg_block|LessThan74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan74~0_combout\ = ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( \STDP_module|PRE_reg_block|Add17~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\)))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (((\STDP_module|PRE_reg_block|Add17~57_sumout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( !\STDP_module|PRE_reg_block|Add17~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000000000000000000000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan74~0_combout\);

-- Location: LABCELL_X83_Y46_N0
\STDP_module|PRE_reg_block|LessThan90~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~3_combout\ = ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ & ( \STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~33_sumout\ & ( (!\STDP_module|PRE_reg_block|Add15~1_sumout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|op_7~1_sumout\))) # (\STDP_module|PRE_reg_block|Add15~1_sumout\ & (((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|op_1~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000010000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add15~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	datae => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~3_combout\);

-- Location: LABCELL_X81_Y46_N30
\STDP_module|PRE_reg_block|LessThan90~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~4_combout\ = ( \STDP_module|PRE_reg_block|Add17~33_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan90~0_combout\ & (!\STDP_module|PRE_reg_block|rounds~1_combout\ & \STDP_module|PRE_reg_block|LessThan90~3_combout\)) ) 
-- ) # ( !\STDP_module|PRE_reg_block|Add17~33_sumout\ & ( ((\STDP_module|PRE_reg_block|LessThan90~0_combout\ & \STDP_module|PRE_reg_block|LessThan90~3_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~33_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~4_combout\);

-- Location: LABCELL_X81_Y46_N12
\STDP_module|PRE_reg_block|LessThan90~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~5_combout\ = ( \STDP_module|PRE_reg_block|Add17~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan90~4_combout\ & ( !\STDP_module|PRE_reg_block|rounds~1_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~21_sumout\ 
-- & ( \STDP_module|PRE_reg_block|LessThan90~4_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\) # ((!\STDP_module|PRE_reg_block|Add17~29_sumout\ & (!\STDP_module|PRE_reg_block|Add17~17_sumout\ & !\STDP_module|PRE_reg_block|Add17~25_sumout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add17~29_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~25_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~4_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~5_combout\);

-- Location: LABCELL_X83_Y46_N12
\STDP_module|PRE_reg_block|LessThan74~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan74~1_combout\ = ( \STDP_module|PRE_reg_block|Result~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~1_combout\ & (((!\STDP_module|PRE_reg_block|LessThan90~5_combout\ 
-- & \STDP_module|PRE_reg_block|Result~3_combout\)) # (\STDP_module|PRE_reg_block|Result~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan74~1_combout\);

-- Location: LABCELL_X84_Y50_N42
\STDP_module|PRE_reg_block|exp~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~11_combout\ = ( \STDP_module|PRE_reg_block|LessThan74~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( (\STDP_module|PRE_reg_block|exp~10_combout\ & ((!\STDP_module|PRE_reg_block|LessThan91~0_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan86~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan76~0_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan74~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan91~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan86~0_combout\ & (\STDP_module|PRE_reg_block|exp~10_combout\ & \STDP_module|PRE_reg_block|LessThan76~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~10_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~11_combout\);

-- Location: LABCELL_X84_Y48_N3
\STDP_module|PRE_reg_block|exp~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~12_combout\ = ( !\STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & (\STDP_module|PRE_reg_block|exp~2_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|exp~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~12_combout\);

-- Location: LABCELL_X84_Y49_N30
\STDP_module|PRE_reg_block|exp~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~13_combout\ = ( !\STDP_module|PRE_reg_block|exp~11_combout\ & ( !\STDP_module|PRE_reg_block|exp~12_combout\ & ( (!\STDP_module|PRE_reg_block|exp~9_combout\ & (((!\STDP_module|PRE_reg_block|exp~5_combout\ & 
-- \STDP_module|PRE_reg_block|exp~8_combout\)) # (\STDP_module|PRE_reg_block|exp~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~11_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~12_combout\,
	combout => \STDP_module|PRE_reg_block|exp~13_combout\);

-- Location: LABCELL_X84_Y50_N12
\STDP_module|PRE_reg_block|exp~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~23_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( \STDP_module|PRE_reg_block|Result~4_combout\ & ( (\STDP_module|PRE_reg_block|Result~1_combout\ & (((!\STDP_module|PRE_reg_block|LessThan90~5_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~2_combout\)) # (\STDP_module|PRE_reg_block|Result~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	combout => \STDP_module|PRE_reg_block|exp~23_combout\);

-- Location: LABCELL_X84_Y48_N48
\STDP_module|PRE_reg_block|LessThan70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan70~0_combout\ = ( \STDP_module|PRE_reg_block|Result~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( ((\STDP_module|PRE_reg_block|Result~3_combout\ & (\STDP_module|PRE_reg_block|Result~2_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan90~5_combout\))) # (\STDP_module|PRE_reg_block|Result~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan70~0_combout\);

-- Location: MLABCELL_X85_Y50_N3
\STDP_module|PRE_reg_block|exp~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~24_combout\ = ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|LessThan70~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|Result~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~24_combout\);

-- Location: LABCELL_X83_Y49_N30
\STDP_module|PRE_reg_block|LessThan82~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan82~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((!\STDP_module|PRE_reg_block|Add17~9_sumout\ & !\STDP_module|PRE_reg_block|Add17~17_sumout\)))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((!\STDP_module|PRE_reg_block|Add17~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((!\STDP_module|PRE_reg_block|Add17~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000110110001101100000000000000000001101100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan82~0_combout\);

-- Location: LABCELL_X84_Y50_N48
\STDP_module|PRE_reg_block|LessThan74~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan74~4_combout\ = ( !\STDP_module|PRE_reg_block|rounds~1_combout\ & ( (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[11]~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[13]~5_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[12]~6_combout\))) ) ) # ( \STDP_module|PRE_reg_block|rounds~1_combout\ & ( 
-- (((\STDP_module|PRE_reg_block|Add17~41_sumout\ & (\STDP_module|PRE_reg_block|Add17~37_sumout\ & \STDP_module|PRE_reg_block|Add17~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000000000000000000001000000010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~41_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~37_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~45_sumout\,
	datag => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan74~4_combout\);

-- Location: MLABCELL_X85_Y48_N0
\STDP_module|PRE_reg_block|exp~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~18_combout\ = ( \STDP_module|PRE_reg_block|LessThan74~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan82~0_combout\) # (\STDP_module|PRE_reg_block|LessThan91~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~18_combout\);

-- Location: MLABCELL_X85_Y48_N54
\STDP_module|PRE_reg_block|exp~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~19_combout\ = ( \STDP_module|PRE_reg_block|exp~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan76~0_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan86~0_combout\) # ((!\STDP_module|PRE_reg_block|Result~6_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan91~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~10_combout\ & ( !\STDP_module|PRE_reg_block|LessThan76~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~19_combout\);

-- Location: MLABCELL_X85_Y48_N12
\STDP_module|PRE_reg_block|exp~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~20_combout\ = ( !\STDP_module|PRE_reg_block|exp~12_combout\ & ( (!\STDP_module|PRE_reg_block|exp~9_combout\ & ((!\STDP_module|PRE_reg_block|exp~18_combout\) # (!\STDP_module|PRE_reg_block|exp~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~18_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~12_combout\,
	combout => \STDP_module|PRE_reg_block|exp~20_combout\);

-- Location: LABCELL_X84_Y50_N54
\STDP_module|PRE_reg_block|LessThan66~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan66~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( \STDP_module|PRE_reg_block|Result~4_combout\ & ( (((\STDP_module|PRE_reg_block|Result~3_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan90~5_combout\)) # (\STDP_module|PRE_reg_block|Result~2_combout\)) # (\STDP_module|PRE_reg_block|Result~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan66~2_combout\);

-- Location: MLABCELL_X85_Y47_N36
\STDP_module|PRE_reg_block|exp~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~21_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~5_combout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~1_combout\) # (\STDP_module|PRE_reg_block|Result~2_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan90~5_combout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~4_combout\ & (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & ((\STDP_module|PRE_reg_block|Result~1_combout\) # (\STDP_module|PRE_reg_block|Result~2_combout\)))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan90~5_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & \STDP_module|PRE_reg_block|LessThan72~0_combout\)) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan90~5_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & ((\STDP_module|PRE_reg_block|Result~1_combout\) 
-- # (\STDP_module|PRE_reg_block|Result~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000000001100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	combout => \STDP_module|PRE_reg_block|exp~21_combout\);

-- Location: LABCELL_X83_Y50_N0
\STDP_module|PRE_reg_block|exp~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~22_combout\ = ( !\STDP_module|PRE_reg_block|exp~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan70~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & \STDP_module|PRE_reg_block|LessThan66~2_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan70~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|LessThan74~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan70~0_combout\ 
-- & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & \STDP_module|PRE_reg_block|LessThan66~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010000000100000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~22_combout\);

-- Location: MLABCELL_X85_Y50_N42
\STDP_module|PRE_reg_block|exp~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~26_combout\ = ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & (!\STDP_module|PRE_reg_block|LessThan70~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan74~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan70~0_combout\ & \STDP_module|PRE_reg_block|LessThan74~0_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~21_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|LessThan74~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~26_combout\);

-- Location: LABCELL_X83_Y46_N18
\STDP_module|PRE_reg_block|LessThan90~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~6_combout\ = ( \STDP_module|PRE_reg_block|Add17~25_sumout\ & ( \STDP_module|PRE_reg_block|Add17~29_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan90~3_combout\ & (\STDP_module|PRE_reg_block|LessThan90~0_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~25_sumout\ & ( \STDP_module|PRE_reg_block|Add17~29_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan90~3_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan90~0_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Add17~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add17~29_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan90~3_combout\ & (\STDP_module|PRE_reg_block|LessThan90~0_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add17~29_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|LessThan90~3_combout\ & (\STDP_module|PRE_reg_block|LessThan90~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add17~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111110000000100010000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~29_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~6_combout\);

-- Location: LABCELL_X83_Y46_N48
\STDP_module|PRE_reg_block|LessThan91~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan91~1_combout\ = ( \STDP_module|PRE_reg_block|Add17~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan90~6_combout\ & ( (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~1_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan90~6_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((!\STDP_module|PRE_reg_block|Add17~13_sumout\ & !\STDP_module|PRE_reg_block|Add17~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~13_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan91~1_combout\);

-- Location: LABCELL_X83_Y50_N54
\STDP_module|PRE_reg_block|LessThan84~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan84~0_combout\ = ( \STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~6_combout\ & (!\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~1_combout\ & \STDP_module|PRE_reg_block|LessThan91~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~6_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~1_combout\ & \STDP_module|PRE_reg_block|exp~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan84~0_combout\);

-- Location: LABCELL_X83_Y50_N21
\STDP_module|PRE_reg_block|exp~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~16_combout\ = ( !\STDP_module|PRE_reg_block|Result~0_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan82~0_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & !\STDP_module|PRE_reg_block|LessThan91~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~16_combout\);

-- Location: LABCELL_X84_Y50_N24
\STDP_module|PRE_reg_block|exp~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~15_combout\ = ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( \STDP_module|PRE_reg_block|exp~1_combout\ & ( (\STDP_module|PRE_reg_block|exp~6_combout\ & ((!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (!\STDP_module|PRE_reg_block|Add17~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~15_combout\);

-- Location: LABCELL_X83_Y46_N54
\STDP_module|PRE_reg_block|LessThan90~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~7_combout\ = ( \STDP_module|PRE_reg_block|Add17~13_sumout\ & ( \STDP_module|PRE_reg_block|LessThan90~6_combout\ & ( (\STDP_module|PRE_reg_block|rounds~1_combout\ & ((\STDP_module|PRE_reg_block|Add17~17_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add17~21_sumout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Add17~13_sumout\ & ( !\STDP_module|PRE_reg_block|LessThan90~6_combout\ & ( (\STDP_module|PRE_reg_block|rounds~1_combout\) # 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~13_sumout\ & ( !\STDP_module|PRE_reg_block|LessThan90~6_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[8]~2_combout\ & !\STDP_module|PRE_reg_block|rounds~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000000000000000000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~21_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~7_combout\);

-- Location: LABCELL_X83_Y46_N30
\STDP_module|PRE_reg_block|LessThan86~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan86~1_combout\ = ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( \STDP_module|PRE_reg_block|exp~1_combout\ & ( (\STDP_module|PRE_reg_block|exp~6_combout\ & (!\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan90~7_combout\) # (!\STDP_module|PRE_reg_block|Result~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan86~1_combout\);

-- Location: LABCELL_X84_Y49_N18
\STDP_module|PRE_reg_block|exp~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~14_combout\ = ( \STDP_module|PRE_reg_block|exp~6_combout\ & ( \STDP_module|PRE_reg_block|exp~1_combout\ & ( (\STDP_module|PRE_reg_block|exp~0_combout\ & (!\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~3_combout\ & !\STDP_module|PRE_reg_block|LessThan86~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~14_combout\);

-- Location: LABCELL_X83_Y50_N6
\STDP_module|PRE_reg_block|exp~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~17_combout\ = ( \STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( \STDP_module|PRE_reg_block|exp~14_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan84~0_combout\) # ((\STDP_module|PRE_reg_block|exp~16_combout\ & 
-- \STDP_module|PRE_reg_block|exp~15_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( \STDP_module|PRE_reg_block|exp~14_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan84~0_combout\) # 
-- ((\STDP_module|PRE_reg_block|LessThan88~0_combout\ & (\STDP_module|PRE_reg_block|exp~16_combout\ & \STDP_module|PRE_reg_block|exp~15_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~14_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~16_combout\ & \STDP_module|PRE_reg_block|exp~15_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~14_combout\ & ( (\STDP_module|PRE_reg_block|LessThan88~0_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~16_combout\ & \STDP_module|PRE_reg_block|exp~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000111110101010101010111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan84~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~16_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~14_combout\,
	combout => \STDP_module|PRE_reg_block|exp~17_combout\);

-- Location: LABCELL_X86_Y48_N51
\STDP_module|PRE_reg_block|LessThan74~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan74~2_combout\ = ( \STDP_module|PRE_reg_block|Result~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan82~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & \STDP_module|PRE_reg_block|Result~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan74~2_combout\);

-- Location: MLABCELL_X85_Y46_N48
\STDP_module|PRE_reg_block|LessThan80~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan80~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (((!\STDP_module|PRE_reg_block|Add17~17_sumout\ & !\STDP_module|PRE_reg_block|Add17~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add17~9_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan80~0_combout\);

-- Location: LABCELL_X84_Y49_N57
\STDP_module|PRE_reg_block|LessThan72~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan72~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan80~0_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~4_combout\ & \STDP_module|PRE_reg_block|LessThan72~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan80~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan72~2_combout\);

-- Location: LABCELL_X83_Y50_N36
\STDP_module|PRE_reg_block|exp~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~25_combout\ = ( !\STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|Result~5_combout\) ) ) ) # 
-- ( \STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan74~0_combout\ 
-- & \STDP_module|PRE_reg_block|LessThan70~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & \STDP_module|PRE_reg_block|LessThan70~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~25_combout\);

-- Location: LABCELL_X86_Y49_N54
\STDP_module|PRE_reg_block|exp~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~27_combout\ = ( \STDP_module|PRE_reg_block|exp~17_combout\ & ( \STDP_module|PRE_reg_block|exp~25_combout\ & ( (\STDP_module|PRE_reg_block|exp~24_combout\ & !\STDP_module|PRE_reg_block|exp~26_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~17_combout\ & ( \STDP_module|PRE_reg_block|exp~25_combout\ & ( (\STDP_module|PRE_reg_block|exp~24_combout\ & !\STDP_module|PRE_reg_block|exp~26_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~17_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~25_combout\ & ( (!\STDP_module|PRE_reg_block|exp~22_combout\ & (((\STDP_module|PRE_reg_block|exp~20_combout\)))) # (\STDP_module|PRE_reg_block|exp~22_combout\ & (\STDP_module|PRE_reg_block|exp~24_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~26_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~17_combout\ & ( !\STDP_module|PRE_reg_block|exp~25_combout\ & ( (\STDP_module|PRE_reg_block|exp~24_combout\ & (\STDP_module|PRE_reg_block|exp~22_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000001101010011000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~26_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~25_combout\,
	combout => \STDP_module|PRE_reg_block|exp~27_combout\);

-- Location: LABCELL_X86_Y49_N0
\STDP_module|PRE_reg_block|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~1_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~13_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~27_combout\)))) ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add18~2\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~13_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~27_combout\)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~13_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~27_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add18~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~2\);

-- Location: MLABCELL_X92_Y45_N30
\STDP_module|PRE_reg_block|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~21_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|PRE_reg_block|REG[3][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add5~22\ = CARRY(( !STDP_patchPOSTneuron_DATA(0) $ (!\STDP_module|PRE_reg_block|REG[3][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add5~23\ = SHARE((!STDP_patchPOSTneuron_DATA(0)) # (\STDP_module|PRE_reg_block|REG[3][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(0),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-5]~q\,
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add5~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~22\,
	shareout => \STDP_module|PRE_reg_block|Add5~23\);

-- Location: LABCELL_X93_Y45_N36
\STDP_module|PRE_reg_block|REG~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG~2_combout\ = ( \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( \STDP_patchPOSTneuron~combout\ & ( (!\STDP_module|PRE_reg_block|TOP_LEVEL\(2) & !\STDP_module|PRE_reg_block|TOP_LEVEL\(1)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( \STDP_patchPOSTneuron~combout\ & ( !\STDP_module|PRE_reg_block|TOP_LEVEL\(2) ) ) ) # ( \STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPOSTneuron~combout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & ( !\STDP_patchPOSTneuron~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datab => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	datae => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	dataf => \ALT_INV_STDP_patchPOSTneuron~combout\,
	combout => \STDP_module|PRE_reg_block|REG~2_combout\);

-- Location: LABCELL_X95_Y45_N12
\STDP_module|PRE_reg_block|REG[3][-1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\ = ( \STDP_patchPOSTneuron~combout\ & ( \STDP_patchPREneuron~combout\ ) ) # ( !\STDP_patchPOSTneuron~combout\ & ( \STDP_patchPREneuron~combout\ ) ) # ( \STDP_patchPOSTneuron~combout\ & ( 
-- !\STDP_patchPREneuron~combout\ & ( ((\STDP_module|PRE_reg_block|TOP_LEVEL\(0) & \STDP_module|PRE_reg_block|TOP_LEVEL\(1))) # (\STDP_module|PRE_reg_block|TOP_LEVEL\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101110011011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(0),
	datab => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(2),
	datac => \STDP_module|PRE_reg_block|ALT_INV_TOP_LEVEL\(1),
	datae => \ALT_INV_STDP_patchPOSTneuron~combout\,
	dataf => \ALT_INV_STDP_patchPREneuron~combout\,
	combout => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\);

-- Location: FF_X92_Y45_N32
\STDP_module|PRE_reg_block|REG[3][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~21_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][-5]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][-5]~q\);

-- Location: MLABCELL_X92_Y45_N33
\STDP_module|PRE_reg_block|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~17_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(1) $ (\STDP_module|PRE_reg_block|REG[3][-4]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~23\ ) + ( \STDP_module|PRE_reg_block|Add5~22\ ))
-- \STDP_module|PRE_reg_block|Add5~18\ = CARRY(( !STDP_patchPOSTneuron_DATA(1) $ (\STDP_module|PRE_reg_block|REG[3][-4]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~23\ ) + ( \STDP_module|PRE_reg_block|Add5~22\ ))
-- \STDP_module|PRE_reg_block|Add5~19\ = SHARE((!STDP_patchPOSTneuron_DATA(1) & \STDP_module|PRE_reg_block|REG[3][-4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(1),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-4]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~22\,
	sharein => \STDP_module|PRE_reg_block|Add5~23\,
	sumout => \STDP_module|PRE_reg_block|Add5~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~18\,
	shareout => \STDP_module|PRE_reg_block|Add5~19\);

-- Location: FF_X92_Y45_N35
\STDP_module|PRE_reg_block|REG[3][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~17_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][-4]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][-4]~q\);

-- Location: MLABCELL_X92_Y45_N36
\STDP_module|PRE_reg_block|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~29_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|PRE_reg_block|REG[3][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~19\ ) + ( \STDP_module|PRE_reg_block|Add5~18\ ))
-- \STDP_module|PRE_reg_block|Add5~30\ = CARRY(( !STDP_patchPOSTneuron_DATA(2) $ (\STDP_module|PRE_reg_block|REG[3][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~19\ ) + ( \STDP_module|PRE_reg_block|Add5~18\ ))
-- \STDP_module|PRE_reg_block|Add5~31\ = SHARE((!STDP_patchPOSTneuron_DATA(2) & \STDP_module|PRE_reg_block|REG[3][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(2),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-3]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~18\,
	sharein => \STDP_module|PRE_reg_block|Add5~19\,
	sumout => \STDP_module|PRE_reg_block|Add5~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~30\,
	shareout => \STDP_module|PRE_reg_block|Add5~31\);

-- Location: FF_X92_Y45_N38
\STDP_module|PRE_reg_block|REG[3][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~29_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][-3]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][-3]~q\);

-- Location: MLABCELL_X92_Y45_N39
\STDP_module|PRE_reg_block|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[3][-2]~q\ $ (STDP_patchPOSTneuron_DATA(3)) ) + ( \STDP_module|PRE_reg_block|Add5~31\ ) + ( \STDP_module|PRE_reg_block|Add5~30\ ))
-- \STDP_module|PRE_reg_block|Add5~38\ = CARRY(( !\STDP_module|PRE_reg_block|REG[3][-2]~q\ $ (STDP_patchPOSTneuron_DATA(3)) ) + ( \STDP_module|PRE_reg_block|Add5~31\ ) + ( \STDP_module|PRE_reg_block|Add5~30\ ))
-- \STDP_module|PRE_reg_block|Add5~39\ = SHARE((\STDP_module|PRE_reg_block|REG[3][-2]~q\ & !STDP_patchPOSTneuron_DATA(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-2]~q\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(3),
	cin => \STDP_module|PRE_reg_block|Add5~30\,
	sharein => \STDP_module|PRE_reg_block|Add5~31\,
	sumout => \STDP_module|PRE_reg_block|Add5~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~38\,
	shareout => \STDP_module|PRE_reg_block|Add5~39\);

-- Location: LABCELL_X91_Y45_N36
\STDP_module|PRE_reg_block|REG[3][-2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[3][-2]~feeder_combout\ = ( \STDP_module|PRE_reg_block|Add5~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add5~37_sumout\,
	combout => \STDP_module|PRE_reg_block|REG[3][-2]~feeder_combout\);

-- Location: FF_X91_Y45_N38
\STDP_module|PRE_reg_block|REG[3][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|REG[3][-2]~feeder_combout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][-2]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][-2]~q\);

-- Location: MLABCELL_X92_Y45_N42
\STDP_module|PRE_reg_block|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~33_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|PRE_reg_block|REG[3][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~39\ ) + ( \STDP_module|PRE_reg_block|Add5~38\ ))
-- \STDP_module|PRE_reg_block|Add5~34\ = CARRY(( !STDP_patchPOSTneuron_DATA(4) $ (\STDP_module|PRE_reg_block|REG[3][-1]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~39\ ) + ( \STDP_module|PRE_reg_block|Add5~38\ ))
-- \STDP_module|PRE_reg_block|Add5~35\ = SHARE((!STDP_patchPOSTneuron_DATA(4) & \STDP_module|PRE_reg_block|REG[3][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(4),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-1]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~38\,
	sharein => \STDP_module|PRE_reg_block|Add5~39\,
	sumout => \STDP_module|PRE_reg_block|Add5~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~34\,
	shareout => \STDP_module|PRE_reg_block|Add5~35\);

-- Location: FF_X92_Y45_N44
\STDP_module|PRE_reg_block|REG[3][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~33_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][-1]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][-1]~q\);

-- Location: MLABCELL_X92_Y45_N45
\STDP_module|PRE_reg_block|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[3][0]~q\ $ (STDP_patchPOSTneuron_DATA(5)) ) + ( \STDP_module|PRE_reg_block|Add5~35\ ) + ( \STDP_module|PRE_reg_block|Add5~34\ ))
-- \STDP_module|PRE_reg_block|Add5~26\ = CARRY(( !\STDP_module|PRE_reg_block|REG[3][0]~q\ $ (STDP_patchPOSTneuron_DATA(5)) ) + ( \STDP_module|PRE_reg_block|Add5~35\ ) + ( \STDP_module|PRE_reg_block|Add5~34\ ))
-- \STDP_module|PRE_reg_block|Add5~27\ = SHARE((\STDP_module|PRE_reg_block|REG[3][0]~q\ & !STDP_patchPOSTneuron_DATA(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[3][0]~q\,
	datad => ALT_INV_STDP_patchPOSTneuron_DATA(5),
	cin => \STDP_module|PRE_reg_block|Add5~34\,
	sharein => \STDP_module|PRE_reg_block|Add5~35\,
	sumout => \STDP_module|PRE_reg_block|Add5~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~26\,
	shareout => \STDP_module|PRE_reg_block|Add5~27\);

-- Location: LABCELL_X91_Y45_N42
\STDP_module|PRE_reg_block|REG[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[3][0]~feeder_combout\ = ( \STDP_module|PRE_reg_block|Add5~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add5~25_sumout\,
	combout => \STDP_module|PRE_reg_block|REG[3][0]~feeder_combout\);

-- Location: FF_X91_Y45_N44
\STDP_module|PRE_reg_block|REG[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|REG[3][0]~feeder_combout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][0]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][0]~q\);

-- Location: MLABCELL_X92_Y45_N48
\STDP_module|PRE_reg_block|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~13_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|PRE_reg_block|REG[3][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~27\ ) + ( \STDP_module|PRE_reg_block|Add5~26\ ))
-- \STDP_module|PRE_reg_block|Add5~14\ = CARRY(( !STDP_patchPOSTneuron_DATA(6) $ (\STDP_module|PRE_reg_block|REG[3][1]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~27\ ) + ( \STDP_module|PRE_reg_block|Add5~26\ ))
-- \STDP_module|PRE_reg_block|Add5~15\ = SHARE((!STDP_patchPOSTneuron_DATA(6) & \STDP_module|PRE_reg_block|REG[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_STDP_patchPOSTneuron_DATA(6),
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[3][1]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~26\,
	sharein => \STDP_module|PRE_reg_block|Add5~27\,
	sumout => \STDP_module|PRE_reg_block|Add5~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~14\,
	shareout => \STDP_module|PRE_reg_block|Add5~15\);

-- Location: LABCELL_X91_Y45_N51
\STDP_module|PRE_reg_block|REG[3][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|REG[3][1]~feeder_combout\ = ( \STDP_module|PRE_reg_block|Add5~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add5~13_sumout\,
	combout => \STDP_module|PRE_reg_block|REG[3][1]~feeder_combout\);

-- Location: FF_X91_Y45_N53
\STDP_module|PRE_reg_block|REG[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|REG[3][1]~feeder_combout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][1]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][1]~q\);

-- Location: MLABCELL_X92_Y45_N51
\STDP_module|PRE_reg_block|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~9_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|PRE_reg_block|REG[3][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~15\ ) + ( \STDP_module|PRE_reg_block|Add5~14\ ))
-- \STDP_module|PRE_reg_block|Add5~10\ = CARRY(( !STDP_patchPOSTneuron_DATA(7) $ (\STDP_module|PRE_reg_block|REG[3][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~15\ ) + ( \STDP_module|PRE_reg_block|Add5~14\ ))
-- \STDP_module|PRE_reg_block|Add5~11\ = SHARE((!STDP_patchPOSTneuron_DATA(7) & \STDP_module|PRE_reg_block|REG[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(7),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][2]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~14\,
	sharein => \STDP_module|PRE_reg_block|Add5~15\,
	sumout => \STDP_module|PRE_reg_block|Add5~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~10\,
	shareout => \STDP_module|PRE_reg_block|Add5~11\);

-- Location: FF_X92_Y45_N52
\STDP_module|PRE_reg_block|REG[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~9_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][2]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][2]~q\);

-- Location: MLABCELL_X92_Y45_N54
\STDP_module|PRE_reg_block|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~5_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|PRE_reg_block|REG[3][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~11\ ) + ( \STDP_module|PRE_reg_block|Add5~10\ ))
-- \STDP_module|PRE_reg_block|Add5~6\ = CARRY(( !STDP_patchPOSTneuron_DATA(8) $ (\STDP_module|PRE_reg_block|REG[3][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~11\ ) + ( \STDP_module|PRE_reg_block|Add5~10\ ))
-- \STDP_module|PRE_reg_block|Add5~7\ = SHARE((!STDP_patchPOSTneuron_DATA(8) & \STDP_module|PRE_reg_block|REG[3][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(8),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~10\,
	sharein => \STDP_module|PRE_reg_block|Add5~11\,
	sumout => \STDP_module|PRE_reg_block|Add5~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add5~6\,
	shareout => \STDP_module|PRE_reg_block|Add5~7\);

-- Location: FF_X92_Y45_N56
\STDP_module|PRE_reg_block|REG[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~5_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][3]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][3]~q\);

-- Location: MLABCELL_X92_Y45_N57
\STDP_module|PRE_reg_block|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add5~1_sumout\ = SUM(( !STDP_patchPOSTneuron_DATA(9) $ (\STDP_module|PRE_reg_block|REG[3][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add5~7\ ) + ( \STDP_module|PRE_reg_block|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_STDP_patchPOSTneuron_DATA(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add5~6\,
	sharein => \STDP_module|PRE_reg_block|Add5~7\,
	sumout => \STDP_module|PRE_reg_block|Add5~1_sumout\);

-- Location: FF_X92_Y45_N59
\STDP_module|PRE_reg_block|REG[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add5~1_sumout\,
	asdata => \STDP_module|PRE_reg_block|REG[2][4]~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => \STDP_module|PRE_reg_block|REG~2_combout\,
	ena => \STDP_module|PRE_reg_block|REG[3][-1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|REG[3][4]~q\);

-- Location: LABCELL_X91_Y45_N0
\STDP_module|PRE_reg_block|Add20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~21_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(0) $ (!\STDP_module|PRE_reg_block|REG[3][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add20~22\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(0) $ (!\STDP_module|PRE_reg_block|REG[3][-5]~q\) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add20~23\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(0)) # (\STDP_module|PRE_reg_block|REG[3][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(0),
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-5]~q\,
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add20~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~22\,
	shareout => \STDP_module|PRE_reg_block|Add20~23\);

-- Location: LABCELL_X91_Y45_N3
\STDP_module|PRE_reg_block|Add20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[3][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add20~23\ ) + ( \STDP_module|PRE_reg_block|Add20~22\ ))
-- \STDP_module|PRE_reg_block|Add20~18\ = CARRY(( !\STDP_module|PRE_reg_block|REG[3][-4]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(1)) ) + ( \STDP_module|PRE_reg_block|Add20~23\ ) + ( \STDP_module|PRE_reg_block|Add20~22\ ))
-- \STDP_module|PRE_reg_block|Add20~19\ = SHARE((\STDP_module|PRE_reg_block|REG[3][-4]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-4]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(1),
	cin => \STDP_module|PRE_reg_block|Add20~22\,
	sharein => \STDP_module|PRE_reg_block|Add20~23\,
	sumout => \STDP_module|PRE_reg_block|Add20~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~18\,
	shareout => \STDP_module|PRE_reg_block|Add20~19\);

-- Location: LABCELL_X91_Y45_N6
\STDP_module|PRE_reg_block|Add20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~33_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(2) $ (\STDP_module|PRE_reg_block|REG[3][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~19\ ) + ( \STDP_module|PRE_reg_block|Add20~18\ ))
-- \STDP_module|PRE_reg_block|Add20~34\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(2) $ (\STDP_module|PRE_reg_block|REG[3][-3]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~19\ ) + ( \STDP_module|PRE_reg_block|Add20~18\ ))
-- \STDP_module|PRE_reg_block|Add20~35\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(2) & \STDP_module|PRE_reg_block|REG[3][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(2),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-3]~q\,
	cin => \STDP_module|PRE_reg_block|Add20~18\,
	sharein => \STDP_module|PRE_reg_block|Add20~19\,
	sumout => \STDP_module|PRE_reg_block|Add20~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~34\,
	shareout => \STDP_module|PRE_reg_block|Add20~35\);

-- Location: LABCELL_X91_Y45_N9
\STDP_module|PRE_reg_block|Add20~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~41_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(3) $ (\STDP_module|PRE_reg_block|REG[3][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~35\ ) + ( \STDP_module|PRE_reg_block|Add20~34\ ))
-- \STDP_module|PRE_reg_block|Add20~42\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(3) $ (\STDP_module|PRE_reg_block|REG[3][-2]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~35\ ) + ( \STDP_module|PRE_reg_block|Add20~34\ ))
-- \STDP_module|PRE_reg_block|Add20~43\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(3) & \STDP_module|PRE_reg_block|REG[3][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(3),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-2]~q\,
	cin => \STDP_module|PRE_reg_block|Add20~34\,
	sharein => \STDP_module|PRE_reg_block|Add20~35\,
	sumout => \STDP_module|PRE_reg_block|Add20~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~42\,
	shareout => \STDP_module|PRE_reg_block|Add20~43\);

-- Location: LABCELL_X91_Y45_N12
\STDP_module|PRE_reg_block|Add20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[3][-1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(4)) ) + ( \STDP_module|PRE_reg_block|Add20~43\ ) + ( \STDP_module|PRE_reg_block|Add20~42\ ))
-- \STDP_module|PRE_reg_block|Add20~38\ = CARRY(( !\STDP_module|PRE_reg_block|REG[3][-1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(4)) ) + ( \STDP_module|PRE_reg_block|Add20~43\ ) + ( \STDP_module|PRE_reg_block|Add20~42\ ))
-- \STDP_module|PRE_reg_block|Add20~39\ = SHARE((\STDP_module|PRE_reg_block|REG[3][-1]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_REG[3][-1]~q\,
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(4),
	cin => \STDP_module|PRE_reg_block|Add20~42\,
	sharein => \STDP_module|PRE_reg_block|Add20~43\,
	sumout => \STDP_module|PRE_reg_block|Add20~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~38\,
	shareout => \STDP_module|PRE_reg_block|Add20~39\);

-- Location: LABCELL_X91_Y45_N15
\STDP_module|PRE_reg_block|Add20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[3][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add20~39\ ) + ( \STDP_module|PRE_reg_block|Add20~38\ ))
-- \STDP_module|PRE_reg_block|Add20~30\ = CARRY(( !\STDP_module|PRE_reg_block|REG[3][0]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(5)) ) + ( \STDP_module|PRE_reg_block|Add20~39\ ) + ( \STDP_module|PRE_reg_block|Add20~38\ ))
-- \STDP_module|PRE_reg_block|Add20~31\ = SHARE((\STDP_module|PRE_reg_block|REG[3][0]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[3][0]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(5),
	cin => \STDP_module|PRE_reg_block|Add20~38\,
	sharein => \STDP_module|PRE_reg_block|Add20~39\,
	sumout => \STDP_module|PRE_reg_block|Add20~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~30\,
	shareout => \STDP_module|PRE_reg_block|Add20~31\);

-- Location: LABCELL_X91_Y45_N18
\STDP_module|PRE_reg_block|Add20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|REG[3][1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(6)) ) + ( \STDP_module|PRE_reg_block|Add20~31\ ) + ( \STDP_module|PRE_reg_block|Add20~30\ ))
-- \STDP_module|PRE_reg_block|Add20~26\ = CARRY(( !\STDP_module|PRE_reg_block|REG[3][1]~q\ $ (\STDP_module|POST_reg_block|POP_OUT\(6)) ) + ( \STDP_module|PRE_reg_block|Add20~31\ ) + ( \STDP_module|PRE_reg_block|Add20~30\ ))
-- \STDP_module|PRE_reg_block|Add20~27\ = SHARE((\STDP_module|PRE_reg_block|REG[3][1]~q\ & !\STDP_module|POST_reg_block|POP_OUT\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[3][1]~q\,
	datad => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(6),
	cin => \STDP_module|PRE_reg_block|Add20~30\,
	sharein => \STDP_module|PRE_reg_block|Add20~31\,
	sumout => \STDP_module|PRE_reg_block|Add20~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~26\,
	shareout => \STDP_module|PRE_reg_block|Add20~27\);

-- Location: LABCELL_X91_Y45_N21
\STDP_module|PRE_reg_block|Add20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~13_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(7) $ (\STDP_module|PRE_reg_block|REG[3][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~27\ ) + ( \STDP_module|PRE_reg_block|Add20~26\ ))
-- \STDP_module|PRE_reg_block|Add20~14\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(7) $ (\STDP_module|PRE_reg_block|REG[3][2]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~27\ ) + ( \STDP_module|PRE_reg_block|Add20~26\ ))
-- \STDP_module|PRE_reg_block|Add20~15\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(7) & \STDP_module|PRE_reg_block|REG[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(7),
	datac => \STDP_module|PRE_reg_block|ALT_INV_REG[3][2]~q\,
	cin => \STDP_module|PRE_reg_block|Add20~26\,
	sharein => \STDP_module|PRE_reg_block|Add20~27\,
	sumout => \STDP_module|PRE_reg_block|Add20~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~14\,
	shareout => \STDP_module|PRE_reg_block|Add20~15\);

-- Location: LABCELL_X91_Y45_N24
\STDP_module|PRE_reg_block|Add20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~9_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(8) $ (\STDP_module|PRE_reg_block|REG[3][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~15\ ) + ( \STDP_module|PRE_reg_block|Add20~14\ ))
-- \STDP_module|PRE_reg_block|Add20~10\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(8) $ (\STDP_module|PRE_reg_block|REG[3][3]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~15\ ) + ( \STDP_module|PRE_reg_block|Add20~14\ ))
-- \STDP_module|PRE_reg_block|Add20~11\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(8) & \STDP_module|PRE_reg_block|REG[3][3]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(8),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][3]~q\,
	cin => \STDP_module|PRE_reg_block|Add20~14\,
	sharein => \STDP_module|PRE_reg_block|Add20~15\,
	sumout => \STDP_module|PRE_reg_block|Add20~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~10\,
	shareout => \STDP_module|PRE_reg_block|Add20~11\);

-- Location: LABCELL_X91_Y45_N27
\STDP_module|PRE_reg_block|Add20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~5_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(9) $ (\STDP_module|PRE_reg_block|REG[3][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~11\ ) + ( \STDP_module|PRE_reg_block|Add20~10\ ))
-- \STDP_module|PRE_reg_block|Add20~6\ = CARRY(( !\STDP_module|POST_reg_block|POP_OUT\(9) $ (\STDP_module|PRE_reg_block|REG[3][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~11\ ) + ( \STDP_module|PRE_reg_block|Add20~10\ ))
-- \STDP_module|PRE_reg_block|Add20~7\ = SHARE((!\STDP_module|POST_reg_block|POP_OUT\(9) & \STDP_module|PRE_reg_block|REG[3][4]~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add20~10\,
	sharein => \STDP_module|PRE_reg_block|Add20~11\,
	sumout => \STDP_module|PRE_reg_block|Add20~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add20~6\,
	shareout => \STDP_module|PRE_reg_block|Add20~7\);

-- Location: LABCELL_X91_Y45_N30
\STDP_module|PRE_reg_block|Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add20~1_sumout\ = SUM(( !\STDP_module|POST_reg_block|POP_OUT\(9) $ (\STDP_module|PRE_reg_block|REG[3][4]~q\) ) + ( \STDP_module|PRE_reg_block|Add20~7\ ) + ( \STDP_module|PRE_reg_block|Add20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|POST_reg_block|ALT_INV_POP_OUT\(9),
	datad => \STDP_module|PRE_reg_block|ALT_INV_REG[3][4]~q\,
	cin => \STDP_module|PRE_reg_block|Add20~6\,
	sharein => \STDP_module|PRE_reg_block|Add20~7\,
	sumout => \STDP_module|PRE_reg_block|Add20~1_sumout\);

-- Location: MLABCELL_X85_Y49_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: MLABCELL_X85_Y49_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: MLABCELL_X85_Y49_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: MLABCELL_X85_Y49_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: MLABCELL_X85_Y49_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: MLABCELL_X85_Y49_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: MLABCELL_X85_Y49_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: MLABCELL_X85_Y49_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~21_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: MLABCELL_X85_Y49_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~17_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: MLABCELL_X85_Y49_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~33_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: MLABCELL_X85_Y49_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~41_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~41_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: MLABCELL_X85_Y49_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~37_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~37_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: MLABCELL_X85_Y49_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~29_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~29_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: MLABCELL_X85_Y49_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~25_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: MLABCELL_X85_Y49_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~13_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: MLABCELL_X85_Y49_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~9_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: MLABCELL_X85_Y49_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\STDP_module|PRE_reg_block|Add20~1_sumout\ $ (!\STDP_module|PRE_reg_block|Add20~5_sumout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: MLABCELL_X85_Y49_N51
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\);

-- Location: LABCELL_X81_Y49_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X81_Y49_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X81_Y49_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X81_Y49_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~6\ = CARRY(( GND ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X81_Y49_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~6\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X81_Y49_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X81_Y49_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~14\ 
-- ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~14\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X81_Y49_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~10\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X81_Y49_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~17_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\);

-- Location: LABCELL_X81_Y49_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\);

-- Location: MLABCELL_X85_Y49_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LABCELL_X81_Y49_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~18\ = CARRY(( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X81_Y49_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\) ) + ( VCC 
-- ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X81_Y49_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~6\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X84_Y49_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\ = (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\);

-- Location: LABCELL_X80_Y49_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\);

-- Location: LABCELL_X80_Y49_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X80_Y49_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X80_Y49_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X80_Y49_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X80_Y49_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ 
-- & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77_combout\);

-- Location: LABCELL_X80_Y49_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~22\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~77_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~77_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X80_Y49_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~5_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~5_sumout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\))) ) + ( 
-- VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~22\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X80_Y49_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X80_Y49_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~40_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~40_combout\);

-- Location: LABCELL_X80_Y49_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\ ) ) ) # 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\ ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~25_sumout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78_combout\);

-- Location: LABCELL_X81_Y51_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~9_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LABCELL_X81_Y49_N51
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~9_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~17_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60_combout\);

-- Location: LABCELL_X81_Y51_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\)))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\);

-- Location: LABCELL_X81_Y51_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~22\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X81_Y51_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X81_Y51_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X81_Y51_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~60_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~59_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~59_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~60_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X81_Y51_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~78_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~78_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X81_Y51_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~36_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~17_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~36_combout\);

-- Location: LABCELL_X81_Y51_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~39_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~37_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~38_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~37_combout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~39_combout\);

-- Location: LABCELL_X81_Y51_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~39_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[27]~36_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~36_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[27]~39_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~26\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X81_Y51_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X81_Y49_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~43_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~41_combout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[19]~42_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~42_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[19]~41_combout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~43_combout\);

-- Location: LABCELL_X81_Y51_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61_combout\);

-- Location: LABCELL_X80_Y49_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63_combout\);

-- Location: LABCELL_X81_Y49_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) ) ) # ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64_combout\);

-- Location: LABCELL_X81_Y51_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\);

-- Location: LABCELL_X80_Y51_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~26\);

-- Location: LABCELL_X80_Y51_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~22\);

-- Location: LABCELL_X80_Y51_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~18\);

-- Location: LABCELL_X80_Y51_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~64_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~63_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~63_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~64_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~14\);

-- Location: LABCELL_X80_Y51_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~61_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~61_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~10\);

-- Location: LABCELL_X80_Y51_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~25_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~43_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[33]~40_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~40_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[33]~43_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~6_cout\);

-- Location: LABCELL_X80_Y51_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X80_Y51_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~15_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~15_combout\);

-- Location: LABCELL_X81_Y51_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~12_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~12_combout\);

-- Location: LABCELL_X81_Y51_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~14_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~9_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[25]~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~13_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~14_combout\);

-- Location: LABCELL_X80_Y51_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010111110011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62_combout\);

-- Location: LABCELL_X81_Y51_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~17_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65_combout\);

-- Location: LABCELL_X81_Y51_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~25_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66_combout\);

-- Location: LABCELL_X80_Y51_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\);

-- Location: LABCELL_X80_Y51_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X80_Y51_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X80_Y51_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X80_Y51_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65_combout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~66_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~65_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~65_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~66_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X80_Y51_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~62_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~62_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X80_Y51_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~14_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[39]~12_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~12_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[39]~14_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X80_Y51_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X81_Y51_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~17_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~13_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[31]~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[31]~16_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~17_combout\);

-- Location: LABCELL_X79_Y51_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\);

-- Location: LABCELL_X80_Y51_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[37]~19_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[37]~19_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\);

-- Location: MLABCELL_X78_Y51_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68_combout\);

-- Location: LABCELL_X81_Y51_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~21_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~29_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69_combout\);

-- Location: MLABCELL_X78_Y51_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~21_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\);

-- Location: MLABCELL_X78_Y51_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\);

-- Location: LABCELL_X79_Y51_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X79_Y51_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~18\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X79_Y51_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~22\ = CARRY(( ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X79_Y51_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~69_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~68_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~68_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~69_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X79_Y51_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~10\ = CARRY(( ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\)) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X79_Y51_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~17_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[45]~15_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~15_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[45]~17_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~6_cout\);

-- Location: LABCELL_X79_Y51_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: MLABCELL_X78_Y51_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~22_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~22_combout\);

-- Location: LABCELL_X79_Y51_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67_combout\);

-- Location: MLABCELL_X78_Y51_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[42]~30_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[42]~30_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\);

-- Location: LABCELL_X79_Y51_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\)) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\);

-- Location: LABCELL_X79_Y51_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X79_Y51_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) 
-- + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) 
-- + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X79_Y51_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X79_Y51_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X79_Y51_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~67_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~67_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X79_Y51_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~21_combout\ = (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[44]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[44]~20_combout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~21_combout\);

-- Location: LABCELL_X79_Y51_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~21_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[51]~18_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~21_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~14\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X79_Y51_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X78_Y51_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~24_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[43]~23_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[43]~23_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~24_combout\);

-- Location: MLABCELL_X78_Y50_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70_combout\);

-- Location: MLABCELL_X78_Y51_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~25_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75_combout\);

-- Location: MLABCELL_X78_Y51_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~41_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~25_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76_combout\);

-- Location: MLABCELL_X78_Y51_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\);

-- Location: MLABCELL_X78_Y50_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X78_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X78_Y50_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~22\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X78_Y50_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~76_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~75_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~75_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~76_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X78_Y50_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~70_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~70_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X78_Y50_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~24_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[57]~22_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~22_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~24_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~18\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X78_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X78_Y51_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~28_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~28_combout\);

-- Location: MLABCELL_X78_Y51_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~32_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ 
-- & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~21_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~29_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[49]~31_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~31_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~29_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~32_combout\);

-- Location: MLABCELL_X78_Y50_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74_combout\);

-- Location: MLABCELL_X78_Y51_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71_combout\);

-- Location: MLABCELL_X78_Y51_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ 
-- & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~33_sumout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72_combout\);

-- Location: MLABCELL_X78_Y50_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ 
-- & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\);

-- Location: MLABCELL_X78_Y50_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X78_Y50_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X78_Y50_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X78_Y50_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~72_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~71_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~71_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~72_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X78_Y50_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~74_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~74_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X78_Y50_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~32_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[63]~28_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~28_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[63]~32_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~26\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X78_Y50_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X79_Y50_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~25_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~25_combout\);

-- Location: LABCELL_X79_Y50_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~21_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001111111111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73_combout\);

-- Location: LABCELL_X79_Y50_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~9_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44_combout\);

-- Location: LABCELL_X79_Y50_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~9_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45_combout\);

-- Location: LABCELL_X79_Y50_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\))) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\);

-- Location: LABCELL_X79_Y50_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~22\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X79_Y50_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( GND ) + ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~18\ = CARRY(( GND ) + ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X79_Y50_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X79_Y50_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~45_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~44_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~44_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~45_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X79_Y50_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~73_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~73_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X79_Y50_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~33_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~33_combout\);

-- Location: LABCELL_X79_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~35_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~25_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[55]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[55]~34_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~35_combout\);

-- Location: LABCELL_X79_Y50_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~35_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[69]~33_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~33_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[69]~35_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~26\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X79_Y50_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X79_Y49_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~27_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~21_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[61]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~27_combout\);

-- Location: LABCELL_X79_Y50_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\))) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46_combout\);

-- Location: LABCELL_X81_Y50_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48_combout\);

-- Location: LABCELL_X81_Y50_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~13_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49_combout\);

-- Location: LABCELL_X80_Y50_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\);

-- Location: LABCELL_X80_Y50_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X80_Y50_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( GND ) + ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~22\ = CARRY(( GND ) + ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X80_Y50_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X80_Y50_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~49_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~48_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~48_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~49_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X80_Y50_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~46_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X80_Y50_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~27_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[75]~25_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~25_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[75]~27_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X80_Y50_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X80_Y50_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~0_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~9_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~0_combout\);

-- Location: LABCELL_X79_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~2_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[67]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[67]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~2_combout\);

-- Location: LABCELL_X80_Y50_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47_combout\);

-- Location: LABCELL_X79_Y50_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51_combout\);

-- Location: LABCELL_X79_Y50_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~17_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52_combout\);

-- Location: LABCELL_X80_Y50_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\) 
-- # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\);

-- Location: LABCELL_X80_Y50_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X80_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X80_Y50_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X80_Y50_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~52_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~51_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~51_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~52_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X80_Y50_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~47_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X80_Y50_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[81]~0_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~0_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[81]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X80_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X81_Y50_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~3_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~3_combout\);

-- Location: LABCELL_X81_Y50_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~5_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\))) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[73]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[73]~4_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~5_combout\);

-- Location: LABCELL_X81_Y50_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50_combout\);

-- Location: LABCELL_X81_Y50_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54_combout\);

-- Location: LABCELL_X81_Y50_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~13_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~21_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55_combout\);

-- Location: LABCELL_X81_Y50_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\);

-- Location: LABCELL_X81_Y50_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X81_Y50_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~26\ 
-- ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~26\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X81_Y50_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X81_Y50_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~55_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~54_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~54_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~55_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X81_Y50_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~50_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~50_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X81_Y50_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~9_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~5_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[87]~3_combout\)))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[87]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X81_Y50_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X78_Y48_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~6_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~6_combout\);

-- Location: LABCELL_X77_Y50_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~8_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[79]~7_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ 
-- & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~17_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[79]~7_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~8_combout\);

-- Location: LABCELL_X77_Y50_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53_combout\);

-- Location: LABCELL_X80_Y49_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~21_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79_combout\);

-- Location: LABCELL_X83_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~25_sumout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80_combout\);

-- Location: LABCELL_X81_Y50_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~25_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\);

-- Location: LABCELL_X77_Y50_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X77_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\))) ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X77_Y50_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X77_Y50_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~80_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~79_combout\))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~79_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~80_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X77_Y50_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~53_combout\ ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~53_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X77_Y50_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~9_sumout\)))) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~8_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[93]~6_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~6_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[93]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~10\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X77_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X81_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~9_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~13_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~9_combout\);

-- Location: LABCELL_X77_Y50_N51
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~11_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~17_sumout\))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[85]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[85]~10_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~11_combout\);

-- Location: LABCELL_X81_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~56_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~17_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~56_combout\);

-- Location: LABCELL_X81_Y50_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~58_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[91]~57_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[91]~57_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~58_combout\);

-- Location: LABCELL_X77_Y50_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[104]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[104]~82_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[97]~81_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[97]~81_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[104]~82_combout\);

-- Location: MLABCELL_X78_Y51_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~83_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~83_combout\);

-- Location: LABCELL_X83_Y50_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~84_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~61_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~84_combout\);

-- Location: LABCELL_X77_Y50_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[102]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[102]~85_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~25_sumout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[102]~85_combout\);

-- Location: LABCELL_X77_Y50_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~22_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[102]~85_combout\ ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[102]~85_combout\,
	cin => GND,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~22_cout\);

-- Location: LABCELL_X77_Y50_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~84_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[96]~83_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[96]~83_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[96]~84_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~22_cout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~18_cout\);

-- Location: LABCELL_X77_Y50_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[104]~82_combout\ ) + ( GND ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[104]~82_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~18_cout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~14_cout\);

-- Location: LABCELL_X77_Y50_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~10_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~13_sumout\)))) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~58_combout\)) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[98]~56_combout\))) ) + ( VCC ) + ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[98]~56_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[98]~58_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~14_cout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~10_cout\);

-- Location: LABCELL_X77_Y50_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~9_sumout\)))) 
-- # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~11_combout\)) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|StageOut[99]~9_combout\))) ) + ( VCC ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~9_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_StageOut[99]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~10_cout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X77_Y50_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X77_Y50_N24
\STDP_module|PRE_reg_block|rounds~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~2_combout\ = ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\) # ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\) # (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101000101010101010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~2_combout\);

-- Location: LABCELL_X76_Y50_N0
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X76_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~10\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~10\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X76_Y50_N6
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~14\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~14\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X76_Y50_N9
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~18\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~6\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~18\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X76_Y50_N54
\STDP_module|PRE_reg_block|rounds~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|rounds~3_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~2_combout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\ & ( ((\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~9_sumout\)))) # (\STDP_module|PRE_reg_block|rounds~2_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\ & ( \STDP_module|PRE_reg_block|rounds~2_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~13_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~17_sumout\ & ( \STDP_module|PRE_reg_block|rounds~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~2_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \STDP_module|PRE_reg_block|rounds~3_combout\);

-- Location: LABCELL_X76_Y50_N12
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~6\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~38\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~6\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~38\);

-- Location: LABCELL_X76_Y50_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~38\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~46\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~38\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~46\);

-- Location: LABCELL_X76_Y50_N18
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~46\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~42\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~46\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~42\);

-- Location: LABCELL_X76_Y50_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~42\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~34\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~42\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X76_Y50_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~34\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~30\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~34\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X76_Y50_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~30\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~30\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X76_Y50_N30
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~26\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~22\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~26\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X76_Y50_N33
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~22\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~58\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~22\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~58\);

-- Location: LABCELL_X77_Y48_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~57_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_17~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\);

-- Location: LABCELL_X76_Y50_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~58\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~54\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~58\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~54\);

-- Location: LABCELL_X77_Y48_N15
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~53_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_16~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Add20~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\);

-- Location: MLABCELL_X75_Y50_N51
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Add20~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_18~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~21_sumout\ & ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\);

-- Location: LABCELL_X77_Y48_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~25_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\);

-- Location: LABCELL_X76_Y49_N21
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~29_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_3~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\);

-- Location: MLABCELL_X75_Y50_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Add20~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ & ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10_combout\);

-- Location: MLABCELL_X75_Y50_N24
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Add20~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ & ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11_combout\);

-- Location: LABCELL_X76_Y49_N3
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & !\STDP_module|PRE_reg_block|Add20~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12_combout\);

-- Location: LABCELL_X79_Y48_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\ = ( \STDP_module|PRE_reg_block|Add20~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\);

-- Location: MLABCELL_X75_Y48_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~5_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_8~1_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\);

-- Location: LABCELL_X76_Y48_N0
\STDP_module|PRE_reg_block|Add22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add22~34\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add22~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~34\);

-- Location: LABCELL_X76_Y48_N3
\STDP_module|PRE_reg_block|Add22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~29_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~34\ ))
-- \STDP_module|PRE_reg_block|Add22~30\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~34\,
	sumout => \STDP_module|PRE_reg_block|Add22~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~30\);

-- Location: LABCELL_X76_Y48_N6
\STDP_module|PRE_reg_block|Add22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~30\ ))
-- \STDP_module|PRE_reg_block|Add22~26\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[5]~12_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[5]~12_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~30\,
	sumout => \STDP_module|PRE_reg_block|Add22~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~26\);

-- Location: LABCELL_X76_Y48_N9
\STDP_module|PRE_reg_block|Add22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~26\ ))
-- \STDP_module|PRE_reg_block|Add22~22\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[6]~11_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[6]~11_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~26\,
	sumout => \STDP_module|PRE_reg_block|Add22~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~22\);

-- Location: LABCELL_X76_Y48_N12
\STDP_module|PRE_reg_block|Add22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~17_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~22\ ))
-- \STDP_module|PRE_reg_block|Add22~18\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[7]~10_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[7]~10_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~22\,
	sumout => \STDP_module|PRE_reg_block|Add22~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~18\);

-- Location: LABCELL_X76_Y48_N15
\STDP_module|PRE_reg_block|Add22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~18\ ))
-- \STDP_module|PRE_reg_block|Add22~14\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~18\,
	sumout => \STDP_module|PRE_reg_block|Add22~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~14\);

-- Location: LABCELL_X76_Y48_N18
\STDP_module|PRE_reg_block|Add22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~9_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~14\ ))
-- \STDP_module|PRE_reg_block|Add22~10\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~14\,
	sumout => \STDP_module|PRE_reg_block|Add22~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~10\);

-- Location: LABCELL_X76_Y48_N21
\STDP_module|PRE_reg_block|Add22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~5_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~10\ ))
-- \STDP_module|PRE_reg_block|Add22~6\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~10\,
	sumout => \STDP_module|PRE_reg_block|Add22~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~6\);

-- Location: LABCELL_X76_Y48_N24
\STDP_module|PRE_reg_block|Add22~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~6\ ))
-- \STDP_module|PRE_reg_block|Add22~42\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~6\,
	sumout => \STDP_module|PRE_reg_block|Add22~41_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~42\);

-- Location: LABCELL_X76_Y48_N27
\STDP_module|PRE_reg_block|Add22~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~42\ ))
-- \STDP_module|PRE_reg_block|Add22~46\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~42\,
	sumout => \STDP_module|PRE_reg_block|Add22~45_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~46\);

-- Location: MLABCELL_X75_Y48_N30
\STDP_module|PRE_reg_block|LessThan101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan101~0_combout\ = ( \STDP_module|PRE_reg_block|Add22~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((\STDP_module|PRE_reg_block|Add22~45_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add22~41_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~41_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan101~0_combout\);

-- Location: LABCELL_X76_Y50_N39
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~54\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~50\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~54\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~50\);

-- Location: LABCELL_X76_Y48_N57
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~49_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\);

-- Location: LABCELL_X76_Y48_N30
\STDP_module|PRE_reg_block|Add22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~46\ ))
-- \STDP_module|PRE_reg_block|Add22~38\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~46\,
	sumout => \STDP_module|PRE_reg_block|Add22~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~38\);

-- Location: MLABCELL_X75_Y48_N33
\STDP_module|PRE_reg_block|Result~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~11_combout\ = ( \STDP_module|PRE_reg_block|Add22~37_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~3_combout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~37_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~37_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~11_combout\);

-- Location: MLABCELL_X75_Y48_N24
\STDP_module|PRE_reg_block|Result~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~9_combout\ = ( \STDP_module|PRE_reg_block|Add22~9_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\) # (\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~9_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~9_combout\);

-- Location: LABCELL_X76_Y47_N36
\STDP_module|PRE_reg_block|Result~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~8_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ & ( \STDP_module|PRE_reg_block|Add22~5_sumout\ ) ) # ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ & ( \STDP_module|PRE_reg_block|Add22~5_sumout\ & ( \STDP_module|PRE_reg_block|rounds~3_combout\ ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[10]~0_combout\ & ( !\STDP_module|PRE_reg_block|Add22~5_sumout\ & ( !\STDP_module|PRE_reg_block|rounds~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[10]~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~5_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~8_combout\);

-- Location: LABCELL_X79_Y50_N9
\STDP_module|PRE_reg_block|LessThan119~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~0_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\ & !\STDP_module|PRE_reg_block|Add20~1_sumout\)) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ 
-- & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_6~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_5~1_sumout\))) # (\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- (((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100010000000111110001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~0_combout\);

-- Location: LABCELL_X79_Y48_N24
\STDP_module|PRE_reg_block|LessThan119~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~0_combout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[4]~3_combout\ & ((!\STDP_module|PRE_reg_block|Add20~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\ & ((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[4]~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~0_combout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~1_combout\);

-- Location: LABCELL_X79_Y48_N6
\STDP_module|PRE_reg_block|LessThan119~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~2_combout\ = ( \STDP_module|PRE_reg_block|Add22~29_sumout\ & ( \STDP_module|PRE_reg_block|Add22~21_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan119~1_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|Add22~29_sumout\ & ( \STDP_module|PRE_reg_block|Add22~21_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan119~1_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Add22~29_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Add22~21_sumout\ & ( (\STDP_module|PRE_reg_block|LessThan119~1_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~29_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add22~21_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|LessThan119~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((!\STDP_module|PRE_reg_block|Add22~33_sumout\ & 
-- !\STDP_module|PRE_reg_block|Add22~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~25_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~29_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~21_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~2_combout\);

-- Location: MLABCELL_X75_Y48_N45
\STDP_module|PRE_reg_block|Result~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~10_combout\ = ( \STDP_module|PRE_reg_block|Add22~13_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~3_combout\) # (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~13_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~13_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~10_combout\);

-- Location: MLABCELL_X75_Y49_N18
\STDP_module|PRE_reg_block|LessThan95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan95~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|Result~9_combout\ & (!\STDP_module|PRE_reg_block|Result~8_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add22~17_sumout\) # (!\STDP_module|PRE_reg_block|rounds~3_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~9_combout\ & !\STDP_module|PRE_reg_block|Result~8_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~9_combout\ & !\STDP_module|PRE_reg_block|Result~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan95~0_combout\);

-- Location: LABCELL_X76_Y50_N42
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~50\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~62\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~50\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~62\);

-- Location: LABCELL_X77_Y49_N36
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\);

-- Location: LABCELL_X76_Y48_N33
\STDP_module|PRE_reg_block|Add22~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~38\ ))
-- \STDP_module|PRE_reg_block|Add22~54\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~38\,
	sumout => \STDP_module|PRE_reg_block|Add22~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~54\);

-- Location: LABCELL_X77_Y49_N33
\STDP_module|PRE_reg_block|Result~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~13_combout\ = ( \STDP_module|PRE_reg_block|Add22~53_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\) # (\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~53_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~53_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~13_combout\);

-- Location: LABCELL_X76_Y50_N45
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~62\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~70\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~62\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~70\);

-- Location: LABCELL_X76_Y50_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~65_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~70\ ))
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~66\ = CARRY(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~70\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~66\);

-- Location: LABCELL_X76_Y50_N51
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~66\,
	sumout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~1_sumout\);

-- Location: LABCELL_X76_Y48_N48
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~1_sumout\ & ( \STDP_module|PRE_reg_block|Add20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\);

-- Location: LABCELL_X77_Y51_N27
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ = ( \STDP_module|PRE_reg_block|Add20~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\);

-- Location: MLABCELL_X75_Y50_N54
\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ = ( \STDP_module|PRE_reg_block|Add20~1_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ & 
-- ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Add20~1_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~69_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_13~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\);

-- Location: LABCELL_X76_Y48_N36
\STDP_module|PRE_reg_block|Add22~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~54\ ))
-- \STDP_module|PRE_reg_block|Add22~58\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~54\,
	sumout => \STDP_module|PRE_reg_block|Add22~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~58\);

-- Location: LABCELL_X76_Y48_N39
\STDP_module|PRE_reg_block|Add22~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~58\ ))
-- \STDP_module|PRE_reg_block|Add22~62\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~58\,
	sumout => \STDP_module|PRE_reg_block|Add22~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~62\);

-- Location: LABCELL_X76_Y48_N42
\STDP_module|PRE_reg_block|Add22~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~62\ ))
-- \STDP_module|PRE_reg_block|Add22~50\ = CARRY(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~62\,
	sumout => \STDP_module|PRE_reg_block|Add22~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Add22~50\);

-- Location: LABCELL_X76_Y48_N51
\STDP_module|PRE_reg_block|Result~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~12_combout\ = ( \STDP_module|PRE_reg_block|Add22~49_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\) # (\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~49_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\,
	combout => \STDP_module|PRE_reg_block|Result~12_combout\);

-- Location: LABCELL_X77_Y51_N3
\STDP_module|PRE_reg_block|LessThan101~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan101~1_combout\ = ( \STDP_module|PRE_reg_block|Add22~57_sumout\ & ( \STDP_module|PRE_reg_block|Add22~61_sumout\ & ( ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~57_sumout\ & ( \STDP_module|PRE_reg_block|Add22~61_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Add22~57_sumout\ 
-- & ( !\STDP_module|PRE_reg_block|Add22~61_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\)) ) 
-- ) ) # ( !\STDP_module|PRE_reg_block|Add22~57_sumout\ & ( !\STDP_module|PRE_reg_block|Add22~61_sumout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan101~1_combout\);

-- Location: MLABCELL_X75_Y49_N42
\STDP_module|PRE_reg_block|LessThan95~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan95~1_combout\ = ( \STDP_module|PRE_reg_block|Result~12_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & (!\STDP_module|PRE_reg_block|LessThan95~0_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan95~1_combout\);

-- Location: LABCELL_X76_Y48_N45
\STDP_module|PRE_reg_block|Add22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add22~1_sumout\ = SUM(( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add22~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	cin => \STDP_module|PRE_reg_block|Add22~50\,
	sumout => \STDP_module|PRE_reg_block|Add22~1_sumout\);

-- Location: LABCELL_X76_Y48_N54
\STDP_module|PRE_reg_block|Result~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Result~7_combout\ = ( \STDP_module|PRE_reg_block|rounds~3_combout\ & ( \STDP_module|PRE_reg_block|Add22~1_sumout\ ) ) # ( !\STDP_module|PRE_reg_block|rounds~3_combout\ & ( 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	combout => \STDP_module|PRE_reg_block|Result~7_combout\);

-- Location: LABCELL_X79_Y48_N18
\STDP_module|PRE_reg_block|LessThan115~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan115~0_combout\ = ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan119~2_combout\)))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((\STDP_module|PRE_reg_block|Add22~9_sumout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ((!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010011000000000101001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan115~0_combout\);

-- Location: LABCELL_X79_Y48_N12
\STDP_module|PRE_reg_block|LessThan120~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan120~0_combout\ = ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( 
-- \STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- ((\STDP_module|PRE_reg_block|Add22~9_sumout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan119~2_combout\)))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((\STDP_module|PRE_reg_block|Add22~9_sumout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ((!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan120~0_combout\);

-- Location: MLABCELL_X75_Y48_N12
\STDP_module|PRE_reg_block|LessThan119~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~3_combout\ = ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ & ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & (!\STDP_module|PRE_reg_block|Add20~1_sumout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~33_sumout\ & ( !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|op_1~37_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[3]~4_combout\ & (((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_7~1_sumout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|op_4~1_sumout\)) # 
-- (\STDP_module|PRE_reg_block|Add20~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add20~1_sumout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[3]~4_combout\,
	datae => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	dataf => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~3_combout\);

-- Location: MLABCELL_X75_Y48_N27
\STDP_module|PRE_reg_block|LessThan119~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~4_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~0_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|LessThan119~3_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((!\STDP_module|PRE_reg_block|Add22~33_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~0_combout\ & ( (\STDP_module|PRE_reg_block|rounds~3_combout\ & !\STDP_module|PRE_reg_block|Add22~33_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001011111000010100101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~33_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~4_combout\);

-- Location: MLABCELL_X75_Y48_N48
\STDP_module|PRE_reg_block|LessThan119~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~5_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~4_combout\ & ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( !\STDP_module|PRE_reg_block|rounds~3_combout\ ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan119~4_combout\ & ( !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\) # ((!\STDP_module|PRE_reg_block|Add22~25_sumout\ & (!\STDP_module|PRE_reg_block|Add22~21_sumout\ & 
-- !\STDP_module|PRE_reg_block|Add22~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add22~25_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~21_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~29_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~5_combout\);

-- Location: MLABCELL_X78_Y47_N48
\STDP_module|PRE_reg_block|LessThan103~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan103~1_combout\ = ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan119~5_combout\) # (\STDP_module|PRE_reg_block|Result~9_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|Result~9_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan103~1_combout\);

-- Location: LABCELL_X77_Y47_N42
\STDP_module|PRE_reg_block|LessThan103~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan103~0_combout\ = ( \STDP_module|PRE_reg_block|Add22~57_sumout\ & ( \STDP_module|PRE_reg_block|Result~13_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((\STDP_module|PRE_reg_block|Add22~61_sumout\)))) 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~57_sumout\ & ( \STDP_module|PRE_reg_block|Result~13_combout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan103~0_combout\);

-- Location: LABCELL_X79_Y49_N54
\STDP_module|PRE_reg_block|LessThan105~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan105~0_combout\ = ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~0_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~37_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan105~0_combout\);

-- Location: LABCELL_X77_Y48_N51
\STDP_module|PRE_reg_block|exp~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~38_combout\ = ( \STDP_module|PRE_reg_block|Add22~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~49_sumout\))) ) ) # ( !\STDP_module|PRE_reg_block|Add22~1_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- \STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~1_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~38_combout\);

-- Location: MLABCELL_X78_Y47_N54
\STDP_module|PRE_reg_block|exp~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~39_combout\ = ( \STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( \STDP_module|PRE_reg_block|exp~38_combout\ & ( (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan120~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan103~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan120~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan115~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~38_combout\ & ( (\STDP_module|PRE_reg_block|LessThan103~1_combout\ & \STDP_module|PRE_reg_block|LessThan103~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~38_combout\,
	combout => \STDP_module|PRE_reg_block|exp~39_combout\);

-- Location: LABCELL_X77_Y48_N36
\STDP_module|PRE_reg_block|exp~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~28_combout\ = ( \STDP_module|PRE_reg_block|Add22~37_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add22~37_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add22~53_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110000000100011111000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~53_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~37_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~28_combout\);

-- Location: LABCELL_X77_Y48_N12
\STDP_module|PRE_reg_block|exp~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~29_combout\ = ( \STDP_module|PRE_reg_block|Add22~41_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\ & !\STDP_module|PRE_reg_block|rounds~3_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add22~41_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add22~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110000000100011111000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~45_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~41_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~29_combout\);

-- Location: LABCELL_X76_Y47_N54
\STDP_module|PRE_reg_block|exp~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~30_combout\ = ( \STDP_module|PRE_reg_block|exp~29_combout\ & ( \STDP_module|PRE_reg_block|Add22~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ & !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~29_combout\ & ( !\STDP_module|PRE_reg_block|Add22~61_sumout\ 
-- & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\))) # 
-- (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((!\STDP_module|PRE_reg_block|Add22~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110101011000000000000000000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~30_combout\);

-- Location: MLABCELL_X75_Y49_N12
\STDP_module|PRE_reg_block|LessThan117~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan117~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & (((\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Add22~17_sumout\)) # (\STDP_module|PRE_reg_block|Result~9_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000001111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan117~0_combout\);

-- Location: LABCELL_X76_Y47_N0
\STDP_module|PRE_reg_block|exp~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~33_combout\ = ( !\STDP_module|PRE_reg_block|LessThan117~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~12_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & (\STDP_module|PRE_reg_block|exp~30_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan115~0_combout\) # (\STDP_module|PRE_reg_block|Result~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	combout => \STDP_module|PRE_reg_block|exp~33_combout\);

-- Location: LABCELL_X77_Y47_N15
\STDP_module|PRE_reg_block|exp~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~31_combout\ = ( \STDP_module|PRE_reg_block|Add22~49_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & !\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Add22~49_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add22~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~1_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~31_combout\);

-- Location: MLABCELL_X78_Y47_N3
\STDP_module|PRE_reg_block|exp~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~32_combout\ = ( \STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( \STDP_module|PRE_reg_block|exp~30_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan115~0_combout\ & (\STDP_module|PRE_reg_block|exp~28_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~31_combout\ & !\STDP_module|PRE_reg_block|Result~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~31_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	combout => \STDP_module|PRE_reg_block|exp~32_combout\);

-- Location: LABCELL_X77_Y48_N54
\STDP_module|PRE_reg_block|exp~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~35_combout\ = ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (!\STDP_module|PRE_reg_block|Result~9_combout\ & ((!\STDP_module|PRE_reg_block|LessThan119~2_combout\) # 
-- ((\STDP_module|PRE_reg_block|Add22~17_sumout\ & \STDP_module|PRE_reg_block|rounds~3_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan119~2_combout\ & (\STDP_module|PRE_reg_block|Result~9_combout\ & ((!\STDP_module|PRE_reg_block|Add22~17_sumout\) # (!\STDP_module|PRE_reg_block|rounds~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011101111000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~35_combout\);

-- Location: LABCELL_X77_Y48_N24
\STDP_module|PRE_reg_block|exp~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~34_combout\ = ( \STDP_module|PRE_reg_block|Add22~61_sumout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~3_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add22~61_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((!\STDP_module|PRE_reg_block|Add22~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011110000100010001111000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~34_combout\);

-- Location: LABCELL_X77_Y48_N18
\STDP_module|PRE_reg_block|exp~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~36_combout\ = ( \STDP_module|PRE_reg_block|exp~35_combout\ & ( \STDP_module|PRE_reg_block|exp~34_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|exp~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~35_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	combout => \STDP_module|PRE_reg_block|exp~36_combout\);

-- Location: LABCELL_X77_Y49_N15
\STDP_module|PRE_reg_block|exp~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~37_combout\ = ( \STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( \STDP_module|PRE_reg_block|Result~7_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|LessThan115~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	combout => \STDP_module|PRE_reg_block|exp~37_combout\);

-- Location: MLABCELL_X78_Y48_N39
\STDP_module|PRE_reg_block|exp~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~40_combout\ = ( !\STDP_module|PRE_reg_block|Result~7_combout\ & ( !\STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~30_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~8_combout\ & \STDP_module|PRE_reg_block|exp~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~40_combout\);

-- Location: MLABCELL_X78_Y47_N6
\STDP_module|PRE_reg_block|exp~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~41_combout\ = ( !\STDP_module|PRE_reg_block|exp~37_combout\ & ( !\STDP_module|PRE_reg_block|exp~40_combout\ & ( (!\STDP_module|PRE_reg_block|exp~39_combout\ & (((!\STDP_module|PRE_reg_block|exp~33_combout\ & 
-- \STDP_module|PRE_reg_block|exp~36_combout\)) # (\STDP_module|PRE_reg_block|exp~32_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~39_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~33_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~32_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~36_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~40_combout\,
	combout => \STDP_module|PRE_reg_block|exp~41_combout\);

-- Location: MLABCELL_X75_Y48_N0
\STDP_module|PRE_reg_block|exp~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~49_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~9_combout\ & (\STDP_module|PRE_reg_block|Result~10_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~9_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~49_combout\);

-- Location: MLABCELL_X75_Y48_N18
\STDP_module|PRE_reg_block|LessThan99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan99~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\) 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~9_combout\ & (\STDP_module|PRE_reg_block|Result~10_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan99~0_combout\);

-- Location: MLABCELL_X75_Y48_N54
\STDP_module|PRE_reg_block|LessThan95~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan95~2_combout\ = ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & ((!\STDP_module|PRE_reg_block|LessThan119~5_combout\) 
-- # (\STDP_module|PRE_reg_block|Result~9_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|Result~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000100000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan95~2_combout\);

-- Location: LABCELL_X76_Y47_N24
\STDP_module|PRE_reg_block|exp~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~54_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~49_combout\ & \STDP_module|PRE_reg_block|Result~7_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & ((\STDP_module|PRE_reg_block|Result~7_combout\) # (\STDP_module|PRE_reg_block|exp~49_combout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & \STDP_module|PRE_reg_block|exp~49_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000001000100010000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~54_combout\);

-- Location: LABCELL_X77_Y48_N0
\STDP_module|PRE_reg_block|exp~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~43_combout\ = ( \STDP_module|PRE_reg_block|exp~28_combout\ & ( \STDP_module|PRE_reg_block|exp~34_combout\ & ( (\STDP_module|PRE_reg_block|exp~29_combout\ & ((!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((!\STDP_module|PRE_reg_block|Add22~49_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	combout => \STDP_module|PRE_reg_block|exp~43_combout\);

-- Location: MLABCELL_X75_Y49_N48
\STDP_module|PRE_reg_block|LessThan119~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~6_combout\ = ( \STDP_module|PRE_reg_block|Add22~25_sumout\ & ( \STDP_module|PRE_reg_block|Add22~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|LessThan119~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan119~3_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~25_sumout\ & ( \STDP_module|PRE_reg_block|Add22~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan119~0_combout\ & \STDP_module|PRE_reg_block|LessThan119~3_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Add22~25_sumout\ & ( !\STDP_module|PRE_reg_block|Add22~29_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|LessThan119~0_combout\ & \STDP_module|PRE_reg_block|LessThan119~3_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~25_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Add22~29_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|LessThan119~0_combout\ & (\STDP_module|PRE_reg_block|LessThan119~3_combout\))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add22~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~33_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~25_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~29_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~6_combout\);

-- Location: LABCELL_X76_Y49_N30
\STDP_module|PRE_reg_block|LessThan119~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~7_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~6_combout\ & ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( (\STDP_module|PRE_reg_block|Add22~13_sumout\ & \STDP_module|PRE_reg_block|rounds~3_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan119~6_combout\ & ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~13_sumout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan119~6_combout\ & ( !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( (\STDP_module|PRE_reg_block|Add22~21_sumout\ 
-- & (\STDP_module|PRE_reg_block|Add22~13_sumout\ & \STDP_module|PRE_reg_block|rounds~3_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~6_combout\ & ( !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((\STDP_module|PRE_reg_block|Add22~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000000010100110011000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add22~21_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~13_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~7_combout\);

-- Location: LABCELL_X76_Y49_N48
\STDP_module|PRE_reg_block|LessThan115~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan115~1_combout\ = ( \STDP_module|PRE_reg_block|exp~34_combout\ & ( \STDP_module|PRE_reg_block|exp~28_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|exp~29_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~9_combout\) # (!\STDP_module|PRE_reg_block|LessThan119~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan115~1_combout\);

-- Location: LABCELL_X77_Y48_N42
\STDP_module|PRE_reg_block|LessThan120~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan120~1_combout\ = ( \STDP_module|PRE_reg_block|Add22~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan119~6_combout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\ & 
-- !\STDP_module|PRE_reg_block|rounds~3_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~21_sumout\ & ( \STDP_module|PRE_reg_block|LessThan119~6_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[8]~2_combout\)))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Add22~17_sumout\ & ((!\STDP_module|PRE_reg_block|Add22~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001010110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~13_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~21_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan120~1_combout\);

-- Location: LABCELL_X77_Y48_N6
\STDP_module|PRE_reg_block|LessThan113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan113~0_combout\ = ( \STDP_module|PRE_reg_block|exp~28_combout\ & ( \STDP_module|PRE_reg_block|LessThan120~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|exp~34_combout\ & 
-- \STDP_module|PRE_reg_block|exp~29_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~28_combout\ & ( !\STDP_module|PRE_reg_block|LessThan120~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & (!\STDP_module|PRE_reg_block|Result~9_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~34_combout\ & \STDP_module|PRE_reg_block|exp~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan113~0_combout\);

-- Location: MLABCELL_X78_Y47_N0
\STDP_module|PRE_reg_block|exp~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~42_combout\ = ( \STDP_module|PRE_reg_block|exp~29_combout\ & ( \STDP_module|PRE_reg_block|exp~34_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan115~0_combout\ & (\STDP_module|PRE_reg_block|exp~28_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~8_combout\ & \STDP_module|PRE_reg_block|exp~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~31_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	combout => \STDP_module|PRE_reg_block|exp~42_combout\);

-- Location: LABCELL_X79_Y48_N30
\STDP_module|PRE_reg_block|LessThan111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan111~0_combout\ = ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|LessThan119~2_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ((!\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add22~9_sumout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|Add22~17_sumout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & ((!\STDP_module|PRE_reg_block|Add22~9_sumout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~17_sumout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add22~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110010101100101011001010110000000000101011000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan111~0_combout\);

-- Location: MLABCELL_X78_Y47_N33
\STDP_module|PRE_reg_block|exp~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~44_combout\ = ( !\STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~7_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & !\STDP_module|PRE_reg_block|LessThan120~0_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	combout => \STDP_module|PRE_reg_block|exp~44_combout\);

-- Location: LABCELL_X77_Y47_N24
\STDP_module|PRE_reg_block|exp~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~45_combout\ = ( \STDP_module|PRE_reg_block|exp~42_combout\ & ( \STDP_module|PRE_reg_block|exp~44_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan113~0_combout\) # ((\STDP_module|PRE_reg_block|exp~43_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan117~0_combout\) # (\STDP_module|PRE_reg_block|LessThan115~1_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~42_combout\ & ( \STDP_module|PRE_reg_block|exp~44_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~43_combout\ & ((\STDP_module|PRE_reg_block|LessThan117~0_combout\) # (\STDP_module|PRE_reg_block|LessThan115~1_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~42_combout\ & ( !\STDP_module|PRE_reg_block|exp~44_combout\ 
-- & ( !\STDP_module|PRE_reg_block|LessThan113~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000010101000101011111111100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~43_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan113~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~42_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~44_combout\,
	combout => \STDP_module|PRE_reg_block|exp~45_combout\);

-- Location: LABCELL_X76_Y47_N45
\STDP_module|PRE_reg_block|exp~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~50_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & !\STDP_module|PRE_reg_block|exp~49_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|LessThan103~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & \STDP_module|PRE_reg_block|exp~49_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000001000000010000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~50_combout\);

-- Location: LABCELL_X77_Y47_N9
\STDP_module|PRE_reg_block|LessThan103~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan103~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan103~2_combout\);

-- Location: MLABCELL_X78_Y47_N24
\STDP_module|PRE_reg_block|LessThan109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan109~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[9]~1_combout\)))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (!\STDP_module|PRE_reg_block|Add22~17_sumout\ & (!\STDP_module|PRE_reg_block|Add22~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~9_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[9]~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan109~0_combout\);

-- Location: LABCELL_X77_Y47_N6
\STDP_module|PRE_reg_block|LessThan101~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan101~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan109~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan109~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan101~2_combout\);

-- Location: LABCELL_X77_Y47_N18
\STDP_module|PRE_reg_block|exp~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~53_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan103~2_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & !\STDP_module|PRE_reg_block|LessThan103~2_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~7_combout\ & (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & \STDP_module|PRE_reg_block|Result~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~53_combout\);

-- Location: MLABCELL_X75_Y48_N6
\STDP_module|PRE_reg_block|exp~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~51_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|Result~10_combout\) # (\STDP_module|PRE_reg_block|Result~9_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~5_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~51_combout\);

-- Location: LABCELL_X76_Y49_N9
\STDP_module|PRE_reg_block|exp~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~52_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	combout => \STDP_module|PRE_reg_block|exp~52_combout\);

-- Location: LABCELL_X79_Y49_N30
\STDP_module|PRE_reg_block|exp~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~47_combout\ = ( \STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan115~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~38_combout\ & ((!\STDP_module|PRE_reg_block|Result~13_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan101~1_combout\) # (!\STDP_module|PRE_reg_block|LessThan120~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan115~0_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~38_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan115~0_combout\ & ( \STDP_module|PRE_reg_block|exp~38_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan115~0_combout\ & ( \STDP_module|PRE_reg_block|exp~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~38_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~47_combout\);

-- Location: LABCELL_X79_Y49_N36
\STDP_module|PRE_reg_block|LessThan103~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan103~4_combout\ = ( !\STDP_module|PRE_reg_block|rounds~3_combout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[11]~7_combout\ & 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[13]~5_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[12]~6_combout\))) ) ) # ( \STDP_module|PRE_reg_block|rounds~3_combout\ & ( 
-- (((\STDP_module|PRE_reg_block|Add22~41_sumout\ & (\STDP_module|PRE_reg_block|Add22~37_sumout\ & \STDP_module|PRE_reg_block|Add22~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000000000000000000001000000010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[11]~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[13]~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~41_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~37_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~45_sumout\,
	datag => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[12]~6_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan103~4_combout\);

-- Location: LABCELL_X79_Y49_N24
\STDP_module|PRE_reg_block|exp~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~46_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~13_combout\ & \STDP_module|PRE_reg_block|LessThan120~0_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan103~4_combout\ & ( !\STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~46_combout\);

-- Location: LABCELL_X79_Y49_N12
\STDP_module|PRE_reg_block|exp~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~48_combout\ = ( !\STDP_module|PRE_reg_block|exp~40_combout\ & ( (!\STDP_module|PRE_reg_block|exp~37_combout\ & ((!\STDP_module|PRE_reg_block|exp~47_combout\) # (!\STDP_module|PRE_reg_block|exp~46_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~47_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~46_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~40_combout\,
	combout => \STDP_module|PRE_reg_block|exp~48_combout\);

-- Location: MLABCELL_X78_Y49_N54
\STDP_module|PRE_reg_block|exp~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~55_combout\ = ( \STDP_module|PRE_reg_block|exp~52_combout\ & ( \STDP_module|PRE_reg_block|exp~48_combout\ & ( (!\STDP_module|PRE_reg_block|exp~50_combout\ & ((!\STDP_module|PRE_reg_block|exp~53_combout\ & 
-- ((\STDP_module|PRE_reg_block|exp~45_combout\))) # (\STDP_module|PRE_reg_block|exp~53_combout\ & (!\STDP_module|PRE_reg_block|exp~54_combout\)))) # (\STDP_module|PRE_reg_block|exp~50_combout\ & (!\STDP_module|PRE_reg_block|exp~54_combout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~52_combout\ & ( \STDP_module|PRE_reg_block|exp~48_combout\ & ( (\STDP_module|PRE_reg_block|exp~45_combout\ & (!\STDP_module|PRE_reg_block|exp~50_combout\ & !\STDP_module|PRE_reg_block|exp~53_combout\)) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~52_combout\ & ( !\STDP_module|PRE_reg_block|exp~48_combout\ & ( (!\STDP_module|PRE_reg_block|exp~54_combout\ & ((\STDP_module|PRE_reg_block|exp~53_combout\) # (\STDP_module|PRE_reg_block|exp~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010101010101000110000000000000011101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~54_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~45_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~50_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~53_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~52_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~48_combout\,
	combout => \STDP_module|PRE_reg_block|exp~55_combout\);

-- Location: MLABCELL_X78_Y49_N0
\STDP_module|PRE_reg_block|Add23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~1_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~41_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~55_combout\)))) ) + ( VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add23~2\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~41_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~55_combout\)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111011110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~41_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~55_combout\,
	cin => GND,
	sumout => \STDP_module|PRE_reg_block|Add23~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~2\);

-- Location: MLABCELL_X92_Y49_N0
\STDP_module|PRE_reg_block|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~1_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add14~45_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~1_sumout\ $ (\STDP_module|PRE_reg_block|Add23~1_sumout\)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add14~2\ = CARRY(( !\STDP_module|PRE_reg_block|Add14~45_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~1_sumout\ $ (\STDP_module|PRE_reg_block|Add23~1_sumout\)) ) + ( !VCC ) + ( !VCC ))
-- \STDP_module|PRE_reg_block|Add14~3\ = SHARE((!\STDP_module|PRE_reg_block|Add14~45_sumout\ & (\STDP_module|PRE_reg_block|Add18~1_sumout\ & \STDP_module|PRE_reg_block|Add23~1_sumout\)) # (\STDP_module|PRE_reg_block|Add14~45_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add23~1_sumout\) # (\STDP_module|PRE_reg_block|Add18~1_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add14~45_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~1_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add23~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \STDP_module|PRE_reg_block|Add14~1_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~2\,
	shareout => \STDP_module|PRE_reg_block|Add14~3\);

-- Location: MLABCELL_X92_Y49_N42
\STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\ = ( !\rst_synapse_unit~input_o\ & ( \STDP_module|CAL_EN_POST~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_CAL_EN_POST~q\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\);

-- Location: FF_X92_Y49_N1
\STDP_module|PRE_reg_block|DATA_CAL_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~1_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(0));

-- Location: LABCELL_X117_Y47_N0
\STDP_module|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~1_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(0) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-8]~q\ ) + ( !VCC ))
-- \STDP_module|Add1~2\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(0) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-8]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-8]~q\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(0),
	cin => GND,
	sumout => \STDP_module|Add1~1_sumout\,
	cout => \STDP_module|Add1~2\);

-- Location: FF_X117_Y47_N2
\STDP_module|TAG_STDP_WEIGHT_SUM[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~1_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-8]~q\);

-- Location: FF_X120_Y46_N14
\STDP_module|popWeightDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-8]~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(0));

-- Location: LABCELL_X86_Y48_N36
\STDP_module|PRE_reg_block|exp~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~56_combout\ = ( !\STDP_module|PRE_reg_block|exp~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~56_combout\);

-- Location: MLABCELL_X85_Y47_N24
\STDP_module|PRE_reg_block|exp~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~63_combout\ = ( \STDP_module|PRE_reg_block|exp~6_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & (\STDP_module|PRE_reg_block|exp~0_combout\ & \STDP_module|PRE_reg_block|exp~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	combout => \STDP_module|PRE_reg_block|exp~63_combout\);

-- Location: LABCELL_X86_Y48_N12
\STDP_module|PRE_reg_block|exp~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~64_combout\ = ( !\STDP_module|PRE_reg_block|Result~0_combout\ & ( \STDP_module|PRE_reg_block|exp~63_combout\ & ( ((!\STDP_module|PRE_reg_block|Result~3_combout\ & (\STDP_module|PRE_reg_block|Result~2_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan90~5_combout\)) # (\STDP_module|PRE_reg_block|Result~3_combout\ & ((!\STDP_module|PRE_reg_block|LessThan90~5_combout\)))) # (\STDP_module|PRE_reg_block|Result~5_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~63_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000111111010011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~63_combout\,
	combout => \STDP_module|PRE_reg_block|exp~64_combout\);

-- Location: LABCELL_X86_Y48_N42
\STDP_module|PRE_reg_block|LessThan68~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan68~0_combout\ = ( \STDP_module|PRE_reg_block|Add17~17_sumout\ & ( !\STDP_module|PRE_reg_block|Result~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~2_combout\) # ((!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan90~2_combout\ & !\STDP_module|PRE_reg_block|Result~3_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add17~17_sumout\ & ( !\STDP_module|PRE_reg_block|Result~1_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~2_combout\) # ((\STDP_module|PRE_reg_block|LessThan90~2_combout\ & !\STDP_module|PRE_reg_block|Result~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101010101011101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan68~0_combout\);

-- Location: LABCELL_X86_Y48_N48
\STDP_module|PRE_reg_block|LessThan68~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan68~1_combout\ = ( \STDP_module|PRE_reg_block|Result~5_combout\ & ( !\STDP_module|PRE_reg_block|LessThan68~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~4_combout\ & \STDP_module|PRE_reg_block|LessThan72~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan68~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan68~1_combout\);

-- Location: MLABCELL_X85_Y50_N36
\STDP_module|PRE_reg_block|LessThan70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan70~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & ((!\STDP_module|PRE_reg_block|Add17~17_sumout\) # 
-- ((!\STDP_module|PRE_reg_block|rounds~1_combout\) # (!\STDP_module|PRE_reg_block|Result~2_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~3_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~2_combout\ & !\STDP_module|PRE_reg_block|Result~1_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( !\STDP_module|PRE_reg_block|Result~1_combout\ 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~3_combout\ & ( !\STDP_module|PRE_reg_block|Result~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan70~1_combout\);

-- Location: LABCELL_X86_Y48_N57
\STDP_module|PRE_reg_block|exp~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~57_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan70~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & \STDP_module|PRE_reg_block|Result~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~57_combout\);

-- Location: MLABCELL_X85_Y50_N21
\STDP_module|PRE_reg_block|LessThan72~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan72~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ & \STDP_module|PRE_reg_block|Result~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan72~3_combout\);

-- Location: LABCELL_X86_Y48_N0
\STDP_module|PRE_reg_block|exp~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~58_combout\ = ( \STDP_module|PRE_reg_block|exp~57_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan74~1_combout\ & \STDP_module|PRE_reg_block|Result~0_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~57_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~3_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan74~2_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan68~1_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~57_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan74~1_combout\ & 
-- \STDP_module|PRE_reg_block|Result~0_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~57_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~3_combout\ & ( (\STDP_module|PRE_reg_block|LessThan68~1_combout\ & \STDP_module|PRE_reg_block|Result~0_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001100110000000000111101010000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan68~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~57_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~3_combout\,
	combout => \STDP_module|PRE_reg_block|exp~58_combout\);

-- Location: MLABCELL_X85_Y48_N42
\STDP_module|PRE_reg_block|exp~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~59_combout\ = ( \STDP_module|PRE_reg_block|exp~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~5_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & (\STDP_module|PRE_reg_block|exp~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan91~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan86~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	combout => \STDP_module|PRE_reg_block|exp~59_combout\);

-- Location: MLABCELL_X85_Y48_N48
\STDP_module|PRE_reg_block|exp~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~60_combout\ = ( \STDP_module|PRE_reg_block|exp~19_combout\ & ( !\STDP_module|PRE_reg_block|exp~9_combout\ & ( (!\STDP_module|PRE_reg_block|exp~18_combout\ & (((!\STDP_module|PRE_reg_block|exp~5_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~59_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~19_combout\ & ( !\STDP_module|PRE_reg_block|exp~9_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~5_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~59_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101010101110100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~18_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~59_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\,
	combout => \STDP_module|PRE_reg_block|exp~60_combout\);

-- Location: LABCELL_X83_Y49_N18
\STDP_module|PRE_reg_block|LessThan78~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan78~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan86~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~6_combout\ & \STDP_module|PRE_reg_block|LessThan72~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan78~0_combout\);

-- Location: LABCELL_X83_Y49_N21
\STDP_module|PRE_reg_block|LessThan76~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan76~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & \STDP_module|PRE_reg_block|Result~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan76~1_combout\);

-- Location: LABCELL_X86_Y48_N21
\STDP_module|PRE_reg_block|exp~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~61_combout\ = ( \STDP_module|PRE_reg_block|LessThan76~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & !\STDP_module|PRE_reg_block|Result~5_combout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|LessThan76~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|Result~5_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan74~2_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan76~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~5_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan76~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~5_combout\) # ((!\STDP_module|PRE_reg_block|LessThan78~0_combout\) # (\STDP_module|PRE_reg_block|LessThan74~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010101010001000100010001000100010101010100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan78~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~61_combout\);

-- Location: LABCELL_X86_Y48_N6
\STDP_module|PRE_reg_block|exp~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~62_combout\ = ( \STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan68~1_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan66~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- ((\STDP_module|PRE_reg_block|LessThan66~1_combout\) # (\STDP_module|PRE_reg_block|LessThan68~1_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~23_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|LessThan68~1_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & ((\STDP_module|PRE_reg_block|exp~57_combout\) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~23_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & (((\STDP_module|PRE_reg_block|exp~57_combout\) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan68~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011000000100010001000010011000100110000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan68~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~57_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~62_combout\);

-- Location: LABCELL_X86_Y48_N24
\STDP_module|PRE_reg_block|exp~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~65_combout\ = ( \STDP_module|PRE_reg_block|exp~61_combout\ & ( \STDP_module|PRE_reg_block|exp~62_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~61_combout\ & ( \STDP_module|PRE_reg_block|exp~62_combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~61_combout\ & ( !\STDP_module|PRE_reg_block|exp~62_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~61_combout\ & ( !\STDP_module|PRE_reg_block|exp~62_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~56_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~58_combout\ & \STDP_module|PRE_reg_block|exp~60_combout\))) # (\STDP_module|PRE_reg_block|exp~64_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110110011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~64_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~61_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~62_combout\,
	combout => \STDP_module|PRE_reg_block|exp~65_combout\);

-- Location: MLABCELL_X85_Y47_N48
\STDP_module|PRE_reg_block|exp~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~70_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~2_combout\ & (!\STDP_module|PRE_reg_block|Result~3_combout\ $ 
-- (((!\STDP_module|PRE_reg_block|Add17~17_sumout\) # (!\STDP_module|PRE_reg_block|rounds~1_combout\))))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~2_combout\ & !\STDP_module|PRE_reg_block|Result~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000000001000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~70_combout\);

-- Location: MLABCELL_X85_Y47_N6
\STDP_module|PRE_reg_block|exp~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~71_combout\ = ( !\STDP_module|PRE_reg_block|Result~0_combout\ & ( \STDP_module|PRE_reg_block|exp~70_combout\ & ( (\STDP_module|PRE_reg_block|exp~1_combout\ & (!\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~0_combout\ & \STDP_module|PRE_reg_block|exp~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~70_combout\,
	combout => \STDP_module|PRE_reg_block|exp~71_combout\);

-- Location: MLABCELL_X85_Y46_N6
\STDP_module|PRE_reg_block|exp~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~68_combout\ = ( \STDP_module|PRE_reg_block|exp~2_combout\ & ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan80~0_combout\) # 
-- ((\STDP_module|PRE_reg_block|Result~1_combout\) # (\STDP_module|PRE_reg_block|Result~5_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~2_combout\ & ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~0_combout\ ) ) ) 
-- # ( \STDP_module|PRE_reg_block|exp~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~0_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan80~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~68_combout\);

-- Location: MLABCELL_X85_Y46_N18
\STDP_module|PRE_reg_block|exp~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~367_combout\ = ( !\STDP_module|PRE_reg_block|rounds~1_combout\ & ( ((!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~1_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~0_combout\ & \STDP_module|PRE_reg_block|exp~1_combout\)))) ) ) # ( \STDP_module|PRE_reg_block|rounds~1_combout\ & ( (!\STDP_module|PRE_reg_block|Add17~61_sumout\ & (((!\STDP_module|PRE_reg_block|Add17~57_sumout\ & 
-- (\STDP_module|PRE_reg_block|exp~0_combout\ & \STDP_module|PRE_reg_block|exp~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000110000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add17~61_sumout\,
	datab => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	datag => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~367_combout\);

-- Location: MLABCELL_X85_Y46_N54
\STDP_module|PRE_reg_block|exp~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~67_combout\ = ( !\STDP_module|PRE_reg_block|Result~1_combout\ & ( \STDP_module|PRE_reg_block|exp~367_combout\ & ( (!\STDP_module|PRE_reg_block|Result~5_combout\ & ((!\STDP_module|PRE_reg_block|LessThan90~5_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~3_combout\))) # (\STDP_module|PRE_reg_block|LessThan90~5_combout\ & ((!\STDP_module|PRE_reg_block|Result~2_combout\) # (\STDP_module|PRE_reg_block|Result~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~367_combout\,
	combout => \STDP_module|PRE_reg_block|exp~67_combout\);

-- Location: MLABCELL_X85_Y46_N24
\STDP_module|PRE_reg_block|exp~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~66_combout\ = ( \STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- \STDP_module|PRE_reg_block|Result~6_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ 
-- & \STDP_module|PRE_reg_block|Result~6_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( !\STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ & \STDP_module|PRE_reg_block|LessThan70~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~66_combout\);

-- Location: MLABCELL_X85_Y46_N12
\STDP_module|PRE_reg_block|exp~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~69_combout\ = ( \STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|exp~66_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|exp~68_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~67_combout\))) # (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan68~1_combout\) # ((\STDP_module|PRE_reg_block|exp~68_combout\ & !\STDP_module|PRE_reg_block|exp~67_combout\)))) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( \STDP_module|PRE_reg_block|exp~66_combout\ & ( ((\STDP_module|PRE_reg_block|exp~68_combout\ & !\STDP_module|PRE_reg_block|exp~67_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~23_combout\ & ( !\STDP_module|PRE_reg_block|exp~66_combout\ & ( (\STDP_module|PRE_reg_block|exp~68_combout\ & !\STDP_module|PRE_reg_block|exp~67_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~66_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|exp~68_combout\ & (!\STDP_module|PRE_reg_block|exp~67_combout\))) # (\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- (((\STDP_module|PRE_reg_block|exp~68_combout\ & !\STDP_module|PRE_reg_block|exp~67_combout\)) # (\STDP_module|PRE_reg_block|LessThan68~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110101001100000011000001110101011101010111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~68_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~67_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan68~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~66_combout\,
	combout => \STDP_module|PRE_reg_block|exp~69_combout\);

-- Location: LABCELL_X86_Y49_N36
\STDP_module|PRE_reg_block|exp~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~72_combout\ = ( \STDP_module|PRE_reg_block|exp~61_combout\ & ( \STDP_module|PRE_reg_block|exp~60_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~71_combout\) # (\STDP_module|PRE_reg_block|exp~56_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~58_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~61_combout\ & ( \STDP_module|PRE_reg_block|exp~60_combout\ & ( (!\STDP_module|PRE_reg_block|exp~58_combout\ & ((!\STDP_module|PRE_reg_block|exp~56_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~71_combout\)) # (\STDP_module|PRE_reg_block|exp~56_combout\ & ((\STDP_module|PRE_reg_block|exp~69_combout\))))) # (\STDP_module|PRE_reg_block|exp~58_combout\ & (((\STDP_module|PRE_reg_block|exp~69_combout\)))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~61_combout\ & ( !\STDP_module|PRE_reg_block|exp~60_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~61_combout\ & ( !\STDP_module|PRE_reg_block|exp~60_combout\ & ( \STDP_module|PRE_reg_block|exp~69_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111110001101000011111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~71_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~69_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~61_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\,
	combout => \STDP_module|PRE_reg_block|exp~72_combout\);

-- Location: LABCELL_X86_Y49_N3
\STDP_module|PRE_reg_block|Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Result~0_combout\ & (((!\STDP_module|PRE_reg_block|exp~72_combout\)))) # (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan66~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~65_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~2\ ))
-- \STDP_module|PRE_reg_block|Add18~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Result~0_combout\ & (((!\STDP_module|PRE_reg_block|exp~72_combout\)))) # (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan66~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~65_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~65_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~72_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~2\,
	sumout => \STDP_module|PRE_reg_block|Add18~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~6\);

-- Location: LABCELL_X76_Y49_N6
\STDP_module|PRE_reg_block|exp~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~73_combout\ = ( \STDP_module|PRE_reg_block|LessThan95~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~49_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~13_combout\ & \STDP_module|PRE_reg_block|Result~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	combout => \STDP_module|PRE_reg_block|exp~73_combout\);

-- Location: LABCELL_X77_Y48_N48
\STDP_module|PRE_reg_block|exp~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~80_combout\ = ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|exp~29_combout\ & (\STDP_module|PRE_reg_block|exp~34_combout\ & \STDP_module|PRE_reg_block|exp~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~80_combout\);

-- Location: MLABCELL_X78_Y48_N12
\STDP_module|PRE_reg_block|exp~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~81_combout\ = ( !\STDP_module|PRE_reg_block|Result~7_combout\ & ( \STDP_module|PRE_reg_block|exp~80_combout\ & ( ((!\STDP_module|PRE_reg_block|Result~10_combout\ & (\STDP_module|PRE_reg_block|Result~9_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan119~5_combout\)) # (\STDP_module|PRE_reg_block|Result~10_combout\ & ((!\STDP_module|PRE_reg_block|LessThan119~5_combout\)))) # (\STDP_module|PRE_reg_block|Result~12_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~7_combout\ & ( !\STDP_module|PRE_reg_block|exp~80_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000001011111011101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~80_combout\,
	combout => \STDP_module|PRE_reg_block|exp~81_combout\);

-- Location: MLABCELL_X78_Y48_N6
\STDP_module|PRE_reg_block|LessThan97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan97~0_combout\ = ( !\STDP_module|PRE_reg_block|Result~9_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|Result~9_combout\ & 
-- ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (\STDP_module|PRE_reg_block|LessThan119~2_combout\ & (!\STDP_module|PRE_reg_block|Result~8_combout\ & ((!\STDP_module|PRE_reg_block|rounds~3_combout\) # (!\STDP_module|PRE_reg_block|Add22~17_sumout\)))) 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|Result~9_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010100000100000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan97~0_combout\);

-- Location: MLABCELL_X78_Y48_N48
\STDP_module|PRE_reg_block|LessThan97~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan97~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan97~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan97~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan97~1_combout\);

-- Location: LABCELL_X79_Y49_N18
\STDP_module|PRE_reg_block|LessThan99~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan99~1_combout\ = ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & ((!\STDP_module|PRE_reg_block|rounds~3_combout\) 
-- # ((!\STDP_module|PRE_reg_block|Add22~17_sumout\) # (!\STDP_module|PRE_reg_block|Result~9_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~8_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~9_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000000000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan99~1_combout\);

-- Location: MLABCELL_X78_Y48_N51
\STDP_module|PRE_reg_block|exp~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~74_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan99~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~11_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~74_combout\);

-- Location: MLABCELL_X78_Y48_N54
\STDP_module|PRE_reg_block|exp~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~79_combout\ = ( \STDP_module|PRE_reg_block|LessThan95~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|LessThan97~1_combout\) 
-- # (!\STDP_module|PRE_reg_block|exp~51_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan95~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan97~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~7_combout\ & !\STDP_module|PRE_reg_block|exp~51_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan95~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|LessThan97~1_combout\) # (!\STDP_module|PRE_reg_block|exp~51_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan95~1_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|LessThan97~1_combout\ & (\STDP_module|PRE_reg_block|exp~74_combout\)) # (\STDP_module|PRE_reg_block|LessThan97~1_combout\ 
-- & ((!\STDP_module|PRE_reg_block|exp~51_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010001100110010001000010001000000000011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan97~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~74_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~79_combout\);

-- Location: LABCELL_X79_Y49_N3
\STDP_module|PRE_reg_block|LessThan101~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan101~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan117~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & \STDP_module|PRE_reg_block|Result~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan101~3_combout\);

-- Location: MLABCELL_X78_Y48_N42
\STDP_module|PRE_reg_block|exp~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~75_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~3_combout\ & ( \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~74_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan97~1_combout\)) # (\STDP_module|PRE_reg_block|exp~74_combout\ & ((!\STDP_module|PRE_reg_block|LessThan103~1_combout\))))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan101~3_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~74_combout\ & (\STDP_module|PRE_reg_block|LessThan97~1_combout\)) # (\STDP_module|PRE_reg_block|exp~74_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan103~1_combout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan101~3_combout\ & ( !\STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~74_combout\) # (!\STDP_module|PRE_reg_block|LessThan103~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan101~3_combout\ & ( !\STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~74_combout\ & (\STDP_module|PRE_reg_block|LessThan97~1_combout\)) # (\STDP_module|PRE_reg_block|exp~74_combout\ & ((!\STDP_module|PRE_reg_block|LessThan103~1_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000001100110011000000010011000100000001001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan97~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~74_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~75_combout\);

-- Location: LABCELL_X77_Y47_N57
\STDP_module|PRE_reg_block|LessThan107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan107~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan115~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan107~0_combout\);

-- Location: LABCELL_X77_Y47_N54
\STDP_module|PRE_reg_block|LessThan105~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan105~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan105~1_combout\);

-- Location: LABCELL_X77_Y47_N48
\STDP_module|PRE_reg_block|exp~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~78_combout\ = ( \STDP_module|PRE_reg_block|LessThan105~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|Result~7_combout\) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|LessThan105~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( \STDP_module|PRE_reg_block|Result~7_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan105~1_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|Result~7_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan105~1_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|Result~12_combout\) # ((!\STDP_module|PRE_reg_block|LessThan107~0_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan101~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001010000010100000101000001111000011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan107~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~78_combout\);

-- Location: LABCELL_X76_Y47_N48
\STDP_module|PRE_reg_block|exp~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~76_combout\ = ( \STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~12_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|exp~28_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~30_combout\ & !\STDP_module|PRE_reg_block|LessThan115~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~12_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|exp~28_combout\ & \STDP_module|PRE_reg_block|exp~30_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	combout => \STDP_module|PRE_reg_block|exp~76_combout\);

-- Location: LABCELL_X77_Y49_N6
\STDP_module|PRE_reg_block|exp~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~77_combout\ = ( \STDP_module|PRE_reg_block|exp~46_combout\ & ( \STDP_module|PRE_reg_block|exp~33_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & (!\STDP_module|PRE_reg_block|exp~37_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~47_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~46_combout\ & ( \STDP_module|PRE_reg_block|exp~33_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & !\STDP_module|PRE_reg_block|exp~37_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~46_combout\ & ( !\STDP_module|PRE_reg_block|exp~33_combout\ & ( (!\STDP_module|PRE_reg_block|exp~37_combout\ & (!\STDP_module|PRE_reg_block|exp~47_combout\ & ((!\STDP_module|PRE_reg_block|exp~76_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~7_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~46_combout\ & ( !\STDP_module|PRE_reg_block|exp~33_combout\ & ( (!\STDP_module|PRE_reg_block|exp~37_combout\ & ((!\STDP_module|PRE_reg_block|exp~76_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100110000000100000001000100010001000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~47_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~76_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~46_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~33_combout\,
	combout => \STDP_module|PRE_reg_block|exp~77_combout\);

-- Location: MLABCELL_X78_Y48_N30
\STDP_module|PRE_reg_block|exp~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~82_combout\ = ( \STDP_module|PRE_reg_block|exp~78_combout\ & ( \STDP_module|PRE_reg_block|exp~77_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~78_combout\ & ( \STDP_module|PRE_reg_block|exp~77_combout\ & ( 
-- (((!\STDP_module|PRE_reg_block|exp~73_combout\ & !\STDP_module|PRE_reg_block|exp~75_combout\)) # (\STDP_module|PRE_reg_block|exp~79_combout\)) # (\STDP_module|PRE_reg_block|exp~81_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~78_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~77_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~78_combout\ & ( !\STDP_module|PRE_reg_block|exp~77_combout\ & ( (\STDP_module|PRE_reg_block|exp~79_combout\) # (\STDP_module|PRE_reg_block|exp~81_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111111111111111110111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~81_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~79_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~78_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\,
	combout => \STDP_module|PRE_reg_block|exp~82_combout\);

-- Location: MLABCELL_X78_Y48_N0
\STDP_module|PRE_reg_block|exp~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~87_combout\ = ( !\STDP_module|PRE_reg_block|Result~9_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (\STDP_module|PRE_reg_block|LessThan119~2_combout\ & (\STDP_module|PRE_reg_block|Result~8_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Add22~17_sumout\) # (!\STDP_module|PRE_reg_block|rounds~3_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~9_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & ((!\STDP_module|PRE_reg_block|LessThan119~2_combout\) # ((\STDP_module|PRE_reg_block|Add22~17_sumout\ & \STDP_module|PRE_reg_block|rounds~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001011000000000000000000000101000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|exp~87_combout\);

-- Location: LABCELL_X77_Y48_N21
\STDP_module|PRE_reg_block|exp~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~88_combout\ = ( \STDP_module|PRE_reg_block|exp~87_combout\ & ( \STDP_module|PRE_reg_block|exp~34_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~29_combout\ & !\STDP_module|PRE_reg_block|Result~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~87_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	combout => \STDP_module|PRE_reg_block|exp~88_combout\);

-- Location: MLABCELL_X78_Y48_N24
\STDP_module|PRE_reg_block|exp~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~363_combout\ = ( !\STDP_module|PRE_reg_block|rounds~3_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & 
-- (!\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~1_combout\ & ((\STDP_module|PRE_reg_block|exp~29_combout\))))) ) ) # ( \STDP_module|PRE_reg_block|rounds~3_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Add22~57_sumout\ & (!\STDP_module|PRE_reg_block|Add22~61_sumout\ & \STDP_module|PRE_reg_block|exp~29_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000001000000010000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datab => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add22~61_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datag => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~363_combout\);

-- Location: LABCELL_X79_Y48_N36
\STDP_module|PRE_reg_block|exp~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~84_combout\ = ( !\STDP_module|PRE_reg_block|Result~12_combout\ & ( \STDP_module|PRE_reg_block|exp~363_combout\ & ( (!\STDP_module|PRE_reg_block|Result~8_combout\ & ((!\STDP_module|PRE_reg_block|Result~10_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~9_combout\) # (!\STDP_module|PRE_reg_block|LessThan119~5_combout\))) # (\STDP_module|PRE_reg_block|Result~10_combout\ & ((\STDP_module|PRE_reg_block|LessThan119~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~363_combout\,
	combout => \STDP_module|PRE_reg_block|exp~84_combout\);

-- Location: LABCELL_X79_Y48_N48
\STDP_module|PRE_reg_block|exp~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~83_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & \STDP_module|PRE_reg_block|LessThan95~2_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|exp~51_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & \STDP_module|PRE_reg_block|LessThan95~2_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|LessThan101~1_combout\)) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & \STDP_module|PRE_reg_block|LessThan95~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	combout => \STDP_module|PRE_reg_block|exp~83_combout\);

-- Location: LABCELL_X76_Y47_N18
\STDP_module|PRE_reg_block|exp~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~85_combout\ = ( \STDP_module|PRE_reg_block|exp~30_combout\ & ( !\STDP_module|PRE_reg_block|Result~7_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~28_combout\) # ((!\STDP_module|PRE_reg_block|LessThan109~0_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~12_combout\))) # (\STDP_module|PRE_reg_block|Result~8_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~30_combout\ & ( !\STDP_module|PRE_reg_block|Result~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan109~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	combout => \STDP_module|PRE_reg_block|exp~85_combout\);

-- Location: LABCELL_X79_Y48_N0
\STDP_module|PRE_reg_block|exp~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~86_combout\ = ( \STDP_module|PRE_reg_block|LessThan97~1_combout\ & ( \STDP_module|PRE_reg_block|exp~85_combout\ & ( (!\STDP_module|PRE_reg_block|exp~84_combout\) # ((\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~51_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan97~1_combout\ & ( \STDP_module|PRE_reg_block|exp~85_combout\ & ( (!\STDP_module|PRE_reg_block|exp~84_combout\) # ((\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- \STDP_module|PRE_reg_block|exp~83_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan97~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~85_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & !\STDP_module|PRE_reg_block|exp~51_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan97~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~85_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|exp~83_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110000000010101011101010111011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~84_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~83_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan97~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~85_combout\,
	combout => \STDP_module|PRE_reg_block|exp~86_combout\);

-- Location: MLABCELL_X78_Y49_N36
\STDP_module|PRE_reg_block|exp~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~89_combout\ = ( \STDP_module|PRE_reg_block|exp~86_combout\ & ( \STDP_module|PRE_reg_block|exp~75_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~86_combout\ & ( \STDP_module|PRE_reg_block|exp~75_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~78_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~86_combout\ & ( !\STDP_module|PRE_reg_block|exp~75_combout\ & ( (!\STDP_module|PRE_reg_block|exp~88_combout\) # ((!\STDP_module|PRE_reg_block|exp~77_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~73_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~86_combout\ & ( !\STDP_module|PRE_reg_block|exp~75_combout\ & ( (!\STDP_module|PRE_reg_block|exp~73_combout\ & ((!\STDP_module|PRE_reg_block|exp~77_combout\ & 
-- ((\STDP_module|PRE_reg_block|exp~78_combout\))) # (\STDP_module|PRE_reg_block|exp~77_combout\ & (!\STDP_module|PRE_reg_block|exp~88_combout\)))) # (\STDP_module|PRE_reg_block|exp~73_combout\ & (((\STDP_module|PRE_reg_block|exp~78_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011111011111110111111101100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~88_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~78_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~86_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\,
	combout => \STDP_module|PRE_reg_block|exp~89_combout\);

-- Location: MLABCELL_X78_Y49_N3
\STDP_module|PRE_reg_block|Add23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Result~7_combout\ & (((!\STDP_module|PRE_reg_block|exp~89_combout\)))) # (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|LessThan95~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~82_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~2\ ))
-- \STDP_module|PRE_reg_block|Add23~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Result~7_combout\ & (((!\STDP_module|PRE_reg_block|exp~89_combout\)))) # (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|LessThan95~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~82_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~82_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~89_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~2\,
	sumout => \STDP_module|PRE_reg_block|Add23~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~6\);

-- Location: LABCELL_X91_Y52_N30
\STDP_module|PRE_reg_block|exp~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~247_combout\ = ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( \STDP_module|PRE_reg_block|exp~201_combout\ & ( (\STDP_module|PRE_reg_block|exp~198_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & !\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( \STDP_module|PRE_reg_block|exp~201_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~198_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & !\STDP_module|PRE_reg_block|Result~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	combout => \STDP_module|PRE_reg_block|exp~247_combout\);

-- Location: MLABCELL_X92_Y52_N48
\STDP_module|PRE_reg_block|exp~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~248_combout\ = ( \STDP_module|PRE_reg_block|exp~202_combout\ & ( \STDP_module|PRE_reg_block|exp~216_combout\ & ( (!\STDP_module|PRE_reg_block|exp~215_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~206_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~202_combout\ & ( \STDP_module|PRE_reg_block|exp~216_combout\ & ( (!\STDP_module|PRE_reg_block|exp~215_combout\ & (!\STDP_module|PRE_reg_block|exp~206_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~247_combout\) # (\STDP_module|PRE_reg_block|Result~21_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~202_combout\ & ( !\STDP_module|PRE_reg_block|exp~216_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ 
-- & !\STDP_module|PRE_reg_block|exp~206_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~202_combout\ & ( !\STDP_module|PRE_reg_block|exp~216_combout\ & ( (!\STDP_module|PRE_reg_block|exp~206_combout\ & ((!\STDP_module|PRE_reg_block|exp~247_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000001100110000000010100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~215_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~247_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~202_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~216_combout\,
	combout => \STDP_module|PRE_reg_block|exp~248_combout\);

-- Location: LABCELL_X91_Y49_N9
\STDP_module|PRE_reg_block|exp~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~251_combout\ = ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & \STDP_module|PRE_reg_block|exp~203_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	combout => \STDP_module|PRE_reg_block|exp~251_combout\);

-- Location: MLABCELL_X92_Y52_N12
\STDP_module|PRE_reg_block|exp~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~252_combout\ = ( \STDP_module|PRE_reg_block|Result~26_combout\ & ( \STDP_module|PRE_reg_block|exp~251_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Result~26_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~251_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|Result~24_combout\ & (\STDP_module|PRE_reg_block|Result~23_combout\ & \STDP_module|PRE_reg_block|LessThan32~6_combout\)) # 
-- (\STDP_module|PRE_reg_block|Result~24_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~6_combout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~26_combout\ & ( !\STDP_module|PRE_reg_block|exp~251_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Result~26_combout\ & ( !\STDP_module|PRE_reg_block|exp~251_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110000010000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~251_combout\,
	combout => \STDP_module|PRE_reg_block|exp~252_combout\);

-- Location: LABCELL_X93_Y48_N54
\STDP_module|PRE_reg_block|LessThan18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan18~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ 
-- & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & \STDP_module|PRE_reg_block|Result~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan18~1_combout\);

-- Location: LABCELL_X93_Y48_N57
\STDP_module|PRE_reg_block|LessThan20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan20~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan20~0_combout\);

-- Location: LABCELL_X93_Y48_N12
\STDP_module|PRE_reg_block|exp~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~249_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|Result~26_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan18~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~26_combout\) # (!\STDP_module|PRE_reg_block|LessThan18~1_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|Result~21_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|Result~26_combout\) # ((!\STDP_module|PRE_reg_block|LessThan18~1_combout\ & !\STDP_module|PRE_reg_block|LessThan20~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000100010001000100010001000110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~249_combout\);

-- Location: LABCELL_X93_Y50_N3
\STDP_module|PRE_reg_block|exp~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~244_combout\ = ( \STDP_module|PRE_reg_block|LessThan8~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan10~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~244_combout\);

-- Location: LABCELL_X95_Y49_N0
\STDP_module|PRE_reg_block|LessThan14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan14~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan30~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~25_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan14~3_combout\);

-- Location: LABCELL_X95_Y50_N12
\STDP_module|PRE_reg_block|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan10~1_combout\ = ( \STDP_module|PRE_reg_block|Result~23_combout\ & ( !\STDP_module|PRE_reg_block|Result~22_combout\ & ( (!\STDP_module|PRE_reg_block|Result~24_combout\ & (!\STDP_module|PRE_reg_block|LessThan32~0_combout\ 
-- & \STDP_module|PRE_reg_block|LessThan32~3_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~23_combout\ & ( !\STDP_module|PRE_reg_block|Result~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan10~1_combout\);

-- Location: LABCELL_X95_Y49_N18
\STDP_module|PRE_reg_block|LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan10~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan10~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ 
-- & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan10~2_combout\);

-- Location: MLABCELL_X92_Y52_N42
\STDP_module|PRE_reg_block|LessThan12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan12~2_combout\ = ( !\STDP_module|PRE_reg_block|Result~22_combout\ & ( (!\STDP_module|PRE_reg_block|Result~23_combout\) # ((!\STDP_module|PRE_reg_block|Result~24_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan32~0_combout\ & \STDP_module|PRE_reg_block|LessThan32~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110010111111111111001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan12~2_combout\);

-- Location: LABCELL_X95_Y49_N21
\STDP_module|PRE_reg_block|exp~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~245_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan12~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~245_combout\);

-- Location: LABCELL_X95_Y49_N12
\STDP_module|PRE_reg_block|exp~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~246_combout\ = ( \STDP_module|PRE_reg_block|exp~245_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & !\STDP_module|PRE_reg_block|LessThan16~1_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|exp~245_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|LessThan10~2_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~245_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & !\STDP_module|PRE_reg_block|LessThan16~1_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~245_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((\STDP_module|PRE_reg_block|LessThan10~2_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan14~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011001100110000000000000011000000110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~245_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~246_combout\);

-- Location: LABCELL_X95_Y49_N42
\STDP_module|PRE_reg_block|exp~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~250_combout\ = ( \STDP_module|PRE_reg_block|exp~245_combout\ & ( \STDP_module|PRE_reg_block|LessThan10~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & !\STDP_module|PRE_reg_block|exp~219_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~245_combout\ & ( \STDP_module|PRE_reg_block|LessThan10~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & !\STDP_module|PRE_reg_block|exp~219_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~245_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan10~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan14~2_combout\) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~245_combout\ & ( !\STDP_module|PRE_reg_block|LessThan10~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|LessThan8~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010100000101010101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~245_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~250_combout\);

-- Location: MLABCELL_X92_Y52_N54
\STDP_module|PRE_reg_block|exp~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~253_combout\ = ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( \STDP_module|PRE_reg_block|exp~250_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( \STDP_module|PRE_reg_block|exp~250_combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~246_combout\ & ( !\STDP_module|PRE_reg_block|exp~250_combout\ & ( (\STDP_module|PRE_reg_block|exp~249_combout\) # (\STDP_module|PRE_reg_block|exp~252_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~250_combout\ & ( (((\STDP_module|PRE_reg_block|exp~248_combout\ & !\STDP_module|PRE_reg_block|exp~244_combout\)) # (\STDP_module|PRE_reg_block|exp~249_combout\)) # (\STDP_module|PRE_reg_block|exp~252_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~252_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~249_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~250_combout\,
	combout => \STDP_module|PRE_reg_block|exp~253_combout\);

-- Location: LABCELL_X89_Y50_N54
\STDP_module|PRE_reg_block|exp~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~261_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan32~0_combout\ & (!\STDP_module|PRE_reg_block|Result~23_combout\ & 
-- \STDP_module|PRE_reg_block|Result~22_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( (\STDP_module|PRE_reg_block|LessThan32~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~23_combout\ & \STDP_module|PRE_reg_block|Result~22_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan32~3_combout\ & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~23_combout\ & \STDP_module|PRE_reg_block|Result~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000011000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	combout => \STDP_module|PRE_reg_block|exp~261_combout\);

-- Location: MLABCELL_X92_Y50_N45
\STDP_module|PRE_reg_block|exp~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~262_combout\ = ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|exp~261_combout\ & ( (\STDP_module|PRE_reg_block|exp~203_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|exp~198_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~261_combout\,
	combout => \STDP_module|PRE_reg_block|exp~262_combout\);

-- Location: MLABCELL_X92_Y50_N48
\STDP_module|PRE_reg_block|exp~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~258_combout\ = ( \STDP_module|PRE_reg_block|exp~201_combout\ & ( !\STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~198_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|LessThan33~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~258_combout\);

-- Location: LABCELL_X93_Y50_N18
\STDP_module|PRE_reg_block|exp~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~255_combout\ = ( \STDP_module|PRE_reg_block|exp~219_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan8~2_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~219_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & ((\STDP_module|PRE_reg_block|LessThan8~2_combout\) # (\STDP_module|PRE_reg_block|LessThan12~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|exp~255_combout\);

-- Location: MLABCELL_X92_Y50_N30
\STDP_module|PRE_reg_block|LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan10~3_combout\ = ( \STDP_module|PRE_reg_block|Result~23_combout\ & ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|LessThan14~0_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~23_combout\ & ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|LessThan14~0_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|Result~23_combout\ 
-- & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & (((!\STDP_module|PRE_reg_block|LessThan32~3_combout\) # (\STDP_module|PRE_reg_block|LessThan32~0_combout\)) # 
-- (\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~23_combout\ & ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan14~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001101111100000000010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan10~3_combout\);

-- Location: MLABCELL_X92_Y50_N18
\STDP_module|PRE_reg_block|exp~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~254_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( (!\STDP_module|PRE_reg_block|Result~27_combout\) # ((!\STDP_module|PRE_reg_block|Result~26_combout\) # 
-- ((!\STDP_module|PRE_reg_block|Result~25_combout\) # (!\STDP_module|PRE_reg_block|LessThan10~3_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|Result~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~254_combout\);

-- Location: LABCELL_X91_Y49_N18
\STDP_module|PRE_reg_block|exp~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~256_combout\ = ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (!\STDP_module|PRE_reg_block|exp~219_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|exp~256_combout\);

-- Location: LABCELL_X93_Y52_N18
\STDP_module|PRE_reg_block|exp~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~257_combout\ = ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( \STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & (((!\STDP_module|PRE_reg_block|exp~201_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~26_combout\)) # (\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~198_combout\ & ( \STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( !\STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~198_combout\ & ( !\STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~257_combout\);

-- Location: MLABCELL_X92_Y50_N42
\STDP_module|PRE_reg_block|exp~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~259_combout\ = ( !\STDP_module|PRE_reg_block|Result~22_combout\ & ( \STDP_module|PRE_reg_block|LessThan24~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~203_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~198_combout\ & !\STDP_module|PRE_reg_block|Result~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~259_combout\);

-- Location: MLABCELL_X92_Y50_N54
\STDP_module|PRE_reg_block|exp~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~260_combout\ = ( \STDP_module|PRE_reg_block|exp~257_combout\ & ( \STDP_module|PRE_reg_block|exp~259_combout\ & ( (!\STDP_module|PRE_reg_block|exp~256_combout\ & ((!\STDP_module|PRE_reg_block|exp~255_combout\) # 
-- (!\STDP_module|PRE_reg_block|exp~254_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~257_combout\ & ( \STDP_module|PRE_reg_block|exp~259_combout\ & ( (!\STDP_module|PRE_reg_block|exp~256_combout\ & ((!\STDP_module|PRE_reg_block|exp~255_combout\) # 
-- (!\STDP_module|PRE_reg_block|exp~254_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~257_combout\ & ( !\STDP_module|PRE_reg_block|exp~259_combout\ & ( (\STDP_module|PRE_reg_block|exp~258_combout\ & (!\STDP_module|PRE_reg_block|exp~256_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~255_combout\) # (!\STDP_module|PRE_reg_block|exp~254_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~257_combout\ & ( !\STDP_module|PRE_reg_block|exp~259_combout\ & ( (!\STDP_module|PRE_reg_block|exp~256_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~255_combout\) # (!\STDP_module|PRE_reg_block|exp~254_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000010101000000000011111100000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~258_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~255_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~254_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~256_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~257_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~259_combout\,
	combout => \STDP_module|PRE_reg_block|exp~260_combout\);

-- Location: MLABCELL_X92_Y50_N24
\STDP_module|PRE_reg_block|exp~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~263_combout\ = ( \STDP_module|PRE_reg_block|exp~249_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~249_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~260_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~249_combout\ & ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~262_combout\) # (!\STDP_module|PRE_reg_block|exp~248_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~244_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~249_combout\ & ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( (!\STDP_module|PRE_reg_block|exp~244_combout\ & ((!\STDP_module|PRE_reg_block|exp~248_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~260_combout\))) # (\STDP_module|PRE_reg_block|exp~248_combout\ & (!\STDP_module|PRE_reg_block|exp~262_combout\)))) # (\STDP_module|PRE_reg_block|exp~244_combout\ & (((!\STDP_module|PRE_reg_block|exp~260_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011011000111111111101110111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~262_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~260_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~249_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\,
	combout => \STDP_module|PRE_reg_block|exp~263_combout\);

-- Location: LABCELL_X93_Y49_N33
\STDP_module|PRE_reg_block|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Result~21_combout\ & (((!\STDP_module|PRE_reg_block|exp~263_combout\)))) # (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan8~1_combout\) 
-- # ((!\STDP_module|PRE_reg_block|exp~253_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~2\ ))
-- \STDP_module|PRE_reg_block|Add9~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Result~21_combout\ & (((!\STDP_module|PRE_reg_block|exp~263_combout\)))) # (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan8~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~253_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~253_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~263_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~2\,
	sumout => \STDP_module|PRE_reg_block|Add9~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~6\);

-- Location: LABCELL_X95_Y50_N39
\STDP_module|PRE_reg_block|exp~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~231_combout\ = ( \STDP_module|PRE_reg_block|exp~173_combout\ & ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & \STDP_module|PRE_reg_block|exp~177_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	combout => \STDP_module|PRE_reg_block|exp~231_combout\);

-- Location: LABCELL_X96_Y50_N36
\STDP_module|PRE_reg_block|exp~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~232_combout\ = ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( \STDP_module|PRE_reg_block|exp~231_combout\ & ( ((!\STDP_module|PRE_reg_block|LessThan61~6_combout\ & ((\STDP_module|PRE_reg_block|Result~17_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan61~6_combout\ & (\STDP_module|PRE_reg_block|Result~16_combout\ & !\STDP_module|PRE_reg_block|Result~17_combout\))) # (\STDP_module|PRE_reg_block|Result~19_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~14_combout\ & ( !\STDP_module|PRE_reg_block|exp~231_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000011100111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~231_combout\,
	combout => \STDP_module|PRE_reg_block|exp~232_combout\);

-- Location: MLABCELL_X97_Y50_N30
\STDP_module|PRE_reg_block|exp~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~224_combout\ = ( !\STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~224_combout\);

-- Location: MLABCELL_X97_Y51_N51
\STDP_module|PRE_reg_block|LessThan41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan41~2_combout\ = ( !\STDP_module|PRE_reg_block|Result~15_combout\ & ( (!\STDP_module|PRE_reg_block|Result~16_combout\) # ((!\STDP_module|PRE_reg_block|Result~17_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan61~0_combout\ & \STDP_module|PRE_reg_block|LessThan61~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111110111110101111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan41~2_combout\);

-- Location: LABCELL_X96_Y51_N54
\STDP_module|PRE_reg_block|exp~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~225_combout\ = ( \STDP_module|PRE_reg_block|Result~19_combout\ & ( !\STDP_module|PRE_reg_block|LessThan41~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~18_combout\ & \STDP_module|PRE_reg_block|LessThan43~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~225_combout\);

-- Location: LABCELL_X96_Y51_N33
\STDP_module|PRE_reg_block|LessThan39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan39~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan61~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~16_combout\ & !\STDP_module|PRE_reg_block|Result~15_combout\) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan61~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & ((!\STDP_module|PRE_reg_block|Result~16_combout\) # ((\STDP_module|PRE_reg_block|LessThan61~3_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101000000000101110100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan39~1_combout\);

-- Location: LABCELL_X96_Y51_N39
\STDP_module|PRE_reg_block|LessThan39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan39~2_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan39~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan39~2_combout\);

-- Location: LABCELL_X96_Y51_N6
\STDP_module|PRE_reg_block|exp~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~230_combout\ = ( \STDP_module|PRE_reg_block|LessThan37~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~193_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan39~2_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan37~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (!\STDP_module|PRE_reg_block|exp~193_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|LessThan39~2_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan37~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~193_combout\) # (!\STDP_module|PRE_reg_block|LessThan39~2_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan37~1_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|LessThan39~2_combout\ & ((\STDP_module|PRE_reg_block|exp~225_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan39~2_combout\ & (!\STDP_module|PRE_reg_block|exp~193_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100010001100110010001000000000001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~225_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~230_combout\);

-- Location: LABCELL_X96_Y50_N54
\STDP_module|PRE_reg_block|exp~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~227_combout\ = ( !\STDP_module|PRE_reg_block|Result~19_combout\ & ( \STDP_module|PRE_reg_block|exp~175_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~172_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan57~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan62~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	combout => \STDP_module|PRE_reg_block|exp~227_combout\);

-- Location: LABCELL_X96_Y50_N12
\STDP_module|PRE_reg_block|exp~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~228_combout\ = ( !\STDP_module|PRE_reg_block|exp~180_combout\ & ( \STDP_module|PRE_reg_block|exp~176_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~190_combout\) # 
-- (!\STDP_module|PRE_reg_block|exp~189_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~180_combout\ & ( !\STDP_module|PRE_reg_block|exp~176_combout\ & ( (!\STDP_module|PRE_reg_block|exp~190_combout\ & (((!\STDP_module|PRE_reg_block|exp~227_combout\)) 
-- # (\STDP_module|PRE_reg_block|Result~14_combout\))) # (\STDP_module|PRE_reg_block|exp~190_combout\ & (!\STDP_module|PRE_reg_block|exp~189_combout\ & ((!\STDP_module|PRE_reg_block|exp~227_combout\) # (\STDP_module|PRE_reg_block|Result~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001110100010000000000000000000110011001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~190_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~227_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~189_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~176_combout\,
	combout => \STDP_module|PRE_reg_block|exp~228_combout\);

-- Location: LABCELL_X96_Y50_N3
\STDP_module|PRE_reg_block|LessThan49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan49~0_combout\ = ( \STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~15_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan49~0_combout\);

-- Location: LABCELL_X96_Y50_N0
\STDP_module|PRE_reg_block|LessThan47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan47~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|Result~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan47~1_combout\);

-- Location: LABCELL_X96_Y48_N6
\STDP_module|PRE_reg_block|exp~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~229_combout\ = ( \STDP_module|PRE_reg_block|LessThan47~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|LessThan47~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|Result~19_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan45~2_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan47~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- \STDP_module|PRE_reg_block|Result~14_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan47~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan49~0_combout\) # ((!\STDP_module|PRE_reg_block|Result~19_combout\) # (\STDP_module|PRE_reg_block|LessThan45~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001100110000000000110011110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~229_combout\);

-- Location: LABCELL_X96_Y51_N0
\STDP_module|PRE_reg_block|LessThan43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan43~3_combout\ = ( \STDP_module|PRE_reg_block|Result~19_combout\ & ( \STDP_module|PRE_reg_block|LessThan59~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & \STDP_module|PRE_reg_block|LessThan43~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan43~3_combout\);

-- Location: LABCELL_X96_Y51_N48
\STDP_module|PRE_reg_block|exp~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~226_combout\ = ( \STDP_module|PRE_reg_block|exp~225_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan45~1_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|exp~225_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|LessThan39~2_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~225_combout\ & ( !\STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan45~1_combout\ & \STDP_module|PRE_reg_block|Result~14_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~225_combout\ & ( !\STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((\STDP_module|PRE_reg_block|LessThan39~2_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan43~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011001000100010001000000000001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~225_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~226_combout\);

-- Location: LABCELL_X96_Y50_N48
\STDP_module|PRE_reg_block|exp~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~233_combout\ = ( \STDP_module|PRE_reg_block|exp~229_combout\ & ( \STDP_module|PRE_reg_block|exp~226_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~229_combout\ & ( \STDP_module|PRE_reg_block|exp~226_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~230_combout\) # (\STDP_module|PRE_reg_block|exp~232_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~229_combout\ & ( !\STDP_module|PRE_reg_block|exp~226_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~229_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~226_combout\ & ( (((!\STDP_module|PRE_reg_block|exp~224_combout\ & \STDP_module|PRE_reg_block|exp~228_combout\)) # (\STDP_module|PRE_reg_block|exp~230_combout\)) # (\STDP_module|PRE_reg_block|exp~232_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111011111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~232_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~230_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~229_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\,
	combout => \STDP_module|PRE_reg_block|exp~233_combout\);

-- Location: LABCELL_X98_Y51_N36
\STDP_module|PRE_reg_block|exp~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~241_combout\ = ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( (!\STDP_module|PRE_reg_block|Result~16_combout\ & (\STDP_module|PRE_reg_block|LessThan61~3_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan61~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~17_combout\ & ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( (!\STDP_module|PRE_reg_block|Result~16_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan61~3_combout\) # (\STDP_module|PRE_reg_block|LessThan61~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110011000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	combout => \STDP_module|PRE_reg_block|exp~241_combout\);

-- Location: LABCELL_X98_Y49_N33
\STDP_module|PRE_reg_block|exp~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~242_combout\ = ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( \STDP_module|PRE_reg_block|exp~241_combout\ & ( (\STDP_module|PRE_reg_block|exp~173_combout\ & (!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~172_combout\ & \STDP_module|PRE_reg_block|exp~177_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~241_combout\,
	combout => \STDP_module|PRE_reg_block|exp~242_combout\);

-- Location: LABCELL_X98_Y49_N0
\STDP_module|PRE_reg_block|exp~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~237_combout\ = ( \STDP_module|PRE_reg_block|Result~19_combout\ & ( !\STDP_module|PRE_reg_block|Result~14_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Result~19_combout\ & ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( 
-- ((!\STDP_module|PRE_reg_block|exp~175_combout\) # ((!\STDP_module|PRE_reg_block|LessThan51~0_combout\) # (!\STDP_module|PRE_reg_block|exp~172_combout\))) # (\STDP_module|PRE_reg_block|Result~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	combout => \STDP_module|PRE_reg_block|exp~237_combout\);

-- Location: LABCELL_X98_Y49_N30
\STDP_module|PRE_reg_block|exp~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~239_combout\ = ( !\STDP_module|PRE_reg_block|Result~15_combout\ & ( \STDP_module|PRE_reg_block|LessThan53~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~173_combout\ & (!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~177_combout\ & \STDP_module|PRE_reg_block|exp~172_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~239_combout\);

-- Location: LABCELL_X99_Y49_N15
\STDP_module|PRE_reg_block|exp~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~238_combout\ = ( \STDP_module|PRE_reg_block|exp~175_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~172_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan57~0_combout\ & !\STDP_module|PRE_reg_block|Result~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~238_combout\);

-- Location: MLABCELL_X97_Y51_N18
\STDP_module|PRE_reg_block|LessThan39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan39~3_combout\ = ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Result~15_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~16_combout\ & (((!\STDP_module|PRE_reg_block|LessThan61~3_combout\) # (\STDP_module|PRE_reg_block|Result~17_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan61~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan39~3_combout\);

-- Location: LABCELL_X98_Y49_N12
\STDP_module|PRE_reg_block|exp~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~234_combout\ = ( \STDP_module|PRE_reg_block|Result~19_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ & ( (!\STDP_module|PRE_reg_block|Result~18_combout\) # ((!\STDP_module|PRE_reg_block|Result~20_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan43~1_combout\) # (!\STDP_module|PRE_reg_block|LessThan39~3_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~19_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	combout => \STDP_module|PRE_reg_block|exp~234_combout\);

-- Location: LABCELL_X98_Y49_N54
\STDP_module|PRE_reg_block|exp~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~235_combout\ = ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( \STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- \STDP_module|PRE_reg_block|Result~20_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|LessThan41~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010000000100000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	combout => \STDP_module|PRE_reg_block|exp~235_combout\);

-- Location: MLABCELL_X97_Y50_N33
\STDP_module|PRE_reg_block|exp~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~236_combout\ = ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~236_combout\);

-- Location: LABCELL_X98_Y49_N36
\STDP_module|PRE_reg_block|exp~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~240_combout\ = ( \STDP_module|PRE_reg_block|exp~235_combout\ & ( !\STDP_module|PRE_reg_block|exp~236_combout\ & ( (!\STDP_module|PRE_reg_block|exp~234_combout\ & ((!\STDP_module|PRE_reg_block|exp~237_combout\) # 
-- ((\STDP_module|PRE_reg_block|exp~238_combout\) # (\STDP_module|PRE_reg_block|exp~239_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~235_combout\ & ( !\STDP_module|PRE_reg_block|exp~236_combout\ & ( (!\STDP_module|PRE_reg_block|exp~237_combout\) # 
-- ((\STDP_module|PRE_reg_block|exp~238_combout\) # (\STDP_module|PRE_reg_block|exp~239_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111101111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~237_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~239_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~238_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~234_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~235_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~236_combout\,
	combout => \STDP_module|PRE_reg_block|exp~240_combout\);

-- Location: MLABCELL_X97_Y49_N6
\STDP_module|PRE_reg_block|exp~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~243_combout\ = ( \STDP_module|PRE_reg_block|exp~226_combout\ & ( \STDP_module|PRE_reg_block|exp~228_combout\ & ( (!\STDP_module|PRE_reg_block|exp~240_combout\) # (\STDP_module|PRE_reg_block|exp~229_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~226_combout\ & ( \STDP_module|PRE_reg_block|exp~228_combout\ & ( (!\STDP_module|PRE_reg_block|exp~224_combout\ & (!\STDP_module|PRE_reg_block|exp~242_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~240_combout\) # (\STDP_module|PRE_reg_block|exp~229_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~226_combout\ & ( !\STDP_module|PRE_reg_block|exp~228_combout\ & ( (!\STDP_module|PRE_reg_block|exp~240_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~229_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~226_combout\ & ( !\STDP_module|PRE_reg_block|exp~228_combout\ & ( (!\STDP_module|PRE_reg_block|exp~240_combout\) # (\STDP_module|PRE_reg_block|exp~229_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111110111011100010111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~242_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~229_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~240_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\,
	combout => \STDP_module|PRE_reg_block|exp~243_combout\);

-- Location: MLABCELL_X97_Y49_N33
\STDP_module|PRE_reg_block|Add13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~5_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|Result~14_combout\ & (((!\STDP_module|PRE_reg_block|exp~243_combout\)))) # (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan37~1_combout\) # ((!\STDP_module|PRE_reg_block|exp~233_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~2\ ))
-- \STDP_module|PRE_reg_block|Add13~6\ = CARRY(( (!\STDP_module|PRE_reg_block|Result~14_combout\ & (((!\STDP_module|PRE_reg_block|exp~243_combout\)))) # (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|LessThan37~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~233_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~233_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~243_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~2\,
	sumout => \STDP_module|PRE_reg_block|Add13~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~6\);

-- Location: LABCELL_X93_Y49_N3
\STDP_module|PRE_reg_block|Add14~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add13~5_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~5_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~46\ ))
-- \STDP_module|PRE_reg_block|Add14~50\ = CARRY(( \STDP_module|PRE_reg_block|Add13~5_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~5_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add9~5_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add13~5_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~46\,
	sumout => \STDP_module|PRE_reg_block|Add14~49_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~50\);

-- Location: MLABCELL_X92_Y49_N3
\STDP_module|PRE_reg_block|Add14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~5_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add18~5_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~5_sumout\ $ (\STDP_module|PRE_reg_block|Add14~49_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~3\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~2\ ))
-- \STDP_module|PRE_reg_block|Add14~6\ = CARRY(( !\STDP_module|PRE_reg_block|Add18~5_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~5_sumout\ $ (\STDP_module|PRE_reg_block|Add14~49_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~3\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~2\ ))
-- \STDP_module|PRE_reg_block|Add14~7\ = SHARE((!\STDP_module|PRE_reg_block|Add18~5_sumout\ & (\STDP_module|PRE_reg_block|Add23~5_sumout\ & \STDP_module|PRE_reg_block|Add14~49_sumout\)) # (\STDP_module|PRE_reg_block|Add18~5_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~49_sumout\) # (\STDP_module|PRE_reg_block|Add23~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add18~5_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add23~5_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~49_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~2\,
	sharein => \STDP_module|PRE_reg_block|Add14~3\,
	sumout => \STDP_module|PRE_reg_block|Add14~5_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~6\,
	shareout => \STDP_module|PRE_reg_block|Add14~7\);

-- Location: FF_X92_Y49_N4
\STDP_module|PRE_reg_block|DATA_CAL_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~5_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(1));

-- Location: LABCELL_X117_Y47_N3
\STDP_module|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~5_sumout\ = SUM(( \STDP_module|TAG_STDP_WEIGHT_SUM[-7]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(1) ) + ( \STDP_module|Add1~2\ ))
-- \STDP_module|Add1~6\ = CARRY(( \STDP_module|TAG_STDP_WEIGHT_SUM[-7]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(1) ) + ( \STDP_module|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(1),
	datad => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-7]~q\,
	cin => \STDP_module|Add1~2\,
	sumout => \STDP_module|Add1~5_sumout\,
	cout => \STDP_module|Add1~6\);

-- Location: FF_X117_Y47_N5
\STDP_module|TAG_STDP_WEIGHT_SUM[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~5_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-7]~q\);

-- Location: FF_X119_Y46_N35
\STDP_module|popWeightDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-7]~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(1));

-- Location: LABCELL_X77_Y47_N3
\STDP_module|PRE_reg_block|exp~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~94_combout\ = ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & 
-- \STDP_module|PRE_reg_block|exp~49_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~94_combout\);

-- Location: LABCELL_X77_Y47_N0
\STDP_module|PRE_reg_block|exp~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~93_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|Result~7_combout\) ) ) # ( !\STDP_module|PRE_reg_block|LessThan103~2_combout\ 
-- & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & ((\STDP_module|PRE_reg_block|LessThan107~0_combout\) # (\STDP_module|PRE_reg_block|LessThan105~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan107~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~93_combout\);

-- Location: LABCELL_X77_Y47_N30
\STDP_module|PRE_reg_block|exp~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~95_combout\ = ( \STDP_module|PRE_reg_block|exp~40_combout\ & ( \STDP_module|PRE_reg_block|exp~45_combout\ & ( (!\STDP_module|PRE_reg_block|exp~94_combout\ & ((\STDP_module|PRE_reg_block|exp~53_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~50_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~40_combout\ & ( \STDP_module|PRE_reg_block|exp~45_combout\ & ( (!\STDP_module|PRE_reg_block|exp~50_combout\ & ((!\STDP_module|PRE_reg_block|exp~53_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~93_combout\))) # (\STDP_module|PRE_reg_block|exp~53_combout\ & (!\STDP_module|PRE_reg_block|exp~94_combout\)))) # (\STDP_module|PRE_reg_block|exp~50_combout\ & (!\STDP_module|PRE_reg_block|exp~94_combout\)) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~40_combout\ & ( !\STDP_module|PRE_reg_block|exp~45_combout\ & ( (!\STDP_module|PRE_reg_block|exp~94_combout\ & ((\STDP_module|PRE_reg_block|exp~53_combout\) # (\STDP_module|PRE_reg_block|exp~50_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~40_combout\ & ( !\STDP_module|PRE_reg_block|exp~45_combout\ & ( (!\STDP_module|PRE_reg_block|exp~94_combout\ & ((\STDP_module|PRE_reg_block|exp~53_combout\) # (\STDP_module|PRE_reg_block|exp~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101011100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~94_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~50_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~93_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~53_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~40_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~45_combout\,
	combout => \STDP_module|PRE_reg_block|exp~95_combout\);

-- Location: MLABCELL_X78_Y49_N6
\STDP_module|PRE_reg_block|Add23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~41_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~95_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~6\ ))
-- \STDP_module|PRE_reg_block|Add23~10\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~41_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~95_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111011110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~41_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~95_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~6\,
	sumout => \STDP_module|PRE_reg_block|Add23~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~10\);

-- Location: LABCELL_X83_Y50_N15
\STDP_module|PRE_reg_block|exp~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~91_combout\ = ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan70~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan74~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~91_combout\);

-- Location: LABCELL_X83_Y50_N24
\STDP_module|PRE_reg_block|exp~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~90_combout\ = ( \STDP_module|PRE_reg_block|LessThan78~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|Result~5_combout\) ) ) # ( !\STDP_module|PRE_reg_block|LessThan78~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & ((\STDP_module|PRE_reg_block|LessThan74~2_combout\) # (\STDP_module|PRE_reg_block|LessThan76~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan78~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~90_combout\);

-- Location: LABCELL_X83_Y50_N42
\STDP_module|PRE_reg_block|exp~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~92_combout\ = ( \STDP_module|PRE_reg_block|exp~25_combout\ & ( \STDP_module|PRE_reg_block|exp~12_combout\ & ( !\STDP_module|PRE_reg_block|exp~91_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~25_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~12_combout\ & ( (\STDP_module|PRE_reg_block|exp~22_combout\ & !\STDP_module|PRE_reg_block|exp~91_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~25_combout\ & ( !\STDP_module|PRE_reg_block|exp~12_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~91_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~25_combout\ & ( !\STDP_module|PRE_reg_block|exp~12_combout\ & ( (!\STDP_module|PRE_reg_block|exp~22_combout\ & (((!\STDP_module|PRE_reg_block|exp~90_combout\ & 
-- \STDP_module|PRE_reg_block|exp~17_combout\)))) # (\STDP_module|PRE_reg_block|exp~22_combout\ & (!\STDP_module|PRE_reg_block|exp~91_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011100100110011001100110001000100010001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~91_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~90_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~17_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~12_combout\,
	combout => \STDP_module|PRE_reg_block|exp~92_combout\);

-- Location: LABCELL_X86_Y49_N6
\STDP_module|PRE_reg_block|Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~13_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~92_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~6\ ))
-- \STDP_module|PRE_reg_block|Add18~10\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~13_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~92_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~13_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~92_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~6\,
	sumout => \STDP_module|PRE_reg_block|Add18~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~10\);

-- Location: LABCELL_X98_Y50_N54
\STDP_module|PRE_reg_block|exp~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~265_combout\ = ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|LessThan45~0_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan41~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~265_combout\);

-- Location: LABCELL_X96_Y48_N0
\STDP_module|PRE_reg_block|exp~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~264_combout\ = ( \STDP_module|PRE_reg_block|Result~14_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & (((\STDP_module|PRE_reg_block|LessThan49~0_combout\) # (\STDP_module|PRE_reg_block|LessThan47~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan45~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011001100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	combout => \STDP_module|PRE_reg_block|exp~264_combout\);

-- Location: MLABCELL_X97_Y49_N24
\STDP_module|PRE_reg_block|exp~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~266_combout\ = ( \STDP_module|PRE_reg_block|exp~188_combout\ & ( \STDP_module|PRE_reg_block|exp~195_combout\ & ( !\STDP_module|PRE_reg_block|exp~265_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~188_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~195_combout\ & ( !\STDP_module|PRE_reg_block|exp~265_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~188_combout\ & ( !\STDP_module|PRE_reg_block|exp~195_combout\ & ( (!\STDP_module|PRE_reg_block|exp~192_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~183_combout\ & ((!\STDP_module|PRE_reg_block|exp~264_combout\)))) # (\STDP_module|PRE_reg_block|exp~192_combout\ & (((!\STDP_module|PRE_reg_block|exp~265_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~188_combout\ 
-- & ( !\STDP_module|PRE_reg_block|exp~195_combout\ & ( (\STDP_module|PRE_reg_block|exp~192_combout\ & !\STDP_module|PRE_reg_block|exp~265_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000101110000011000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~183_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~192_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~265_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~264_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~188_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~195_combout\,
	combout => \STDP_module|PRE_reg_block|exp~266_combout\);

-- Location: MLABCELL_X97_Y49_N36
\STDP_module|PRE_reg_block|Add13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~184_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~266_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~6\ ))
-- \STDP_module|PRE_reg_block|Add13~10\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~184_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\))) # (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~266_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~184_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~266_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~6\,
	sumout => \STDP_module|PRE_reg_block|Add13~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~10\);

-- Location: LABCELL_X93_Y50_N9
\STDP_module|PRE_reg_block|exp~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~268_combout\ = ( \STDP_module|PRE_reg_block|LessThan16~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan12~0_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- \STDP_module|PRE_reg_block|Result~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~268_combout\);

-- Location: MLABCELL_X92_Y48_N27
\STDP_module|PRE_reg_block|exp~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~267_combout\ = ( \STDP_module|PRE_reg_block|LessThan20~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|Result~21_combout\) ) ) # ( !\STDP_module|PRE_reg_block|LessThan20~0_combout\ 
-- & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & ((\STDP_module|PRE_reg_block|LessThan18~1_combout\) # (\STDP_module|PRE_reg_block|LessThan16~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000010000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~267_combout\);

-- Location: MLABCELL_X92_Y48_N42
\STDP_module|PRE_reg_block|exp~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~269_combout\ = ( \STDP_module|PRE_reg_block|exp~267_combout\ & ( \STDP_module|PRE_reg_block|exp~221_combout\ & ( !\STDP_module|PRE_reg_block|exp~268_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~267_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~221_combout\ & ( !\STDP_module|PRE_reg_block|exp~268_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~267_combout\ & ( !\STDP_module|PRE_reg_block|exp~221_combout\ & ( (\STDP_module|PRE_reg_block|exp~218_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~268_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~267_combout\ & ( !\STDP_module|PRE_reg_block|exp~221_combout\ & ( (!\STDP_module|PRE_reg_block|exp~218_combout\ & (((\STDP_module|PRE_reg_block|exp~214_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~209_combout\)))) # (\STDP_module|PRE_reg_block|exp~218_combout\ & (!\STDP_module|PRE_reg_block|exp~268_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111001000100010001000100010011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~218_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~268_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~214_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~209_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~267_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~221_combout\,
	combout => \STDP_module|PRE_reg_block|exp~269_combout\);

-- Location: LABCELL_X93_Y49_N36
\STDP_module|PRE_reg_block|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~9_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~210_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~269_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~6\ ))
-- \STDP_module|PRE_reg_block|Add9~10\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~210_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~269_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~210_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~269_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~6\,
	sumout => \STDP_module|PRE_reg_block|Add9~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~10\);

-- Location: LABCELL_X93_Y49_N6
\STDP_module|PRE_reg_block|Add14~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add9~9_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~9_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~50\ ))
-- \STDP_module|PRE_reg_block|Add14~54\ = CARRY(( \STDP_module|PRE_reg_block|Add9~9_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~9_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add9~9_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~50\,
	sumout => \STDP_module|PRE_reg_block|Add14~53_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~54\);

-- Location: MLABCELL_X92_Y49_N6
\STDP_module|PRE_reg_block|Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~9_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add23~9_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~9_sumout\ $ (\STDP_module|PRE_reg_block|Add14~53_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~7\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~6\ ))
-- \STDP_module|PRE_reg_block|Add14~10\ = CARRY(( !\STDP_module|PRE_reg_block|Add23~9_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~9_sumout\ $ (\STDP_module|PRE_reg_block|Add14~53_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~7\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~6\ ))
-- \STDP_module|PRE_reg_block|Add14~11\ = SHARE((!\STDP_module|PRE_reg_block|Add23~9_sumout\ & (\STDP_module|PRE_reg_block|Add18~9_sumout\ & \STDP_module|PRE_reg_block|Add14~53_sumout\)) # (\STDP_module|PRE_reg_block|Add23~9_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~53_sumout\) # (\STDP_module|PRE_reg_block|Add18~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add23~9_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~9_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~53_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~6\,
	sharein => \STDP_module|PRE_reg_block|Add14~7\,
	sumout => \STDP_module|PRE_reg_block|Add14~9_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~10\,
	shareout => \STDP_module|PRE_reg_block|Add14~11\);

-- Location: FF_X92_Y49_N7
\STDP_module|PRE_reg_block|DATA_CAL_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~9_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(2));

-- Location: LABCELL_X117_Y47_N6
\STDP_module|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~9_sumout\ = SUM(( \STDP_module|TAG_STDP_WEIGHT_SUM[-6]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(2) ) + ( \STDP_module|Add1~6\ ))
-- \STDP_module|Add1~10\ = CARRY(( \STDP_module|TAG_STDP_WEIGHT_SUM[-6]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(2) ) + ( \STDP_module|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-6]~q\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(2),
	cin => \STDP_module|Add1~6\,
	sumout => \STDP_module|Add1~9_sumout\,
	cout => \STDP_module|Add1~10\);

-- Location: FF_X117_Y47_N8
\STDP_module|TAG_STDP_WEIGHT_SUM[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~9_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-6]~q\);

-- Location: FF_X119_Y46_N38
\STDP_module|popWeightDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-6]~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(2));

-- Location: LABCELL_X84_Y48_N0
\STDP_module|PRE_reg_block|exp~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~102_combout\ = ( !\STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan82~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & (\STDP_module|PRE_reg_block|exp~2_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~0_combout\ & !\STDP_module|PRE_reg_block|Result~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~102_combout\);

-- Location: LABCELL_X84_Y48_N54
\STDP_module|PRE_reg_block|exp~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~97_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan90~5_combout\ & ( (\STDP_module|PRE_reg_block|Result~1_combout\ & (!\STDP_module|PRE_reg_block|Result~2_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~3_combout\ & \STDP_module|PRE_reg_block|Result~4_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan90~5_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~1_combout\ & (!\STDP_module|PRE_reg_block|Result~2_combout\ & (!\STDP_module|PRE_reg_block|Result~3_combout\ & \STDP_module|PRE_reg_block|Result~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	combout => \STDP_module|PRE_reg_block|exp~97_combout\);

-- Location: LABCELL_X84_Y48_N36
\STDP_module|PRE_reg_block|LessThan78~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan78~1_combout\ = ( \STDP_module|PRE_reg_block|Result~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~4_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|LessThan86~0_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & \STDP_module|PRE_reg_block|Result~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~4_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan78~1_combout\);

-- Location: LABCELL_X84_Y50_N18
\STDP_module|PRE_reg_block|exp~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~96_combout\ = ( \STDP_module|PRE_reg_block|Result~5_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan91~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan76~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~96_combout\);

-- Location: LABCELL_X84_Y48_N12
\STDP_module|PRE_reg_block|exp~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~103_combout\ = ( \STDP_module|PRE_reg_block|exp~56_combout\ & ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( (!\STDP_module|PRE_reg_block|exp~97_combout\) # ((!\STDP_module|PRE_reg_block|LessThan78~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~102_combout\ & \STDP_module|PRE_reg_block|exp~68_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~56_combout\ & ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( (!\STDP_module|PRE_reg_block|exp~102_combout\ & 
-- \STDP_module|PRE_reg_block|exp~68_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~56_combout\ & ( !\STDP_module|PRE_reg_block|exp~96_combout\ & ( (!\STDP_module|PRE_reg_block|exp~102_combout\ & (((!\STDP_module|PRE_reg_block|exp~97_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan78~1_combout\)) # (\STDP_module|PRE_reg_block|exp~68_combout\))) # (\STDP_module|PRE_reg_block|exp~102_combout\ & (!\STDP_module|PRE_reg_block|exp~97_combout\ & ((\STDP_module|PRE_reg_block|LessThan78~1_combout\)))) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|exp~56_combout\ & ( !\STDP_module|PRE_reg_block|exp~96_combout\ & ( (!\STDP_module|PRE_reg_block|exp~102_combout\ & \STDP_module|PRE_reg_block|exp~68_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010101100111000001010000010101111111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~102_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~97_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~68_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan78~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~96_combout\,
	combout => \STDP_module|PRE_reg_block|exp~103_combout\);

-- Location: LABCELL_X84_Y48_N18
\STDP_module|PRE_reg_block|exp~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~98_combout\ = ( \STDP_module|PRE_reg_block|Result~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & ((!\STDP_module|PRE_reg_block|Result~3_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~2_combout\ & \STDP_module|PRE_reg_block|LessThan90~5_combout\)) # (\STDP_module|PRE_reg_block|Result~3_combout\ & (!\STDP_module|PRE_reg_block|Result~2_combout\ & !\STDP_module|PRE_reg_block|LessThan90~5_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~98_combout\);

-- Location: LABCELL_X84_Y48_N6
\STDP_module|PRE_reg_block|exp~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~99_combout\ = ( \STDP_module|PRE_reg_block|exp~98_combout\ & ( (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|LessThan70~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~98_combout\,
	combout => \STDP_module|PRE_reg_block|exp~99_combout\);

-- Location: LABCELL_X83_Y48_N24
\STDP_module|PRE_reg_block|exp~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~100_combout\ = ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( \STDP_module|PRE_reg_block|exp~23_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & !\STDP_module|PRE_reg_block|LessThan70~0_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~21_combout\ & ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & \STDP_module|PRE_reg_block|LessThan70~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010000000100000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	combout => \STDP_module|PRE_reg_block|exp~100_combout\);

-- Location: LABCELL_X84_Y48_N30
\STDP_module|PRE_reg_block|exp~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~101_combout\ = ( \STDP_module|PRE_reg_block|LessThan78~1_combout\ & ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|exp~97_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~100_combout\) # (\STDP_module|PRE_reg_block|exp~99_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan78~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~96_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ 
-- & (\STDP_module|PRE_reg_block|exp~97_combout\ & ((!\STDP_module|PRE_reg_block|exp~100_combout\) # (\STDP_module|PRE_reg_block|exp~99_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan78~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~96_combout\ & 
-- ( (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~100_combout\) # (\STDP_module|PRE_reg_block|exp~99_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010001000001010000000100000000000000000000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~99_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~97_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~100_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan78~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~96_combout\,
	combout => \STDP_module|PRE_reg_block|exp~101_combout\);

-- Location: MLABCELL_X85_Y48_N21
\STDP_module|PRE_reg_block|exp~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~104_combout\ = ( \STDP_module|PRE_reg_block|exp~103_combout\ & ( \STDP_module|PRE_reg_block|exp~101_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~103_combout\ & ( \STDP_module|PRE_reg_block|exp~101_combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~103_combout\ & ( !\STDP_module|PRE_reg_block|exp~101_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~103_combout\ & ( !\STDP_module|PRE_reg_block|exp~101_combout\ & ( (\STDP_module|PRE_reg_block|exp~60_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~56_combout\ & !\STDP_module|PRE_reg_block|exp~58_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~103_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~101_combout\,
	combout => \STDP_module|PRE_reg_block|exp~104_combout\);

-- Location: MLABCELL_X85_Y48_N30
\STDP_module|PRE_reg_block|exp~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~105_combout\ = ( \STDP_module|PRE_reg_block|exp~103_combout\ & ( \STDP_module|PRE_reg_block|exp~101_combout\ & ( (!\STDP_module|PRE_reg_block|exp~8_combout\) # (((!\STDP_module|PRE_reg_block|exp~60_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~58_combout\)) # (\STDP_module|PRE_reg_block|exp~56_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~103_combout\ & ( \STDP_module|PRE_reg_block|exp~101_combout\ & ( (!\STDP_module|PRE_reg_block|exp~8_combout\) # 
-- (((!\STDP_module|PRE_reg_block|exp~60_combout\) # (\STDP_module|PRE_reg_block|exp~58_combout\)) # (\STDP_module|PRE_reg_block|exp~56_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~103_combout\ & ( !\STDP_module|PRE_reg_block|exp~101_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~8_combout\) # (((!\STDP_module|PRE_reg_block|exp~60_combout\) # (\STDP_module|PRE_reg_block|exp~58_combout\)) # (\STDP_module|PRE_reg_block|exp~56_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~103_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~101_combout\ & ( (!\STDP_module|PRE_reg_block|exp~8_combout\ & (!\STDP_module|PRE_reg_block|exp~56_combout\ & (!\STDP_module|PRE_reg_block|exp~58_combout\ & \STDP_module|PRE_reg_block|exp~60_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000111111111011111111111111101111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~103_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~101_combout\,
	combout => \STDP_module|PRE_reg_block|exp~105_combout\);

-- Location: LABCELL_X86_Y49_N9
\STDP_module|PRE_reg_block|Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~105_combout\)))) # 
-- (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~104_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~10\ ))
-- \STDP_module|PRE_reg_block|Add18~14\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~105_combout\)))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~104_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~104_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~105_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~10\,
	sumout => \STDP_module|PRE_reg_block|Add18~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~14\);

-- Location: LABCELL_X76_Y49_N24
\STDP_module|PRE_reg_block|exp~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~107_combout\ = ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & (!\STDP_module|PRE_reg_block|Result~9_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan119~5_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~8_combout\ & (!\STDP_module|PRE_reg_block|Result~9_combout\ & (!\STDP_module|PRE_reg_block|LessThan119~5_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~107_combout\);

-- Location: MLABCELL_X78_Y47_N42
\STDP_module|PRE_reg_block|exp~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~106_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan120~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan103~1_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan103~1_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~106_combout\);

-- Location: LABCELL_X77_Y49_N12
\STDP_module|PRE_reg_block|LessThan107~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan107~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~4_combout\ & ( \STDP_module|PRE_reg_block|Result~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|LessThan115~0_combout\ & \STDP_module|PRE_reg_block|Result~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan107~1_combout\);

-- Location: MLABCELL_X78_Y48_N36
\STDP_module|PRE_reg_block|exp~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~112_combout\ = ( !\STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~30_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~28_combout\ & !\STDP_module|PRE_reg_block|Result~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~112_combout\);

-- Location: LABCELL_X77_Y49_N42
\STDP_module|PRE_reg_block|exp~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~113_combout\ = ( \STDP_module|PRE_reg_block|exp~85_combout\ & ( \STDP_module|PRE_reg_block|exp~112_combout\ & ( (\STDP_module|PRE_reg_block|exp~73_combout\ & ((!\STDP_module|PRE_reg_block|LessThan107~1_combout\ & 
-- ((\STDP_module|PRE_reg_block|exp~106_combout\))) # (\STDP_module|PRE_reg_block|LessThan107~1_combout\ & (!\STDP_module|PRE_reg_block|exp~107_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~85_combout\ & ( \STDP_module|PRE_reg_block|exp~112_combout\ 
-- & ( (\STDP_module|PRE_reg_block|exp~73_combout\ & ((!\STDP_module|PRE_reg_block|LessThan107~1_combout\ & ((\STDP_module|PRE_reg_block|exp~106_combout\))) # (\STDP_module|PRE_reg_block|LessThan107~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~107_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~85_combout\ & ( !\STDP_module|PRE_reg_block|exp~112_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~85_combout\ & ( !\STDP_module|PRE_reg_block|exp~112_combout\ & 
-- ( (\STDP_module|PRE_reg_block|exp~73_combout\ & ((!\STDP_module|PRE_reg_block|LessThan107~1_combout\ & ((\STDP_module|PRE_reg_block|exp~106_combout\))) # (\STDP_module|PRE_reg_block|LessThan107~1_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~107_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000100111111111111111100000101010001000000010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~107_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~106_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan107~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~85_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~112_combout\,
	combout => \STDP_module|PRE_reg_block|exp~113_combout\);

-- Location: MLABCELL_X75_Y48_N36
\STDP_module|PRE_reg_block|exp~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~108_combout\ = ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan119~5_combout\ & (!\STDP_module|PRE_reg_block|Result~9_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( !\STDP_module|PRE_reg_block|Result~8_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan119~5_combout\ & (\STDP_module|PRE_reg_block|Result~9_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~108_combout\);

-- Location: LABCELL_X76_Y49_N36
\STDP_module|PRE_reg_block|exp~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~109_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|exp~108_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan101~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~108_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~109_combout\);

-- Location: LABCELL_X76_Y49_N42
\STDP_module|PRE_reg_block|exp~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~110_combout\ = ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( \STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~49_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~51_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|exp~49_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000001000100000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	combout => \STDP_module|PRE_reg_block|exp~110_combout\);

-- Location: LABCELL_X77_Y49_N54
\STDP_module|PRE_reg_block|exp~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~111_combout\ = ( \STDP_module|PRE_reg_block|exp~110_combout\ & ( \STDP_module|PRE_reg_block|exp~106_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & (\STDP_module|PRE_reg_block|exp~107_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~109_combout\ & \STDP_module|PRE_reg_block|LessThan107~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~110_combout\ & ( \STDP_module|PRE_reg_block|exp~106_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~107_combout\ & \STDP_module|PRE_reg_block|LessThan107~1_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~110_combout\ & ( !\STDP_module|PRE_reg_block|exp~106_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~109_combout\ & ((!\STDP_module|PRE_reg_block|LessThan107~1_combout\) # (\STDP_module|PRE_reg_block|exp~107_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~110_combout\ & ( !\STDP_module|PRE_reg_block|exp~106_combout\ 
-- & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|LessThan107~1_combout\) # (\STDP_module|PRE_reg_block|exp~107_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010001000001010000000100000000000100010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~107_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~109_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan107~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~110_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~106_combout\,
	combout => \STDP_module|PRE_reg_block|exp~111_combout\);

-- Location: LABCELL_X77_Y49_N39
\STDP_module|PRE_reg_block|exp~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~114_combout\ = ( \STDP_module|PRE_reg_block|exp~75_combout\ & ( (\STDP_module|PRE_reg_block|exp~111_combout\) # (\STDP_module|PRE_reg_block|exp~113_combout\) ) ) # ( !\STDP_module|PRE_reg_block|exp~75_combout\ & ( 
-- (((!\STDP_module|PRE_reg_block|exp~73_combout\ & \STDP_module|PRE_reg_block|exp~77_combout\)) # (\STDP_module|PRE_reg_block|exp~111_combout\)) # (\STDP_module|PRE_reg_block|exp~113_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111111111111001011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~113_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~111_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\,
	combout => \STDP_module|PRE_reg_block|exp~114_combout\);

-- Location: LABCELL_X77_Y49_N18
\STDP_module|PRE_reg_block|exp~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~115_combout\ = ( \STDP_module|PRE_reg_block|exp~111_combout\ & ( \STDP_module|PRE_reg_block|exp~113_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~77_combout\) # ((!\STDP_module|PRE_reg_block|exp~36_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~73_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~111_combout\ & ( \STDP_module|PRE_reg_block|exp~113_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~77_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~36_combout\) # (\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~73_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~111_combout\ & ( !\STDP_module|PRE_reg_block|exp~113_combout\ & ( 
-- ((!\STDP_module|PRE_reg_block|exp~77_combout\) # ((!\STDP_module|PRE_reg_block|exp~36_combout\) # (\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~73_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~111_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~113_combout\ & ( (!\STDP_module|PRE_reg_block|exp~73_combout\ & (\STDP_module|PRE_reg_block|exp~77_combout\ & (!\STDP_module|PRE_reg_block|exp~75_combout\ & !\STDP_module|PRE_reg_block|exp~36_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000111111111101111111111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~36_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~111_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~113_combout\,
	combout => \STDP_module|PRE_reg_block|exp~115_combout\);

-- Location: MLABCELL_X78_Y49_N9
\STDP_module|PRE_reg_block|Add23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (!\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~115_combout\)))) # 
-- (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~114_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~10\ ))
-- \STDP_module|PRE_reg_block|Add23~14\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (!\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~115_combout\)))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~114_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101100001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~114_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~115_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~10\,
	sumout => \STDP_module|PRE_reg_block|Add23~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~14\);

-- Location: LABCELL_X93_Y48_N6
\STDP_module|PRE_reg_block|exp~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~287_combout\ = ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|exp~251_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & (((\STDP_module|PRE_reg_block|Result~26_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan32~6_combout\)) # (\STDP_module|PRE_reg_block|Result~23_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|exp~251_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~6_combout\) # (\STDP_module|PRE_reg_block|Result~26_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~251_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( !\STDP_module|PRE_reg_block|exp~251_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011001111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~251_combout\,
	combout => \STDP_module|PRE_reg_block|exp~287_combout\);

-- Location: LABCELL_X93_Y48_N51
\STDP_module|PRE_reg_block|LessThan10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan10~4_combout\ = ( \STDP_module|PRE_reg_block|Result~22_combout\ & ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~22_combout\ & ( \STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Result~22_combout\ & ( !\STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~25_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan10~4_combout\);

-- Location: LABCELL_X93_Y51_N24
\STDP_module|PRE_reg_block|exp~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~285_combout\ = ( \STDP_module|PRE_reg_block|Result~23_combout\ & ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( (!\STDP_module|PRE_reg_block|Result~24_combout\ & (!\STDP_module|PRE_reg_block|Result~22_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & \STDP_module|PRE_reg_block|LessThan32~6_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~23_combout\ & ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~24_combout\ & (!\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & !\STDP_module|PRE_reg_block|LessThan32~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	combout => \STDP_module|PRE_reg_block|exp~285_combout\);

-- Location: LABCELL_X93_Y48_N24
\STDP_module|PRE_reg_block|exp~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~286_combout\ = ( \STDP_module|PRE_reg_block|exp~285_combout\ & ( \STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan10~4_combout\) # 
-- ((!\STDP_module|PRE_reg_block|Result~26_combout\) # (\STDP_module|PRE_reg_block|LessThan12~1_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~285_combout\ & ( \STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan10~4_combout\) # ((!\STDP_module|PRE_reg_block|Result~26_combout\) # (\STDP_module|PRE_reg_block|LessThan12~1_combout\)))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~285_combout\ & ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan10~4_combout\) # ((!\STDP_module|PRE_reg_block|Result~26_combout\) 
-- # (\STDP_module|PRE_reg_block|LessThan12~1_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~285_combout\ & ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~26_combout\) # ((!\STDP_module|PRE_reg_block|LessThan10~4_combout\ & !\STDP_module|PRE_reg_block|LessThan12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100000001100110010001100110011001000110011001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~285_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~286_combout\);

-- Location: LABCELL_X93_Y52_N0
\STDP_module|PRE_reg_block|exp~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~283_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & (\STDP_module|PRE_reg_block|Result~22_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~24_combout\ & !\STDP_module|PRE_reg_block|Result~23_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan32~6_combout\ & ( \STDP_module|PRE_reg_block|Result~25_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & (\STDP_module|PRE_reg_block|Result~22_combout\ & (!\STDP_module|PRE_reg_block|Result~24_combout\ & !\STDP_module|PRE_reg_block|Result~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	combout => \STDP_module|PRE_reg_block|exp~283_combout\);

-- Location: LABCELL_X93_Y48_N21
\STDP_module|PRE_reg_block|exp~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~284_combout\ = ( \STDP_module|PRE_reg_block|exp~283_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (!\STDP_module|PRE_reg_block|LessThan20~0_combout\ & (\STDP_module|PRE_reg_block|LessThan16~2_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan18~1_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|exp~283_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (((\STDP_module|PRE_reg_block|LessThan16~2_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan18~1_combout\)) # (\STDP_module|PRE_reg_block|LessThan20~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010001000101010001000100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~283_combout\,
	combout => \STDP_module|PRE_reg_block|exp~284_combout\);

-- Location: LABCELL_X93_Y48_N30
\STDP_module|PRE_reg_block|exp~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~288_combout\ = ( \STDP_module|PRE_reg_block|exp~284_combout\ & ( \STDP_module|PRE_reg_block|exp~248_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~246_combout\) # (\STDP_module|PRE_reg_block|exp~287_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~244_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~284_combout\ & ( \STDP_module|PRE_reg_block|exp~248_combout\ & ( (((!\STDP_module|PRE_reg_block|exp~244_combout\ & !\STDP_module|PRE_reg_block|exp~246_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~286_combout\)) # (\STDP_module|PRE_reg_block|exp~287_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~284_combout\ & ( !\STDP_module|PRE_reg_block|exp~248_combout\ & ( (\STDP_module|PRE_reg_block|exp~287_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~244_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~284_combout\ & ( !\STDP_module|PRE_reg_block|exp~248_combout\ & ( (\STDP_module|PRE_reg_block|exp~286_combout\) # (\STDP_module|PRE_reg_block|exp~287_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111011101110111011110111111001111111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~287_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~286_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~284_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\,
	combout => \STDP_module|PRE_reg_block|exp~288_combout\);

-- Location: LABCELL_X93_Y52_N36
\STDP_module|PRE_reg_block|LessThan20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan20~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan16~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan20~1_combout\);

-- Location: LABCELL_X93_Y51_N18
\STDP_module|PRE_reg_block|exp~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~290_combout\ = ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( \STDP_module|PRE_reg_block|LessThan12~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|exp~285_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan14~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~285_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~290_combout\);

-- Location: LABCELL_X93_Y51_N12
\STDP_module|PRE_reg_block|exp~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~291_combout\ = ( !\STDP_module|PRE_reg_block|exp~219_combout\ & ( \STDP_module|PRE_reg_block|LessThan12~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- \STDP_module|PRE_reg_block|Result~27_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~219_combout\ & ( !\STDP_module|PRE_reg_block|LessThan12~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|LessThan10~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~219_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan12~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|LessThan10~0_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~291_combout\);

-- Location: LABCELL_X93_Y51_N54
\STDP_module|PRE_reg_block|exp~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~289_combout\ = ( \STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan33~0_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|Result~26_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|Result~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~289_combout\);

-- Location: LABCELL_X93_Y52_N54
\STDP_module|PRE_reg_block|exp~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~292_combout\ = ( \STDP_module|PRE_reg_block|exp~291_combout\ & ( \STDP_module|PRE_reg_block|exp~289_combout\ & ( (\STDP_module|PRE_reg_block|exp~283_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan20~1_combout\ & \STDP_module|PRE_reg_block|exp~290_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~291_combout\ & ( \STDP_module|PRE_reg_block|exp~289_combout\ & ( (\STDP_module|PRE_reg_block|exp~283_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|LessThan20~1_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~291_combout\ & ( !\STDP_module|PRE_reg_block|exp~289_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~290_combout\ & ((!\STDP_module|PRE_reg_block|LessThan20~1_combout\) # (\STDP_module|PRE_reg_block|exp~283_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~291_combout\ & ( !\STDP_module|PRE_reg_block|exp~289_combout\ 
-- & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan20~1_combout\) # (\STDP_module|PRE_reg_block|exp~283_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001000000000011000100000001000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~283_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~290_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~291_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~289_combout\,
	combout => \STDP_module|PRE_reg_block|exp~292_combout\);

-- Location: LABCELL_X93_Y52_N30
\STDP_module|PRE_reg_block|exp~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~293_combout\ = ( !\STDP_module|PRE_reg_block|LessThan24~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan33~0_combout\ & ( (\STDP_module|PRE_reg_block|exp~201_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|exp~198_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~293_combout\);

-- Location: LABCELL_X93_Y52_N42
\STDP_module|PRE_reg_block|exp~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~294_combout\ = ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~289_combout\ & ( (!\STDP_module|PRE_reg_block|exp~283_combout\) # ((!\STDP_module|PRE_reg_block|LessThan20~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~293_combout\ & \STDP_module|PRE_reg_block|exp~257_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~289_combout\ & ( (!\STDP_module|PRE_reg_block|exp~293_combout\ & 
-- \STDP_module|PRE_reg_block|exp~257_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~289_combout\ & ( (!\STDP_module|PRE_reg_block|exp~283_combout\ & (((!\STDP_module|PRE_reg_block|exp~293_combout\ & 
-- \STDP_module|PRE_reg_block|exp~257_combout\)) # (\STDP_module|PRE_reg_block|LessThan20~1_combout\))) # (\STDP_module|PRE_reg_block|exp~283_combout\ & (!\STDP_module|PRE_reg_block|exp~293_combout\ & ((\STDP_module|PRE_reg_block|exp~257_combout\)))) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~289_combout\ & ( (!\STDP_module|PRE_reg_block|exp~293_combout\ & \STDP_module|PRE_reg_block|exp~257_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000010101100111000000000110011001111101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~283_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~293_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~257_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~289_combout\,
	combout => \STDP_module|PRE_reg_block|exp~294_combout\);

-- Location: LABCELL_X93_Y52_N6
\STDP_module|PRE_reg_block|exp~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~295_combout\ = ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( (\STDP_module|PRE_reg_block|exp~294_combout\) # (\STDP_module|PRE_reg_block|exp~292_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( (\STDP_module|PRE_reg_block|exp~294_combout\) # (\STDP_module|PRE_reg_block|exp~292_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~246_combout\ & ( (\STDP_module|PRE_reg_block|exp~294_combout\) # (\STDP_module|PRE_reg_block|exp~292_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~248_combout\ & (((\STDP_module|PRE_reg_block|exp~294_combout\) # (\STDP_module|PRE_reg_block|exp~292_combout\)))) # (\STDP_module|PRE_reg_block|exp~248_combout\ & (!\STDP_module|PRE_reg_block|exp~205_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111011101110000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~205_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~292_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~294_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\,
	combout => \STDP_module|PRE_reg_block|exp~295_combout\);

-- Location: LABCELL_X93_Y49_N39
\STDP_module|PRE_reg_block|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|exp~295_combout\)))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~288_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~10\ ))
-- \STDP_module|PRE_reg_block|Add9~14\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|exp~295_combout\)))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~288_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~288_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~295_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~10\,
	sumout => \STDP_module|PRE_reg_block|Add9~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~14\);

-- Location: LABCELL_X96_Y48_N12
\STDP_module|PRE_reg_block|LessThan39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan39~4_combout\ = ( \STDP_module|PRE_reg_block|Result~15_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~18_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~15_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Result~15_combout\ & ( !\STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~0_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan43~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan39~4_combout\);

-- Location: MLABCELL_X97_Y48_N48
\STDP_module|PRE_reg_block|exp~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~272_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan61~6_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~15_combout\ & !\STDP_module|PRE_reg_block|Result~16_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~17_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan61~6_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & (!\STDP_module|PRE_reg_block|Result~15_combout\ & \STDP_module|PRE_reg_block|Result~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	combout => \STDP_module|PRE_reg_block|exp~272_combout\);

-- Location: LABCELL_X96_Y48_N24
\STDP_module|PRE_reg_block|exp~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~273_combout\ = ( \STDP_module|PRE_reg_block|exp~272_combout\ & ( \STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~272_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|Result~19_combout\) # (\STDP_module|PRE_reg_block|LessThan43~2_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~272_combout\ & ( !\STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|Result~19_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan39~4_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~272_combout\ & ( !\STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~19_combout\) # (!\STDP_module|PRE_reg_block|LessThan39~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000100011001000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~272_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~273_combout\);

-- Location: LABCELL_X96_Y48_N36
\STDP_module|PRE_reg_block|exp~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~274_combout\ = ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( \STDP_module|PRE_reg_block|exp~231_combout\ & ( ((!\STDP_module|PRE_reg_block|LessThan61~6_combout\ & ((!\STDP_module|PRE_reg_block|Result~17_combout\) # 
-- (\STDP_module|PRE_reg_block|Result~16_combout\))) # (\STDP_module|PRE_reg_block|LessThan61~6_combout\ & (\STDP_module|PRE_reg_block|Result~17_combout\))) # (\STDP_module|PRE_reg_block|Result~19_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|Result~14_combout\ & ( !\STDP_module|PRE_reg_block|exp~231_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011010111110111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~231_combout\,
	combout => \STDP_module|PRE_reg_block|exp~274_combout\);

-- Location: MLABCELL_X97_Y48_N6
\STDP_module|PRE_reg_block|exp~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~270_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( \STDP_module|PRE_reg_block|Result~17_combout\ & ( (\STDP_module|PRE_reg_block|LessThan61~6_combout\ & (\STDP_module|PRE_reg_block|Result~15_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~16_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~0_combout\ & ( !\STDP_module|PRE_reg_block|Result~17_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|LessThan61~6_combout\ & (\STDP_module|PRE_reg_block|Result~15_combout\ & (!\STDP_module|PRE_reg_block|Result~16_combout\ & \STDP_module|PRE_reg_block|Result~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	combout => \STDP_module|PRE_reg_block|exp~270_combout\);

-- Location: LABCELL_X96_Y48_N54
\STDP_module|PRE_reg_block|exp~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~271_combout\ = ( \STDP_module|PRE_reg_block|LessThan47~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|LessThan49~0_combout\ & !\STDP_module|PRE_reg_block|exp~270_combout\)) ) ) # 
-- ( !\STDP_module|PRE_reg_block|LessThan47~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & ((!\STDP_module|PRE_reg_block|LessThan49~0_combout\ & (\STDP_module|PRE_reg_block|LessThan45~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan49~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~270_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000000100110001000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~270_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~271_combout\);

-- Location: LABCELL_X96_Y48_N30
\STDP_module|PRE_reg_block|exp~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~275_combout\ = ( \STDP_module|PRE_reg_block|exp~271_combout\ & ( \STDP_module|PRE_reg_block|exp~228_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~226_combout\) # (\STDP_module|PRE_reg_block|exp~274_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~224_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~271_combout\ & ( \STDP_module|PRE_reg_block|exp~228_combout\ & ( (((!\STDP_module|PRE_reg_block|exp~224_combout\ & !\STDP_module|PRE_reg_block|exp~226_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~274_combout\)) # (\STDP_module|PRE_reg_block|exp~273_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~271_combout\ & ( !\STDP_module|PRE_reg_block|exp~228_combout\ & ( (\STDP_module|PRE_reg_block|exp~274_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~224_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~271_combout\ & ( !\STDP_module|PRE_reg_block|exp~228_combout\ & ( (\STDP_module|PRE_reg_block|exp~274_combout\) # (\STDP_module|PRE_reg_block|exp~273_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111001100111111111111010101111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~273_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~274_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~271_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\,
	combout => \STDP_module|PRE_reg_block|exp~275_combout\);

-- Location: MLABCELL_X97_Y48_N36
\STDP_module|PRE_reg_block|LessThan49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan49~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan57~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( (\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~4_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan49~1_combout\);

-- Location: MLABCELL_X97_Y48_N54
\STDP_module|PRE_reg_block|exp~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~276_combout\ = ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan47~0_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~1_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~276_combout\);

-- Location: MLABCELL_X97_Y48_N0
\STDP_module|PRE_reg_block|exp~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~278_combout\ = ( !\STDP_module|PRE_reg_block|LessThan41~0_combout\ & ( \STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan39~0_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan41~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan41~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|LessThan39~0_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000001000100000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	combout => \STDP_module|PRE_reg_block|exp~278_combout\);

-- Location: MLABCELL_X97_Y48_N12
\STDP_module|PRE_reg_block|exp~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~277_combout\ = ( \STDP_module|PRE_reg_block|LessThan41~0_combout\ & ( \STDP_module|PRE_reg_block|exp~272_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan43~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~272_combout\,
	combout => \STDP_module|PRE_reg_block|exp~277_combout\);

-- Location: MLABCELL_X97_Y48_N30
\STDP_module|PRE_reg_block|exp~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~279_combout\ = ( \STDP_module|PRE_reg_block|exp~278_combout\ & ( \STDP_module|PRE_reg_block|exp~277_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|LessThan49~1_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~276_combout\))) # (\STDP_module|PRE_reg_block|LessThan49~1_combout\ & (\STDP_module|PRE_reg_block|exp~270_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~278_combout\ & ( \STDP_module|PRE_reg_block|exp~277_combout\ 
-- & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|LessThan49~1_combout\ & ((!\STDP_module|PRE_reg_block|exp~276_combout\))) # (\STDP_module|PRE_reg_block|LessThan49~1_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~270_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~278_combout\ & ( !\STDP_module|PRE_reg_block|exp~277_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan49~1_combout\ & ((!\STDP_module|PRE_reg_block|exp~276_combout\))) # (\STDP_module|PRE_reg_block|LessThan49~1_combout\ & (\STDP_module|PRE_reg_block|exp~270_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110001000000000000000000000000101100010000000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~270_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~276_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~278_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~277_combout\,
	combout => \STDP_module|PRE_reg_block|exp~279_combout\);

-- Location: MLABCELL_X97_Y48_N42
\STDP_module|PRE_reg_block|exp~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~280_combout\ = ( \STDP_module|PRE_reg_block|exp~175_combout\ & ( !\STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (!\STDP_module|PRE_reg_block|LessThan53~0_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~172_combout\ & !\STDP_module|PRE_reg_block|Result~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~280_combout\);

-- Location: MLABCELL_X97_Y48_N24
\STDP_module|PRE_reg_block|exp~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~281_combout\ = ( \STDP_module|PRE_reg_block|exp~276_combout\ & ( \STDP_module|PRE_reg_block|exp~224_combout\ & ( (!\STDP_module|PRE_reg_block|exp~270_combout\) # ((!\STDP_module|PRE_reg_block|LessThan49~1_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~280_combout\ & \STDP_module|PRE_reg_block|exp~237_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~276_combout\ & ( \STDP_module|PRE_reg_block|exp~224_combout\ & ( (!\STDP_module|PRE_reg_block|exp~270_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~280_combout\ & \STDP_module|PRE_reg_block|exp~237_combout\)) # (\STDP_module|PRE_reg_block|LessThan49~1_combout\))) # (\STDP_module|PRE_reg_block|exp~270_combout\ & (!\STDP_module|PRE_reg_block|exp~280_combout\ & 
-- ((\STDP_module|PRE_reg_block|exp~237_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~276_combout\ & ( !\STDP_module|PRE_reg_block|exp~224_combout\ & ( (!\STDP_module|PRE_reg_block|exp~280_combout\ & \STDP_module|PRE_reg_block|exp~237_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|exp~276_combout\ & ( !\STDP_module|PRE_reg_block|exp~224_combout\ & ( (!\STDP_module|PRE_reg_block|exp~280_combout\ & \STDP_module|PRE_reg_block|exp~237_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001010110011101111101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~270_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~280_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~237_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~276_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	combout => \STDP_module|PRE_reg_block|exp~281_combout\);

-- Location: MLABCELL_X97_Y49_N0
\STDP_module|PRE_reg_block|exp~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~282_combout\ = ( \STDP_module|PRE_reg_block|exp~279_combout\ & ( \STDP_module|PRE_reg_block|exp~281_combout\ & ( (!\STDP_module|PRE_reg_block|exp~179_combout\) # (((!\STDP_module|PRE_reg_block|exp~228_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~226_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~279_combout\ & ( \STDP_module|PRE_reg_block|exp~281_combout\ & ( (!\STDP_module|PRE_reg_block|exp~179_combout\) # 
-- (((!\STDP_module|PRE_reg_block|exp~228_combout\) # (\STDP_module|PRE_reg_block|exp~226_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~279_combout\ & ( !\STDP_module|PRE_reg_block|exp~281_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~179_combout\) # (((!\STDP_module|PRE_reg_block|exp~228_combout\) # (\STDP_module|PRE_reg_block|exp~226_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~279_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~281_combout\ & ( (!\STDP_module|PRE_reg_block|exp~179_combout\ & (!\STDP_module|PRE_reg_block|exp~224_combout\ & (\STDP_module|PRE_reg_block|exp~228_combout\ & !\STDP_module|PRE_reg_block|exp~226_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000111110111111111111111011111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~179_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~279_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~281_combout\,
	combout => \STDP_module|PRE_reg_block|exp~282_combout\);

-- Location: MLABCELL_X97_Y49_N39
\STDP_module|PRE_reg_block|Add13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~13_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~282_combout\)))) # 
-- (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~275_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~10\ ))
-- \STDP_module|PRE_reg_block|Add13~14\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~282_combout\)))) # (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~275_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~275_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~282_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~10\,
	sumout => \STDP_module|PRE_reg_block|Add13~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~14\);

-- Location: LABCELL_X93_Y49_N9
\STDP_module|PRE_reg_block|Add14~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add13~13_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~13_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~54\ ))
-- \STDP_module|PRE_reg_block|Add14~58\ = CARRY(( \STDP_module|PRE_reg_block|Add13~13_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~13_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add9~13_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add13~13_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~54\,
	sumout => \STDP_module|PRE_reg_block|Add14~57_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~58\);

-- Location: MLABCELL_X92_Y49_N9
\STDP_module|PRE_reg_block|Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~13_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add18~13_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~13_sumout\ $ (\STDP_module|PRE_reg_block|Add14~57_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~11\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~10\ ))
-- \STDP_module|PRE_reg_block|Add14~14\ = CARRY(( !\STDP_module|PRE_reg_block|Add18~13_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~13_sumout\ $ (\STDP_module|PRE_reg_block|Add14~57_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~11\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~10\ ))
-- \STDP_module|PRE_reg_block|Add14~15\ = SHARE((!\STDP_module|PRE_reg_block|Add18~13_sumout\ & (\STDP_module|PRE_reg_block|Add23~13_sumout\ & \STDP_module|PRE_reg_block|Add14~57_sumout\)) # (\STDP_module|PRE_reg_block|Add18~13_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~57_sumout\) # (\STDP_module|PRE_reg_block|Add23~13_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add18~13_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add23~13_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~57_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~10\,
	sharein => \STDP_module|PRE_reg_block|Add14~11\,
	sumout => \STDP_module|PRE_reg_block|Add14~13_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~14\,
	shareout => \STDP_module|PRE_reg_block|Add14~15\);

-- Location: FF_X92_Y49_N10
\STDP_module|PRE_reg_block|DATA_CAL_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~13_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(3));

-- Location: LABCELL_X117_Y47_N9
\STDP_module|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~13_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(3) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-5]~q\ ) + ( \STDP_module|Add1~10\ ))
-- \STDP_module|Add1~14\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(3) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-5]~q\ ) + ( \STDP_module|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(3),
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-5]~q\,
	cin => \STDP_module|Add1~10\,
	sumout => \STDP_module|Add1~13_sumout\,
	cout => \STDP_module|Add1~14\);

-- Location: FF_X117_Y47_N11
\STDP_module|TAG_STDP_WEIGHT_SUM[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~13_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-5]~q\);

-- Location: LABCELL_X120_Y47_N39
\STDP_module|popWeightDATA[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|popWeightDATA[3]~feeder_combout\ = ( \STDP_module|TAG_STDP_WEIGHT_SUM[-5]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-5]~q\,
	combout => \STDP_module|popWeightDATA[3]~feeder_combout\);

-- Location: FF_X120_Y47_N41
\STDP_module|popWeightDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|popWeightDATA[3]~feeder_combout\,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(3));

-- Location: LABCELL_X96_Y48_N42
\STDP_module|PRE_reg_block|exp~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~298_combout\ = ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( \STDP_module|PRE_reg_block|exp~231_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & (!\STDP_module|PRE_reg_block|Result~16_combout\ $ 
-- (((!\STDP_module|PRE_reg_block|Result~17_combout\) # (\STDP_module|PRE_reg_block|LessThan61~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101000001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~17_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~231_combout\,
	combout => \STDP_module|PRE_reg_block|exp~298_combout\);

-- Location: LABCELL_X96_Y51_N24
\STDP_module|PRE_reg_block|exp~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~296_combout\ = ( \STDP_module|PRE_reg_block|LessThan53~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan51~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|Result~18_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~15_combout\ & \STDP_module|PRE_reg_block|LessThan43~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~296_combout\);

-- Location: LABCELL_X96_Y48_N3
\STDP_module|PRE_reg_block|exp~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~297_combout\ = ( \STDP_module|PRE_reg_block|exp~296_combout\ & ( (\STDP_module|PRE_reg_block|LessThan45~2_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & !\STDP_module|PRE_reg_block|LessThan47~1_combout\)) ) ) # 
-- ( !\STDP_module|PRE_reg_block|exp~296_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & ((!\STDP_module|PRE_reg_block|LessThan47~1_combout\ & (\STDP_module|PRE_reg_block|LessThan45~2_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan47~1_combout\ & ((!\STDP_module|PRE_reg_block|LessThan49~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110000000100010011000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~296_combout\,
	combout => \STDP_module|PRE_reg_block|exp~297_combout\);

-- Location: LABCELL_X96_Y48_N18
\STDP_module|PRE_reg_block|exp~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~299_combout\ = ( \STDP_module|PRE_reg_block|exp~224_combout\ & ( \STDP_module|PRE_reg_block|exp~228_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~297_combout\) # (\STDP_module|PRE_reg_block|exp~298_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~273_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~224_combout\ & ( \STDP_module|PRE_reg_block|exp~228_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~226_combout\) # ((\STDP_module|PRE_reg_block|exp~273_combout\ & 
-- \STDP_module|PRE_reg_block|exp~297_combout\))) # (\STDP_module|PRE_reg_block|exp~298_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~224_combout\ & ( !\STDP_module|PRE_reg_block|exp~228_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~297_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~298_combout\)) # (\STDP_module|PRE_reg_block|exp~273_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~224_combout\ & ( !\STDP_module|PRE_reg_block|exp~228_combout\ & ( ((\STDP_module|PRE_reg_block|exp~273_combout\ & 
-- \STDP_module|PRE_reg_block|exp~297_combout\)) # (\STDP_module|PRE_reg_block|exp~298_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111111101111111011111111111001101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~273_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~298_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~297_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\,
	combout => \STDP_module|PRE_reg_block|exp~299_combout\);

-- Location: MLABCELL_X97_Y51_N54
\STDP_module|PRE_reg_block|exp~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~300_combout\ = ( \STDP_module|PRE_reg_block|Result~19_combout\ & ( \STDP_module|PRE_reg_block|LessThan62~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|LessThan47~0_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & !\STDP_module|PRE_reg_block|LessThan57~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~300_combout\);

-- Location: MLABCELL_X97_Y48_N18
\STDP_module|PRE_reg_block|exp~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~301_combout\ = ( \STDP_module|PRE_reg_block|exp~296_combout\ & ( \STDP_module|PRE_reg_block|exp~300_combout\ & ( (\STDP_module|PRE_reg_block|exp~276_combout\ & (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~278_combout\) # (\STDP_module|PRE_reg_block|exp~277_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~296_combout\ & ( \STDP_module|PRE_reg_block|exp~300_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~278_combout\) # (\STDP_module|PRE_reg_block|exp~277_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~296_combout\ & ( !\STDP_module|PRE_reg_block|exp~300_combout\ & ( (\STDP_module|PRE_reg_block|exp~276_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~278_combout\) # (\STDP_module|PRE_reg_block|exp~277_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~296_combout\ & ( !\STDP_module|PRE_reg_block|exp~300_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~276_combout\ & (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~278_combout\) # (\STDP_module|PRE_reg_block|exp~277_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010001000000000101000100000000111100110000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~276_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~277_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~278_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~296_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~300_combout\,
	combout => \STDP_module|PRE_reg_block|exp~301_combout\);

-- Location: MLABCELL_X97_Y51_N36
\STDP_module|PRE_reg_block|exp~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~302_combout\ = ( !\STDP_module|PRE_reg_block|Result~14_combout\ & ( \STDP_module|PRE_reg_block|exp~175_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (!\STDP_module|PRE_reg_block|LessThan57~0_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~172_combout\ & !\STDP_module|PRE_reg_block|Result~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	combout => \STDP_module|PRE_reg_block|exp~302_combout\);

-- Location: LABCELL_X96_Y51_N12
\STDP_module|PRE_reg_block|exp~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~303_combout\ = ( \STDP_module|PRE_reg_block|LessThan53~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan51~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~175_combout\ & 
-- \STDP_module|PRE_reg_block|exp~172_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan53~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan51~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|exp~175_combout\ & \STDP_module|PRE_reg_block|exp~172_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan53~0_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan51~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~175_combout\ & \STDP_module|PRE_reg_block|exp~172_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000000000000010000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~175_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan53~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan51~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~303_combout\);

-- Location: LABCELL_X96_Y51_N42
\STDP_module|PRE_reg_block|exp~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~304_combout\ = ( \STDP_module|PRE_reg_block|exp~276_combout\ & ( \STDP_module|PRE_reg_block|exp~224_combout\ & ( (\STDP_module|PRE_reg_block|exp~302_combout\ & !\STDP_module|PRE_reg_block|exp~303_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~276_combout\ & ( \STDP_module|PRE_reg_block|exp~224_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~300_combout\) # ((\STDP_module|PRE_reg_block|exp~302_combout\ & !\STDP_module|PRE_reg_block|exp~303_combout\))) # 
-- (\STDP_module|PRE_reg_block|exp~296_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~276_combout\ & ( !\STDP_module|PRE_reg_block|exp~224_combout\ & ( (\STDP_module|PRE_reg_block|exp~302_combout\ & !\STDP_module|PRE_reg_block|exp~303_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~276_combout\ & ( !\STDP_module|PRE_reg_block|exp~224_combout\ & ( (\STDP_module|PRE_reg_block|exp~302_combout\ & !\STDP_module|PRE_reg_block|exp~303_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000011110111111101010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~296_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~302_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~300_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~303_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~276_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	combout => \STDP_module|PRE_reg_block|exp~304_combout\);

-- Location: MLABCELL_X97_Y49_N3
\STDP_module|PRE_reg_block|exp~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~305_combout\ = ( \STDP_module|PRE_reg_block|exp~301_combout\ & ( \STDP_module|PRE_reg_block|exp~304_combout\ & ( (!\STDP_module|PRE_reg_block|exp~179_combout\) # (((!\STDP_module|PRE_reg_block|exp~228_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~226_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~301_combout\ & ( \STDP_module|PRE_reg_block|exp~304_combout\ & ( (!\STDP_module|PRE_reg_block|exp~179_combout\) # 
-- (((!\STDP_module|PRE_reg_block|exp~228_combout\) # (\STDP_module|PRE_reg_block|exp~226_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~301_combout\ & ( !\STDP_module|PRE_reg_block|exp~304_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~179_combout\) # (((!\STDP_module|PRE_reg_block|exp~228_combout\) # (\STDP_module|PRE_reg_block|exp~226_combout\)) # (\STDP_module|PRE_reg_block|exp~224_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~301_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~304_combout\ & ( (!\STDP_module|PRE_reg_block|exp~179_combout\ & (!\STDP_module|PRE_reg_block|exp~224_combout\ & (!\STDP_module|PRE_reg_block|exp~226_combout\ & \STDP_module|PRE_reg_block|exp~228_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000111111111011111111111111101111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~179_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~224_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~226_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~228_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~301_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~304_combout\,
	combout => \STDP_module|PRE_reg_block|exp~305_combout\);

-- Location: MLABCELL_X97_Y49_N42
\STDP_module|PRE_reg_block|Add13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~305_combout\)))) # 
-- (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~299_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~14\ ))
-- \STDP_module|PRE_reg_block|Add13~18\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~305_combout\)))) # (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~299_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~299_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~305_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~14\,
	sumout => \STDP_module|PRE_reg_block|Add13~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~18\);

-- Location: LABCELL_X93_Y48_N0
\STDP_module|PRE_reg_block|exp~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~308_combout\ = ( \STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|exp~251_combout\ & ( (!\STDP_module|PRE_reg_block|Result~26_combout\ & (!\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~23_combout\ $ (\STDP_module|PRE_reg_block|LessThan32~6_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~24_combout\ & ( \STDP_module|PRE_reg_block|exp~251_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~23_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & !\STDP_module|PRE_reg_block|Result~21_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000001001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~24_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~251_combout\,
	combout => \STDP_module|PRE_reg_block|exp~308_combout\);

-- Location: MLABCELL_X92_Y50_N3
\STDP_module|PRE_reg_block|exp~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~306_combout\ = ( !\STDP_module|PRE_reg_block|LessThan22~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan24~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~25_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~306_combout\);

-- Location: LABCELL_X93_Y48_N42
\STDP_module|PRE_reg_block|exp~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~307_combout\ = ( \STDP_module|PRE_reg_block|LessThan18~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (!\STDP_module|PRE_reg_block|exp~306_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan20~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan18~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( \STDP_module|PRE_reg_block|Result~26_combout\ ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan18~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (!\STDP_module|PRE_reg_block|exp~306_combout\ & !\STDP_module|PRE_reg_block|LessThan20~0_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000001010101010101010101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~306_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~307_combout\);

-- Location: LABCELL_X93_Y48_N36
\STDP_module|PRE_reg_block|exp~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~309_combout\ = ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~307_combout\) # (\STDP_module|PRE_reg_block|exp~286_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~308_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( ((\STDP_module|PRE_reg_block|exp~307_combout\ & \STDP_module|PRE_reg_block|exp~286_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~308_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~307_combout\) # (\STDP_module|PRE_reg_block|exp~286_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~308_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( (((\STDP_module|PRE_reg_block|exp~307_combout\ & \STDP_module|PRE_reg_block|exp~286_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~248_combout\)) # (\STDP_module|PRE_reg_block|exp~308_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111110111011111111101010101011101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~308_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~307_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~286_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\,
	combout => \STDP_module|PRE_reg_block|exp~309_combout\);

-- Location: LABCELL_X93_Y51_N42
\STDP_module|PRE_reg_block|exp~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~310_combout\ = ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( \STDP_module|PRE_reg_block|LessThan18~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan33~0_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & \STDP_module|PRE_reg_block|LessThan14~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~310_combout\);

-- Location: LABCELL_X93_Y51_N36
\STDP_module|PRE_reg_block|exp~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~311_combout\ = ( \STDP_module|PRE_reg_block|exp~289_combout\ & ( \STDP_module|PRE_reg_block|exp~306_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|exp~291_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~290_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~289_combout\ & ( !\STDP_module|PRE_reg_block|exp~306_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|exp~291_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~290_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~289_combout\ & ( !\STDP_module|PRE_reg_block|exp~306_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & (\STDP_module|PRE_reg_block|exp~310_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~291_combout\) # (\STDP_module|PRE_reg_block|exp~290_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101010001010100010100000000000000000100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~291_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~290_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~310_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~289_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~306_combout\,
	combout => \STDP_module|PRE_reg_block|exp~311_combout\);

-- Location: LABCELL_X93_Y51_N48
\STDP_module|PRE_reg_block|exp~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~313_combout\ = ( \STDP_module|PRE_reg_block|LessThan24~0_combout\ & ( \STDP_module|PRE_reg_block|exp~201_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & \STDP_module|PRE_reg_block|exp~198_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan24~0_combout\ & ( \STDP_module|PRE_reg_block|exp~201_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan22~0_combout\ & 
-- \STDP_module|PRE_reg_block|exp~198_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan22~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan24~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	combout => \STDP_module|PRE_reg_block|exp~313_combout\);

-- Location: LABCELL_X93_Y52_N51
\STDP_module|PRE_reg_block|exp~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~312_combout\ = ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( !\STDP_module|PRE_reg_block|LessThan28~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~22_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|exp~201_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~201_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~312_combout\);

-- Location: LABCELL_X93_Y51_N30
\STDP_module|PRE_reg_block|exp~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~314_combout\ = ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~312_combout\ & ( (!\STDP_module|PRE_reg_block|exp~313_combout\) # ((!\STDP_module|PRE_reg_block|exp~289_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~310_combout\) # (\STDP_module|PRE_reg_block|exp~306_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~312_combout\ & ( !\STDP_module|PRE_reg_block|exp~313_combout\ ) ) 
-- ) # ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~312_combout\ & ( (!\STDP_module|PRE_reg_block|exp~289_combout\ & ((!\STDP_module|PRE_reg_block|exp~310_combout\) # (\STDP_module|PRE_reg_block|exp~306_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000101000011001100110011001111110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~306_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~313_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~289_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~310_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~312_combout\,
	combout => \STDP_module|PRE_reg_block|exp~314_combout\);

-- Location: LABCELL_X93_Y51_N6
\STDP_module|PRE_reg_block|exp~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~315_combout\ = ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( (\STDP_module|PRE_reg_block|exp~314_combout\) # (\STDP_module|PRE_reg_block|exp~311_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~244_combout\ & ( \STDP_module|PRE_reg_block|exp~246_combout\ & ( (\STDP_module|PRE_reg_block|exp~314_combout\) # (\STDP_module|PRE_reg_block|exp~311_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~244_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~246_combout\ & ( (\STDP_module|PRE_reg_block|exp~314_combout\) # (\STDP_module|PRE_reg_block|exp~311_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~244_combout\ & ( !\STDP_module|PRE_reg_block|exp~246_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~248_combout\ & (((\STDP_module|PRE_reg_block|exp~314_combout\) # (\STDP_module|PRE_reg_block|exp~311_combout\)))) # (\STDP_module|PRE_reg_block|exp~248_combout\ & (!\STDP_module|PRE_reg_block|exp~205_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111011101110000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~248_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~205_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~311_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~314_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~244_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~246_combout\,
	combout => \STDP_module|PRE_reg_block|exp~315_combout\);

-- Location: LABCELL_X93_Y49_N42
\STDP_module|PRE_reg_block|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|exp~315_combout\)))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~309_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~14\ ))
-- \STDP_module|PRE_reg_block|Add9~18\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|exp~315_combout\)))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~309_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~309_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~315_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~14\,
	sumout => \STDP_module|PRE_reg_block|Add9~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~18\);

-- Location: LABCELL_X93_Y49_N12
\STDP_module|PRE_reg_block|Add14~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add9~17_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~17_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~58\ ))
-- \STDP_module|PRE_reg_block|Add14~62\ = CARRY(( \STDP_module|PRE_reg_block|Add9~17_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~17_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~17_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add9~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~58\,
	sumout => \STDP_module|PRE_reg_block|Add14~61_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~62\);

-- Location: LABCELL_X84_Y49_N54
\STDP_module|PRE_reg_block|exp~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~116_combout\ = ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( \STDP_module|PRE_reg_block|LessThan82~0_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan80~0_combout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & \STDP_module|PRE_reg_block|Result~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan80~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~116_combout\);

-- Location: LABCELL_X84_Y50_N9
\STDP_module|PRE_reg_block|exp~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~117_combout\ = ( \STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan76~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan86~0_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~117_combout\);

-- Location: LABCELL_X84_Y49_N42
\STDP_module|PRE_reg_block|exp~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~118_combout\ = ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( \STDP_module|PRE_reg_block|exp~100_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|exp~99_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~96_combout\ & ( \STDP_module|PRE_reg_block|exp~100_combout\ & ( (!\STDP_module|PRE_reg_block|exp~116_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & (\STDP_module|PRE_reg_block|exp~99_combout\ & 
-- \STDP_module|PRE_reg_block|exp~117_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( !\STDP_module|PRE_reg_block|exp~100_combout\ & ( \STDP_module|PRE_reg_block|Result~0_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~96_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~100_combout\ & ( (!\STDP_module|PRE_reg_block|exp~116_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|exp~117_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010001100110011001100000000000000100000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~116_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~99_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~117_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~96_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~100_combout\,
	combout => \STDP_module|PRE_reg_block|exp~118_combout\);

-- Location: LABCELL_X84_Y49_N36
\STDP_module|PRE_reg_block|exp~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~119_combout\ = ( \STDP_module|PRE_reg_block|exp~0_combout\ & ( \STDP_module|PRE_reg_block|exp~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~1_combout\ & (((\STDP_module|PRE_reg_block|LessThan80~0_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~5_combout\)) # (\STDP_module|PRE_reg_block|LessThan82~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan80~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan82~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~119_combout\);

-- Location: LABCELL_X84_Y49_N6
\STDP_module|PRE_reg_block|exp~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~120_combout\ = ( \STDP_module|PRE_reg_block|exp~56_combout\ & ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( (\STDP_module|PRE_reg_block|exp~14_combout\ & !\STDP_module|PRE_reg_block|exp~119_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~56_combout\ & ( \STDP_module|PRE_reg_block|exp~96_combout\ & ( (\STDP_module|PRE_reg_block|exp~14_combout\ & !\STDP_module|PRE_reg_block|exp~119_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~56_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~96_combout\ & ( (!\STDP_module|PRE_reg_block|exp~117_combout\) # (((\STDP_module|PRE_reg_block|exp~14_combout\ & !\STDP_module|PRE_reg_block|exp~119_combout\)) # (\STDP_module|PRE_reg_block|exp~116_combout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~56_combout\ & ( !\STDP_module|PRE_reg_block|exp~96_combout\ & ( (\STDP_module|PRE_reg_block|exp~14_combout\ & !\STDP_module|PRE_reg_block|exp~119_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000110111001111111101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~117_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~119_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~116_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~96_combout\,
	combout => \STDP_module|PRE_reg_block|exp~120_combout\);

-- Location: MLABCELL_X85_Y49_N57
\STDP_module|PRE_reg_block|exp~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~121_combout\ = ( \STDP_module|PRE_reg_block|exp~58_combout\ & ( (\STDP_module|PRE_reg_block|exp~120_combout\) # (\STDP_module|PRE_reg_block|exp~118_combout\) ) ) # ( !\STDP_module|PRE_reg_block|exp~58_combout\ & ( 
-- (((!\STDP_module|PRE_reg_block|exp~56_combout\ & \STDP_module|PRE_reg_block|exp~60_combout\)) # (\STDP_module|PRE_reg_block|exp~120_combout\)) # (\STDP_module|PRE_reg_block|exp~118_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111111111111001011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~118_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~120_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\,
	combout => \STDP_module|PRE_reg_block|exp~121_combout\);

-- Location: LABCELL_X84_Y49_N24
\STDP_module|PRE_reg_block|exp~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~122_combout\ = ( \STDP_module|PRE_reg_block|exp~58_combout\ & ( \STDP_module|PRE_reg_block|exp~120_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~58_combout\ & ( \STDP_module|PRE_reg_block|exp~120_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~8_combout\) # ((!\STDP_module|PRE_reg_block|exp~60_combout\) # (\STDP_module|PRE_reg_block|exp~56_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~58_combout\ & ( !\STDP_module|PRE_reg_block|exp~120_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~118_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~58_combout\ & ( !\STDP_module|PRE_reg_block|exp~120_combout\ & ( (!\STDP_module|PRE_reg_block|exp~60_combout\ & (((\STDP_module|PRE_reg_block|exp~118_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~60_combout\ & ((!\STDP_module|PRE_reg_block|exp~56_combout\ & (!\STDP_module|PRE_reg_block|exp~8_combout\)) # (\STDP_module|PRE_reg_block|exp~56_combout\ & ((\STDP_module|PRE_reg_block|exp~118_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011101111000000001111111111101111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~60_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~56_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~118_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~58_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~120_combout\,
	combout => \STDP_module|PRE_reg_block|exp~122_combout\);

-- Location: LABCELL_X86_Y49_N12
\STDP_module|PRE_reg_block|Add18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~122_combout\)))) # 
-- (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~121_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~14\ ))
-- \STDP_module|PRE_reg_block|Add18~18\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~122_combout\)))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~121_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~121_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~122_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~14\,
	sumout => \STDP_module|PRE_reg_block|Add18~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~18\);

-- Location: MLABCELL_X78_Y47_N18
\STDP_module|PRE_reg_block|exp~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~123_combout\ = ( \STDP_module|PRE_reg_block|Result~13_combout\ & ( \STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & (\STDP_module|PRE_reg_block|Result~11_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan109~0_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan109~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~123_combout\);

-- Location: LABCELL_X79_Y49_N42
\STDP_module|PRE_reg_block|exp~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~124_combout\ = ( \STDP_module|PRE_reg_block|LessThan105~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan115~0_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|LessThan120~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~124_combout\);

-- Location: LABCELL_X77_Y49_N0
\STDP_module|PRE_reg_block|exp~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~125_combout\ = ( \STDP_module|PRE_reg_block|exp~110_combout\ & ( \STDP_module|PRE_reg_block|exp~106_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|exp~109_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~110_combout\ & ( \STDP_module|PRE_reg_block|exp~106_combout\ & ( \STDP_module|PRE_reg_block|Result~7_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~110_combout\ & ( !\STDP_module|PRE_reg_block|exp~106_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~123_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & (\STDP_module|PRE_reg_block|exp~109_combout\ & \STDP_module|PRE_reg_block|exp~124_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~110_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~106_combout\ & ( (!\STDP_module|PRE_reg_block|exp~123_combout\ & (\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|exp~124_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000000001000110011001100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~123_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~109_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~124_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~110_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~106_combout\,
	combout => \STDP_module|PRE_reg_block|exp~125_combout\);

-- Location: MLABCELL_X78_Y47_N12
\STDP_module|PRE_reg_block|exp~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~126_combout\ = ( \STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( \STDP_module|PRE_reg_block|exp~30_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & !\STDP_module|PRE_reg_block|Result~8_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan111~0_combout\ & ( \STDP_module|PRE_reg_block|exp~30_combout\ & ( (\STDP_module|PRE_reg_block|exp~28_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan109~0_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan109~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan111~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~30_combout\,
	combout => \STDP_module|PRE_reg_block|exp~126_combout\);

-- Location: MLABCELL_X78_Y47_N36
\STDP_module|PRE_reg_block|exp~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~127_combout\ = ( \STDP_module|PRE_reg_block|exp~124_combout\ & ( \STDP_module|PRE_reg_block|exp~73_combout\ & ( (!\STDP_module|PRE_reg_block|exp~123_combout\ & (!\STDP_module|PRE_reg_block|exp~126_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~42_combout\))) # (\STDP_module|PRE_reg_block|exp~123_combout\ & ((!\STDP_module|PRE_reg_block|exp~106_combout\) # ((!\STDP_module|PRE_reg_block|exp~126_combout\ & \STDP_module|PRE_reg_block|exp~42_combout\)))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~124_combout\ & ( \STDP_module|PRE_reg_block|exp~73_combout\ & ( (!\STDP_module|PRE_reg_block|exp~106_combout\) # ((!\STDP_module|PRE_reg_block|exp~126_combout\ & \STDP_module|PRE_reg_block|exp~42_combout\)) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~124_combout\ & ( !\STDP_module|PRE_reg_block|exp~73_combout\ & ( (!\STDP_module|PRE_reg_block|exp~126_combout\ & \STDP_module|PRE_reg_block|exp~42_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~124_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~73_combout\ & ( (!\STDP_module|PRE_reg_block|exp~126_combout\ & \STDP_module|PRE_reg_block|exp~42_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011111111000011000101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~123_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~126_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~42_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~106_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~124_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	combout => \STDP_module|PRE_reg_block|exp~127_combout\);

-- Location: LABCELL_X77_Y49_N30
\STDP_module|PRE_reg_block|exp~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~128_combout\ = ( \STDP_module|PRE_reg_block|exp~127_combout\ ) # ( !\STDP_module|PRE_reg_block|exp~127_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~73_combout\ & (\STDP_module|PRE_reg_block|exp~77_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~125_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011111111001000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~125_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~127_combout\,
	combout => \STDP_module|PRE_reg_block|exp~128_combout\);

-- Location: LABCELL_X77_Y49_N21
\STDP_module|PRE_reg_block|exp~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~129_combout\ = ( \STDP_module|PRE_reg_block|exp~125_combout\ & ( \STDP_module|PRE_reg_block|exp~127_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~77_combout\) # ((!\STDP_module|PRE_reg_block|exp~36_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~73_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~125_combout\ & ( \STDP_module|PRE_reg_block|exp~127_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~77_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~36_combout\) # (\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~73_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~125_combout\ & ( !\STDP_module|PRE_reg_block|exp~127_combout\ & ( 
-- ((!\STDP_module|PRE_reg_block|exp~77_combout\) # ((!\STDP_module|PRE_reg_block|exp~36_combout\) # (\STDP_module|PRE_reg_block|exp~75_combout\))) # (\STDP_module|PRE_reg_block|exp~73_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~125_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~127_combout\ & ( (!\STDP_module|PRE_reg_block|exp~73_combout\ & (\STDP_module|PRE_reg_block|exp~77_combout\ & (!\STDP_module|PRE_reg_block|exp~36_combout\ & !\STDP_module|PRE_reg_block|exp~75_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000111111011111111111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~73_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~77_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~36_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~75_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~125_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~127_combout\,
	combout => \STDP_module|PRE_reg_block|exp~129_combout\);

-- Location: MLABCELL_X78_Y49_N12
\STDP_module|PRE_reg_block|Add23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~17_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (!\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~129_combout\)))) # 
-- (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~128_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~14\ ))
-- \STDP_module|PRE_reg_block|Add23~18\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (!\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~129_combout\)))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~128_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101100001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~128_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~129_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~14\,
	sumout => \STDP_module|PRE_reg_block|Add23~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~18\);

-- Location: MLABCELL_X92_Y49_N12
\STDP_module|PRE_reg_block|Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~17_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add14~61_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~17_sumout\ $ (\STDP_module|PRE_reg_block|Add23~17_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~15\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~14\ ))
-- \STDP_module|PRE_reg_block|Add14~18\ = CARRY(( !\STDP_module|PRE_reg_block|Add14~61_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~17_sumout\ $ (\STDP_module|PRE_reg_block|Add23~17_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~15\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~14\ ))
-- \STDP_module|PRE_reg_block|Add14~19\ = SHARE((!\STDP_module|PRE_reg_block|Add14~61_sumout\ & (\STDP_module|PRE_reg_block|Add18~17_sumout\ & \STDP_module|PRE_reg_block|Add23~17_sumout\)) # (\STDP_module|PRE_reg_block|Add14~61_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add23~17_sumout\) # (\STDP_module|PRE_reg_block|Add18~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add14~61_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~17_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add23~17_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~14\,
	sharein => \STDP_module|PRE_reg_block|Add14~15\,
	sumout => \STDP_module|PRE_reg_block|Add14~17_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~18\,
	shareout => \STDP_module|PRE_reg_block|Add14~19\);

-- Location: FF_X92_Y49_N13
\STDP_module|PRE_reg_block|DATA_CAL_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~17_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(4));

-- Location: LABCELL_X117_Y47_N12
\STDP_module|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~17_sumout\ = SUM(( \STDP_module|TAG_STDP_WEIGHT_SUM[-4]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(4) ) + ( \STDP_module|Add1~14\ ))
-- \STDP_module|Add1~18\ = CARRY(( \STDP_module|TAG_STDP_WEIGHT_SUM[-4]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(4) ) + ( \STDP_module|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-4]~q\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(4),
	cin => \STDP_module|Add1~14\,
	sumout => \STDP_module|Add1~17_sumout\,
	cout => \STDP_module|Add1~18\);

-- Location: FF_X117_Y47_N14
\STDP_module|TAG_STDP_WEIGHT_SUM[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~17_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-4]~q\);

-- Location: FF_X119_Y46_N2
\STDP_module|popWeightDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-4]~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(4));

-- Location: LABCELL_X86_Y50_N6
\STDP_module|PRE_reg_block|LessThan68~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan68~2_combout\ = ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( \STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & \STDP_module|PRE_reg_block|Result~4_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( !\STDP_module|PRE_reg_block|LessThan91~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & (\STDP_module|PRE_reg_block|LessThan72~1_combout\ & (\STDP_module|PRE_reg_block|Result~4_combout\ & \STDP_module|PRE_reg_block|Result~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan91~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan68~2_combout\);

-- Location: MLABCELL_X85_Y46_N33
\STDP_module|PRE_reg_block|exp~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~131_combout\ = ( \STDP_module|PRE_reg_block|Add17~57_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ & 
-- \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\)))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Add17~53_sumout\)) ) ) # ( !\STDP_module|PRE_reg_block|Add17~57_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[14]~8_combout\ & \STDP_module|PRE_reg_block|Div2|auto_generated|divider|quotient[15]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000010001000110110001000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add17~53_sumout\,
	datac => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add17~57_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~131_combout\);

-- Location: MLABCELL_X85_Y46_N36
\STDP_module|PRE_reg_block|exp~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~132_combout\ = ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan70~0_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan70~0_combout\) # (\STDP_module|PRE_reg_block|exp~131_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000100000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~131_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~132_combout\);

-- Location: LABCELL_X83_Y49_N12
\STDP_module|PRE_reg_block|exp~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~130_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & ((!\STDP_module|PRE_reg_block|LessThan76~1_combout\) 
-- # (!\STDP_module|PRE_reg_block|LessThan78~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan76~1_combout\) # (!\STDP_module|PRE_reg_block|LessThan78~0_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( 
-- \STDP_module|PRE_reg_block|Result~5_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan76~1_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & !\STDP_module|PRE_reg_block|LessThan78~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000001100110011001100110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan78~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~130_combout\);

-- Location: LABCELL_X84_Y50_N30
\STDP_module|PRE_reg_block|LessThan90~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan90~8_combout\ = ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( \STDP_module|PRE_reg_block|Result~2_combout\ & ( \STDP_module|PRE_reg_block|Result~1_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~3_combout\ & (\STDP_module|PRE_reg_block|Add17~17_sumout\ & (\STDP_module|PRE_reg_block|Result~1_combout\ & \STDP_module|PRE_reg_block|rounds~1_combout\))) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan90~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~3_combout\ & \STDP_module|PRE_reg_block|Result~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add17~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~2_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan90~8_combout\);

-- Location: MLABCELL_X85_Y50_N18
\STDP_module|PRE_reg_block|LessThan74~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan74~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan90~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~4_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan72~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|Result~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan74~3_combout\);

-- Location: MLABCELL_X85_Y50_N6
\STDP_module|PRE_reg_block|exp~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~133_combout\ = ( !\STDP_module|PRE_reg_block|exp~9_combout\ & ( !\STDP_module|PRE_reg_block|exp~14_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\) # ((!\STDP_module|PRE_reg_block|LessThan72~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan74~3_combout\ & !\STDP_module|PRE_reg_block|exp~117_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~117_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~14_combout\,
	combout => \STDP_module|PRE_reg_block|exp~133_combout\);

-- Location: LABCELL_X86_Y49_N42
\STDP_module|PRE_reg_block|exp~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~134_combout\ = ( \STDP_module|PRE_reg_block|exp~62_combout\ & ( \STDP_module|PRE_reg_block|exp~133_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~130_combout\ & 
-- ((\STDP_module|PRE_reg_block|exp~132_combout\))) # (\STDP_module|PRE_reg_block|exp~130_combout\ & (\STDP_module|PRE_reg_block|LessThan68~2_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~62_combout\ & ( !\STDP_module|PRE_reg_block|exp~133_combout\ & 
-- ( (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~130_combout\ & ((\STDP_module|PRE_reg_block|exp~132_combout\))) # (\STDP_module|PRE_reg_block|exp~130_combout\ & (\STDP_module|PRE_reg_block|LessThan68~2_combout\)))) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|exp~62_combout\ & ( !\STDP_module|PRE_reg_block|exp~133_combout\ & ( (\STDP_module|PRE_reg_block|Result~0_combout\ & ((!\STDP_module|PRE_reg_block|exp~130_combout\ & ((\STDP_module|PRE_reg_block|exp~132_combout\))) # 
-- (\STDP_module|PRE_reg_block|exp~130_combout\ & (\STDP_module|PRE_reg_block|LessThan68~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000110000010100000000000000000000001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan68~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~132_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~130_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~62_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~133_combout\,
	combout => \STDP_module|PRE_reg_block|exp~134_combout\);

-- Location: LABCELL_X83_Y49_N36
\STDP_module|PRE_reg_block|exp~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~139_combout\ = ( \STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( \STDP_module|PRE_reg_block|exp~15_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan90~8_combout\ & !\STDP_module|PRE_reg_block|Result~0_combout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( \STDP_module|PRE_reg_block|exp~15_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & !\STDP_module|PRE_reg_block|LessThan86~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~15_combout\,
	combout => \STDP_module|PRE_reg_block|exp~139_combout\);

-- Location: LABCELL_X83_Y49_N0
\STDP_module|PRE_reg_block|exp~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~138_combout\ = ( \STDP_module|PRE_reg_block|LessThan74~0_combout\ & ( \STDP_module|PRE_reg_block|exp~63_combout\ & ( (!\STDP_module|PRE_reg_block|Result~5_combout\ & (((!\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan86~0_combout\)))) # (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|LessThan76~0_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|LessThan86~0_combout\))) 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan74~0_combout\ & ( \STDP_module|PRE_reg_block|exp~63_combout\ & ( (!\STDP_module|PRE_reg_block|Result~5_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan86~0_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan74~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~63_combout\ & ( (\STDP_module|PRE_reg_block|LessThan76~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|LessThan86~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111000000000000001100000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~63_combout\,
	combout => \STDP_module|PRE_reg_block|exp~138_combout\);

-- Location: LABCELL_X83_Y49_N42
\STDP_module|PRE_reg_block|exp~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~136_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~23_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|exp~21_combout\ & 
-- \STDP_module|PRE_reg_block|Result~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	combout => \STDP_module|PRE_reg_block|exp~136_combout\);

-- Location: LABCELL_X83_Y49_N57
\STDP_module|PRE_reg_block|exp~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~135_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( \STDP_module|PRE_reg_block|Result~5_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( \STDP_module|PRE_reg_block|Result~5_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( \STDP_module|PRE_reg_block|Result~5_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan74~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan76~1_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & !\STDP_module|PRE_reg_block|LessThan78~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan76~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan78~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~135_combout\);

-- Location: LABCELL_X83_Y49_N48
\STDP_module|PRE_reg_block|exp~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~137_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (!\STDP_module|PRE_reg_block|exp~21_combout\ & (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~5_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (!\STDP_module|PRE_reg_block|exp~21_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & \STDP_module|PRE_reg_block|Result~5_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan72~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|exp~21_combout\ & (\STDP_module|PRE_reg_block|LessThan74~0_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|LessThan70~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~137_combout\);

-- Location: LABCELL_X83_Y49_N6
\STDP_module|PRE_reg_block|exp~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~140_combout\ = ( \STDP_module|PRE_reg_block|exp~135_combout\ & ( \STDP_module|PRE_reg_block|exp~137_combout\ & ( (\STDP_module|PRE_reg_block|exp~139_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~138_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~135_combout\ & ( \STDP_module|PRE_reg_block|exp~137_combout\ & ( (\STDP_module|PRE_reg_block|exp~139_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~138_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~135_combout\ & ( !\STDP_module|PRE_reg_block|exp~137_combout\ & ( (\STDP_module|PRE_reg_block|exp~139_combout\ & (!\STDP_module|PRE_reg_block|Result~0_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~138_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~135_combout\ & ( !\STDP_module|PRE_reg_block|exp~137_combout\ & ( (\STDP_module|PRE_reg_block|exp~139_combout\ & (!\STDP_module|PRE_reg_block|exp~138_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~0_combout\) # (!\STDP_module|PRE_reg_block|exp~136_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~139_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~138_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~136_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~135_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~137_combout\,
	combout => \STDP_module|PRE_reg_block|exp~140_combout\);

-- Location: LABCELL_X86_Y49_N15
\STDP_module|PRE_reg_block|Add18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~140_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~134_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~18\ ))
-- \STDP_module|PRE_reg_block|Add18~22\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan66~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~140_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\))) # (\STDP_module|PRE_reg_block|LessThan66~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~134_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~134_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~140_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~18\,
	sumout => \STDP_module|PRE_reg_block|Add18~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~22\);

-- Location: LABCELL_X77_Y51_N42
\STDP_module|PRE_reg_block|LessThan97~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan97~2_combout\ = ( \STDP_module|PRE_reg_block|Result~13_combout\ & ( \STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Result~13_combout\ & ( !\STDP_module|PRE_reg_block|LessThan120~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|LessThan101~0_combout\ & (\STDP_module|PRE_reg_block|Result~8_combout\ & \STDP_module|PRE_reg_block|Result~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan120~0_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan97~2_combout\);

-- Location: LABCELL_X77_Y49_N51
\STDP_module|PRE_reg_block|exp~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~141_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & ((!\STDP_module|PRE_reg_block|LessThan107~0_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan105~1_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (((!\STDP_module|PRE_reg_block|LessThan107~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan105~1_combout\)) # (\STDP_module|PRE_reg_block|LessThan101~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110011000000100011001100110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan107~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~141_combout\);

-- Location: LABCELL_X77_Y47_N12
\STDP_module|PRE_reg_block|exp~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~142_combout\ = ( \STDP_module|PRE_reg_block|Add22~57_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~3_combout\ & (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & 
-- ((\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\)))) # (\STDP_module|PRE_reg_block|rounds~3_combout\ & (((\STDP_module|PRE_reg_block|Add22~53_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add22~57_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[15]~9_combout\ & (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Div3|auto_generated|divider|quotient[14]~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000011010001110000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add22~53_sumout\,
	datad => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add22~57_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~142_combout\);

-- Location: LABCELL_X77_Y47_N36
\STDP_module|PRE_reg_block|exp~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~143_combout\ = ( \STDP_module|PRE_reg_block|exp~49_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (!\STDP_module|PRE_reg_block|LessThan99~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan103~0_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~49_combout\ & ( !\STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan103~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan99~0_combout\) # (\STDP_module|PRE_reg_block|exp~142_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000100000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~142_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~143_combout\);

-- Location: MLABCELL_X75_Y49_N54
\STDP_module|PRE_reg_block|LessThan119~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan119~8_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( (\STDP_module|PRE_reg_block|Result~8_combout\ & (((\STDP_module|PRE_reg_block|rounds~3_combout\ & 
-- \STDP_module|PRE_reg_block|Add22~17_sumout\)) # (\STDP_module|PRE_reg_block|Result~9_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( \STDP_module|PRE_reg_block|Result~10_combout\ & ( 
-- \STDP_module|PRE_reg_block|Result~8_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (\STDP_module|PRE_reg_block|Result~9_combout\ & \STDP_module|PRE_reg_block|Result~8_combout\) ) 
-- ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~2_combout\ & ( !\STDP_module|PRE_reg_block|Result~10_combout\ & ( (\STDP_module|PRE_reg_block|Result~9_combout\ & \STDP_module|PRE_reg_block|Result~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add22~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~10_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan119~8_combout\);

-- Location: LABCELL_X79_Y49_N0
\STDP_module|PRE_reg_block|LessThan103~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan103~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan119~8_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~11_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|LessThan101~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~11_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan103~3_combout\);

-- Location: LABCELL_X79_Y49_N6
\STDP_module|PRE_reg_block|exp~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~144_combout\ = ( !\STDP_module|PRE_reg_block|exp~37_combout\ & ( !\STDP_module|PRE_reg_block|exp~42_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\) # ((!\STDP_module|PRE_reg_block|LessThan101~3_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan103~3_combout\ & !\STDP_module|PRE_reg_block|exp~124_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~124_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~42_combout\,
	combout => \STDP_module|PRE_reg_block|exp~144_combout\);

-- Location: MLABCELL_X78_Y49_N42
\STDP_module|PRE_reg_block|exp~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~145_combout\ = ( \STDP_module|PRE_reg_block|exp~144_combout\ & ( \STDP_module|PRE_reg_block|exp~79_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~141_combout\ & 
-- ((\STDP_module|PRE_reg_block|exp~143_combout\))) # (\STDP_module|PRE_reg_block|exp~141_combout\ & (\STDP_module|PRE_reg_block|LessThan97~2_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~144_combout\ & ( \STDP_module|PRE_reg_block|exp~79_combout\ & 
-- ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~141_combout\ & ((\STDP_module|PRE_reg_block|exp~143_combout\))) # (\STDP_module|PRE_reg_block|exp~141_combout\ & (\STDP_module|PRE_reg_block|LessThan97~2_combout\)))) ) ) 
-- ) # ( !\STDP_module|PRE_reg_block|exp~144_combout\ & ( !\STDP_module|PRE_reg_block|exp~79_combout\ & ( (\STDP_module|PRE_reg_block|Result~7_combout\ & ((!\STDP_module|PRE_reg_block|exp~141_combout\ & ((\STDP_module|PRE_reg_block|exp~143_combout\))) # 
-- (\STDP_module|PRE_reg_block|exp~141_combout\ & (\STDP_module|PRE_reg_block|LessThan97~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000000000000000000001010100010000000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan97~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~141_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~143_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~144_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~79_combout\,
	combout => \STDP_module|PRE_reg_block|exp~145_combout\);

-- Location: LABCELL_X76_Y49_N39
\STDP_module|PRE_reg_block|exp~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~147_combout\ = ( !\STDP_module|PRE_reg_block|exp~51_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|exp~49_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan101~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	combout => \STDP_module|PRE_reg_block|exp~147_combout\);

-- Location: LABCELL_X76_Y49_N18
\STDP_module|PRE_reg_block|exp~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~150_combout\ = ( \STDP_module|PRE_reg_block|LessThan119~8_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan117~0_combout\ & (\STDP_module|PRE_reg_block|exp~43_combout\ & (!\STDP_module|PRE_reg_block|LessThan115~1_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~7_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|LessThan119~8_combout\ & ( (\STDP_module|PRE_reg_block|exp~43_combout\ & (!\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan115~1_combout\) # (\STDP_module|PRE_reg_block|LessThan117~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100000000001100010000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~43_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~8_combout\,
	combout => \STDP_module|PRE_reg_block|exp~150_combout\);

-- Location: LABCELL_X77_Y49_N48
\STDP_module|PRE_reg_block|exp~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~146_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( \STDP_module|PRE_reg_block|Result~12_combout\ ) ) # ( !\STDP_module|PRE_reg_block|LessThan103~2_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & (((!\STDP_module|PRE_reg_block|LessThan107~0_combout\ & \STDP_module|PRE_reg_block|LessThan105~1_combout\)) # (\STDP_module|PRE_reg_block|LessThan101~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100011000000110010001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan107~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~146_combout\);

-- Location: LABCELL_X76_Y49_N12
\STDP_module|PRE_reg_block|exp~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~149_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~0_combout\ & ( \STDP_module|PRE_reg_block|exp~80_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan115~0_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~7_combout\)))) # (\STDP_module|PRE_reg_block|LessThan115~0_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan105~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~7_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan103~0_combout\ & ( \STDP_module|PRE_reg_block|exp~80_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan115~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~12_combout\ & !\STDP_module|PRE_reg_block|Result~7_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan103~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~80_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan115~0_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|LessThan105~0_combout\ & \STDP_module|PRE_reg_block|Result~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000110001000000000001000100000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan105~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~80_combout\,
	combout => \STDP_module|PRE_reg_block|exp~149_combout\);

-- Location: LABCELL_X76_Y49_N54
\STDP_module|PRE_reg_block|exp~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~148_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|LessThan95~2_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ 
-- & !\STDP_module|PRE_reg_block|exp~49_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan103~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan101~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~49_combout\ & ((\STDP_module|PRE_reg_block|LessThan99~0_combout\) # (\STDP_module|PRE_reg_block|LessThan95~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000011000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~148_combout\);

-- Location: LABCELL_X77_Y49_N24
\STDP_module|PRE_reg_block|exp~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~151_combout\ = ( !\STDP_module|PRE_reg_block|exp~149_combout\ & ( \STDP_module|PRE_reg_block|exp~148_combout\ & ( (\STDP_module|PRE_reg_block|exp~150_combout\ & !\STDP_module|PRE_reg_block|Result~7_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~149_combout\ & ( !\STDP_module|PRE_reg_block|exp~148_combout\ & ( (\STDP_module|PRE_reg_block|exp~150_combout\ & ((!\STDP_module|PRE_reg_block|Result~7_combout\) # ((!\STDP_module|PRE_reg_block|exp~147_combout\ & 
-- !\STDP_module|PRE_reg_block|exp~146_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100000000000000000000000110011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~147_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~150_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~146_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~149_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~148_combout\,
	combout => \STDP_module|PRE_reg_block|exp~151_combout\);

-- Location: MLABCELL_X78_Y49_N15
\STDP_module|PRE_reg_block|Add23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~151_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~145_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~18\ ))
-- \STDP_module|PRE_reg_block|Add23~22\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan95~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~151_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\))) # (\STDP_module|PRE_reg_block|LessThan95~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~145_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~145_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~151_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~18\,
	sumout => \STDP_module|PRE_reg_block|Add23~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~22\);

-- Location: MLABCELL_X97_Y51_N30
\STDP_module|PRE_reg_block|LessThan45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan45~3_combout\ = ( \STDP_module|PRE_reg_block|Result~18_combout\ & ( \STDP_module|PRE_reg_block|LessThan61~8_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|LessThan43~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan45~3_combout\);

-- Location: MLABCELL_X97_Y51_N0
\STDP_module|PRE_reg_block|exp~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~316_combout\ = ( !\STDP_module|PRE_reg_block|exp~180_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~3_combout\ & ( (!\STDP_module|PRE_reg_block|Result~14_combout\ & !\STDP_module|PRE_reg_block|exp~302_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~180_combout\ & ( !\STDP_module|PRE_reg_block|LessThan43~3_combout\ & ( (!\STDP_module|PRE_reg_block|exp~302_combout\ & ((!\STDP_module|PRE_reg_block|Result~14_combout\) # ((!\STDP_module|PRE_reg_block|exp~300_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan45~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~300_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~302_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~3_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~3_combout\,
	combout => \STDP_module|PRE_reg_block|exp~316_combout\);

-- Location: MLABCELL_X97_Y51_N15
\STDP_module|PRE_reg_block|exp~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~317_combout\ = ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & ((!\STDP_module|PRE_reg_block|LessThan49~0_combout\) 
-- # (!\STDP_module|PRE_reg_block|LessThan47~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan49~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan47~1_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( 
-- \STDP_module|PRE_reg_block|Result~19_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan43~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan45~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan49~0_combout\ & \STDP_module|PRE_reg_block|LessThan47~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000001100110011001100110011001100000011001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan49~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~317_combout\);

-- Location: LABCELL_X98_Y51_N30
\STDP_module|PRE_reg_block|exp~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~318_combout\ = ( \STDP_module|PRE_reg_block|Add12~53_sumout\ & ( \STDP_module|PRE_reg_block|Add12~57_sumout\ & ( ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\)) # (\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~53_sumout\ & ( \STDP_module|PRE_reg_block|Add12~57_sumout\ & ( 
-- (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\)) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|Add12~53_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~57_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & 
-- \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Add12~53_sumout\ & ( !\STDP_module|PRE_reg_block|Add12~57_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[15]~9_combout\ & \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[14]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add12~53_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~57_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~318_combout\);

-- Location: MLABCELL_X97_Y51_N24
\STDP_module|PRE_reg_block|exp~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~319_combout\ = ( \STDP_module|PRE_reg_block|LessThan39~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan39~0_combout\ & (\STDP_module|PRE_reg_block|exp~318_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan43~2_combout\ & \STDP_module|PRE_reg_block|Result~19_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan39~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan39~0_combout\ & (\STDP_module|PRE_reg_block|exp~318_combout\ & (!\STDP_module|PRE_reg_block|LessThan43~2_combout\ & \STDP_module|PRE_reg_block|Result~19_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan39~4_combout\ & ( !\STDP_module|PRE_reg_block|LessThan41~1_combout\ & ( \STDP_module|PRE_reg_block|Result~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~318_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~319_combout\);

-- Location: MLABCELL_X97_Y51_N42
\STDP_module|PRE_reg_block|exp~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~320_combout\ = ( \STDP_module|PRE_reg_block|exp~230_combout\ & ( \STDP_module|PRE_reg_block|exp~319_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~317_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan39~4_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~230_combout\ & ( \STDP_module|PRE_reg_block|exp~319_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & (!\STDP_module|PRE_reg_block|exp~316_combout\ 
-- & ((!\STDP_module|PRE_reg_block|exp~317_combout\) # (\STDP_module|PRE_reg_block|LessThan39~4_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~230_combout\ & ( !\STDP_module|PRE_reg_block|exp~319_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & (\STDP_module|PRE_reg_block|LessThan39~4_combout\ & \STDP_module|PRE_reg_block|exp~317_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~230_combout\ & ( !\STDP_module|PRE_reg_block|exp~319_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & (\STDP_module|PRE_reg_block|LessThan39~4_combout\ & (!\STDP_module|PRE_reg_block|exp~316_combout\ & \STDP_module|PRE_reg_block|exp~317_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000101010000000100000101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~4_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~316_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~317_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~230_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~319_combout\,
	combout => \STDP_module|PRE_reg_block|exp~320_combout\);

-- Location: LABCELL_X98_Y49_N24
\STDP_module|PRE_reg_block|exp~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~321_combout\ = ( \STDP_module|PRE_reg_block|LessThan45~1_combout\ & ( \STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan45~1_combout\ & ( \STDP_module|PRE_reg_block|exp~193_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan45~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- \STDP_module|PRE_reg_block|Result~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	combout => \STDP_module|PRE_reg_block|exp~321_combout\);

-- Location: LABCELL_X98_Y51_N15
\STDP_module|PRE_reg_block|LessThan47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan47~2_combout\ = ( \STDP_module|PRE_reg_block|Result~18_combout\ & ( \STDP_module|PRE_reg_block|Result~20_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|LessThan43~0_combout\ 
-- & \STDP_module|PRE_reg_block|Result~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~18_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan47~2_combout\);

-- Location: LABCELL_X99_Y49_N48
\STDP_module|PRE_reg_block|exp~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~322_combout\ = ( \STDP_module|PRE_reg_block|LessThan47~2_combout\ & ( \STDP_module|PRE_reg_block|exp~231_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & (((!\STDP_module|PRE_reg_block|Result~14_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan57~0_combout\)))) # (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~14_combout\ & ((\STDP_module|PRE_reg_block|LessThan57~0_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan62~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan47~2_combout\ & ( \STDP_module|PRE_reg_block|exp~231_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~14_combout\ & !\STDP_module|PRE_reg_block|LessThan57~0_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan47~2_combout\ & ( !\STDP_module|PRE_reg_block|exp~231_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~14_combout\ & ((\STDP_module|PRE_reg_block|LessThan57~0_combout\) # (\STDP_module|PRE_reg_block|LessThan62~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000010110100000000000001010000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan62~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan47~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~231_combout\,
	combout => \STDP_module|PRE_reg_block|exp~322_combout\);

-- Location: LABCELL_X99_Y49_N36
\STDP_module|PRE_reg_block|LessThan61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan61~9_combout\ = ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ & ( \STDP_module|PRE_reg_block|Add12~13_sumout\ & ( (!\STDP_module|PRE_reg_block|LessThan61~7_combout\) # 
-- ((\STDP_module|PRE_reg_block|rounds~5_combout\ & ((\STDP_module|PRE_reg_block|Add12~17_sumout\) # (\STDP_module|PRE_reg_block|Add12~21_sumout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ & ( 
-- \STDP_module|PRE_reg_block|Add12~13_sumout\ & ( (\STDP_module|PRE_reg_block|rounds~5_combout\ & (((!\STDP_module|PRE_reg_block|LessThan61~7_combout\) # (\STDP_module|PRE_reg_block|Add12~17_sumout\)) # (\STDP_module|PRE_reg_block|Add12~21_sumout\))) ) ) ) 
-- # ( \STDP_module|PRE_reg_block|Div1|auto_generated|divider|quotient[8]~2_combout\ & ( !\STDP_module|PRE_reg_block|Add12~13_sumout\ & ( (!\STDP_module|PRE_reg_block|LessThan61~7_combout\ & !\STDP_module|PRE_reg_block|rounds~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111101111111000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add12~21_sumout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add12~17_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datae => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add12~13_sumout\,
	combout => \STDP_module|PRE_reg_block|LessThan61~9_combout\);

-- Location: LABCELL_X99_Y49_N18
\STDP_module|PRE_reg_block|LessThan57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan57~1_combout\ = ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( \STDP_module|PRE_reg_block|exp~173_combout\ & ( (!\STDP_module|PRE_reg_block|Result~15_combout\ & (\STDP_module|PRE_reg_block|exp~177_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~16_combout\) # (!\STDP_module|PRE_reg_block|LessThan61~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~16_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~15_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~9_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan57~1_combout\);

-- Location: LABCELL_X99_Y49_N3
\STDP_module|PRE_reg_block|exp~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~323_combout\ = ( \STDP_module|PRE_reg_block|exp~186_combout\ & ( (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|LessThan59~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan57~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan59~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan61~8_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011000000000001101100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~186_combout\,
	combout => \STDP_module|PRE_reg_block|exp~323_combout\);

-- Location: LABCELL_X98_Y49_N6
\STDP_module|PRE_reg_block|exp~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~324_combout\ = ( \STDP_module|PRE_reg_block|exp~323_combout\ & ( !\STDP_module|PRE_reg_block|exp~236_combout\ & ( (!\STDP_module|PRE_reg_block|exp~321_combout\ & (!\STDP_module|PRE_reg_block|exp~322_combout\ & 
-- ((!\STDP_module|PRE_reg_block|exp~234_combout\) # (!\STDP_module|PRE_reg_block|exp~235_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~321_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~234_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~235_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~322_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~323_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~236_combout\,
	combout => \STDP_module|PRE_reg_block|exp~324_combout\);

-- Location: MLABCELL_X97_Y49_N45
\STDP_module|PRE_reg_block|Add13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~324_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\))) # 
-- (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~320_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~18\ ))
-- \STDP_module|PRE_reg_block|Add13~22\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan37~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~324_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\))) # (\STDP_module|PRE_reg_block|LessThan37~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~320_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~320_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~324_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~18\,
	sumout => \STDP_module|PRE_reg_block|Add13~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~22\);

-- Location: LABCELL_X90_Y50_N51
\STDP_module|PRE_reg_block|exp~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~327_combout\ = ( \STDP_module|PRE_reg_block|Add8~53_sumout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ & 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (((\STDP_module|PRE_reg_block|Add8~57_sumout\)))) ) ) # ( !\STDP_module|PRE_reg_block|Add8~53_sumout\ & ( 
-- (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[14]~8_combout\ & (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[15]~9_combout\ & !\STDP_module|PRE_reg_block|rounds~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000111110001000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[14]~8_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[15]~9_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~57_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Add8~53_sumout\,
	combout => \STDP_module|PRE_reg_block|exp~327_combout\);

-- Location: LABCELL_X95_Y49_N36
\STDP_module|PRE_reg_block|exp~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~328_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan10~4_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & !\STDP_module|PRE_reg_block|LessThan12~1_combout\) ) 
-- ) ) # ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan10~4_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & ((!\STDP_module|PRE_reg_block|LessThan12~1_combout\) # 
-- ((\STDP_module|PRE_reg_block|LessThan10~0_combout\ & \STDP_module|PRE_reg_block|exp~327_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan14~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan10~4_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan12~1_combout\ & \STDP_module|PRE_reg_block|exp~327_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000110000001100010011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~327_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~4_combout\,
	combout => \STDP_module|PRE_reg_block|exp~328_combout\);

-- Location: LABCELL_X95_Y49_N3
\STDP_module|PRE_reg_block|LessThan16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan16~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan32~8_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|Result~27_combout\ & \STDP_module|PRE_reg_block|Result~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~8_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan16~3_combout\);

-- Location: LABCELL_X95_Y49_N54
\STDP_module|PRE_reg_block|exp~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~325_combout\ = ( \STDP_module|PRE_reg_block|exp~310_combout\ & ( !\STDP_module|PRE_reg_block|exp~206_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & !\STDP_module|PRE_reg_block|exp~312_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~310_combout\ & ( !\STDP_module|PRE_reg_block|exp~206_combout\ & ( (!\STDP_module|PRE_reg_block|exp~312_combout\ & ((!\STDP_module|PRE_reg_block|Result~21_combout\) # ((!\STDP_module|PRE_reg_block|LessThan14~3_combout\ & 
-- !\STDP_module|PRE_reg_block|LessThan16~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~3_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~312_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~310_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\,
	combout => \STDP_module|PRE_reg_block|exp~325_combout\);

-- Location: LABCELL_X93_Y48_N18
\STDP_module|PRE_reg_block|exp~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~326_combout\ = ( \STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & ((!\STDP_module|PRE_reg_block|LessThan20~0_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan18~1_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|LessThan16~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (((!\STDP_module|PRE_reg_block|LessThan20~0_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan18~1_combout\)) # (\STDP_module|PRE_reg_block|LessThan14~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000101000001010100010101010101010001000101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan20~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~326_combout\);

-- Location: LABCELL_X95_Y49_N6
\STDP_module|PRE_reg_block|exp~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~329_combout\ = ( \STDP_module|PRE_reg_block|exp~325_combout\ & ( \STDP_module|PRE_reg_block|exp~326_combout\ & ( (\STDP_module|PRE_reg_block|LessThan10~4_combout\ & (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- \STDP_module|PRE_reg_block|exp~250_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~325_combout\ & ( \STDP_module|PRE_reg_block|exp~326_combout\ & ( (\STDP_module|PRE_reg_block|LessThan10~4_combout\ & \STDP_module|PRE_reg_block|Result~21_combout\) ) ) 
-- ) # ( \STDP_module|PRE_reg_block|exp~325_combout\ & ( !\STDP_module|PRE_reg_block|exp~326_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & (\STDP_module|PRE_reg_block|exp~328_combout\ & \STDP_module|PRE_reg_block|exp~250_combout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~325_combout\ & ( !\STDP_module|PRE_reg_block|exp~326_combout\ & ( (\STDP_module|PRE_reg_block|Result~21_combout\ & \STDP_module|PRE_reg_block|exp~328_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000001100010001000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~4_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~328_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~250_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~325_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~326_combout\,
	combout => \STDP_module|PRE_reg_block|exp~329_combout\);

-- Location: LABCELL_X91_Y49_N48
\STDP_module|PRE_reg_block|exp~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~330_combout\ = ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & 
-- \STDP_module|PRE_reg_block|Result~27_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|exp~219_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ 
-- & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~330_combout\);

-- Location: LABCELL_X91_Y49_N6
\STDP_module|PRE_reg_block|LessThan18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan18~2_combout\ = ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~22_combout\ & (\STDP_module|PRE_reg_block|LessThan14~0_combout\ & 
-- \STDP_module|PRE_reg_block|Result~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~25_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan18~2_combout\);

-- Location: LABCELL_X91_Y49_N30
\STDP_module|PRE_reg_block|exp~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~331_combout\ = ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan18~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & ((\STDP_module|PRE_reg_block|LessThan33~0_combout\) # 
-- (\STDP_module|PRE_reg_block|LessThan28~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|LessThan18~2_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|exp~251_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan18~2_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|LessThan28~0_combout\ & (!\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|exp~251_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000000000000000000000100010000001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan33~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~251_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan18~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~331_combout\);

-- Location: MLABCELL_X92_Y51_N12
\STDP_module|PRE_reg_block|LessThan32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan32~9_combout\ = ( \STDP_module|PRE_reg_block|Add8~13_sumout\ & ( \STDP_module|PRE_reg_block|LessThan32~7_combout\ & ( (\STDP_module|PRE_reg_block|rounds~7_combout\ & ((\STDP_module|PRE_reg_block|Add8~17_sumout\) # 
-- (\STDP_module|PRE_reg_block|Add8~21_sumout\))) ) ) ) # ( \STDP_module|PRE_reg_block|Add8~13_sumout\ & ( !\STDP_module|PRE_reg_block|LessThan32~7_combout\ & ( (\STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\) # 
-- (\STDP_module|PRE_reg_block|rounds~7_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|Add8~13_sumout\ & ( !\STDP_module|PRE_reg_block|LessThan32~7_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- \STDP_module|PRE_reg_block|Div0|auto_generated|divider|quotient[8]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000000000000000000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datab => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV_quotient[8]~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~21_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add8~17_sumout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add8~13_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~7_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan32~9_combout\);

-- Location: LABCELL_X91_Y49_N54
\STDP_module|PRE_reg_block|LessThan28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan28~1_combout\ = ( \STDP_module|PRE_reg_block|LessThan32~9_combout\ & ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( (\STDP_module|PRE_reg_block|exp~203_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~23_combout\ & !\STDP_module|PRE_reg_block|Result~22_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan32~9_combout\ & ( \STDP_module|PRE_reg_block|exp~198_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~203_combout\ & (\STDP_module|PRE_reg_block|exp~199_combout\ & !\STDP_module|PRE_reg_block|Result~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~23_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~22_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~9_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan28~1_combout\);

-- Location: LABCELL_X91_Y49_N0
\STDP_module|PRE_reg_block|exp~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~332_combout\ = ( !\STDP_module|PRE_reg_block|Result~21_combout\ & ( \STDP_module|PRE_reg_block|exp~212_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan30~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan28~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|LessThan30~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~8_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~212_combout\,
	combout => \STDP_module|PRE_reg_block|exp~332_combout\);

-- Location: LABCELL_X91_Y49_N36
\STDP_module|PRE_reg_block|exp~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~333_combout\ = ( \STDP_module|PRE_reg_block|exp~332_combout\ & ( \STDP_module|PRE_reg_block|exp~254_combout\ & ( (!\STDP_module|PRE_reg_block|exp~256_combout\ & (!\STDP_module|PRE_reg_block|exp~255_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~330_combout\ & !\STDP_module|PRE_reg_block|exp~331_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~332_combout\ & ( !\STDP_module|PRE_reg_block|exp~254_combout\ & ( (!\STDP_module|PRE_reg_block|exp~256_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~330_combout\ & !\STDP_module|PRE_reg_block|exp~331_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~256_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~255_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~330_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~331_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~332_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~254_combout\,
	combout => \STDP_module|PRE_reg_block|exp~333_combout\);

-- Location: LABCELL_X93_Y49_N45
\STDP_module|PRE_reg_block|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~21_sumout\ = SUM(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~333_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ 
-- & (((!\STDP_module|PRE_reg_block|exp~329_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~18\ ))
-- \STDP_module|PRE_reg_block|Add9~22\ = CARRY(( (!\STDP_module|PRE_reg_block|LessThan8~1_combout\ & (((!\STDP_module|PRE_reg_block|exp~333_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\))) # (\STDP_module|PRE_reg_block|LessThan8~1_combout\ & 
-- (((!\STDP_module|PRE_reg_block|exp~329_combout\)))) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~329_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~333_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~18\,
	sumout => \STDP_module|PRE_reg_block|Add9~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~22\);

-- Location: LABCELL_X93_Y49_N15
\STDP_module|PRE_reg_block|Add14~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~65_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add9~21_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~21_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~62\ ))
-- \STDP_module|PRE_reg_block|Add14~66\ = CARRY(( \STDP_module|PRE_reg_block|Add9~21_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~21_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~21_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add9~21_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~62\,
	sumout => \STDP_module|PRE_reg_block|Add14~65_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~66\);

-- Location: MLABCELL_X92_Y49_N15
\STDP_module|PRE_reg_block|Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~21_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add18~21_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~21_sumout\ $ (\STDP_module|PRE_reg_block|Add14~65_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~19\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~18\ ))
-- \STDP_module|PRE_reg_block|Add14~22\ = CARRY(( !\STDP_module|PRE_reg_block|Add18~21_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~21_sumout\ $ (\STDP_module|PRE_reg_block|Add14~65_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~19\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~18\ ))
-- \STDP_module|PRE_reg_block|Add14~23\ = SHARE((!\STDP_module|PRE_reg_block|Add18~21_sumout\ & (\STDP_module|PRE_reg_block|Add23~21_sumout\ & \STDP_module|PRE_reg_block|Add14~65_sumout\)) # (\STDP_module|PRE_reg_block|Add18~21_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~65_sumout\) # (\STDP_module|PRE_reg_block|Add23~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add18~21_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add23~21_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~65_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~18\,
	sharein => \STDP_module|PRE_reg_block|Add14~19\,
	sumout => \STDP_module|PRE_reg_block|Add14~21_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~22\,
	shareout => \STDP_module|PRE_reg_block|Add14~23\);

-- Location: FF_X92_Y49_N16
\STDP_module|PRE_reg_block|DATA_CAL_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~21_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(5));

-- Location: LABCELL_X117_Y47_N15
\STDP_module|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~21_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(5) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~q\ ) + ( \STDP_module|Add1~18\ ))
-- \STDP_module|Add1~22\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(5) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~q\ ) + ( \STDP_module|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(5),
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-3]~q\,
	cin => \STDP_module|Add1~18\,
	sumout => \STDP_module|Add1~21_sumout\,
	cout => \STDP_module|Add1~22\);

-- Location: FF_X117_Y47_N17
\STDP_module|TAG_STDP_WEIGHT_SUM[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~21_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~q\);

-- Location: LABCELL_X116_Y46_N18
\STDP_module|popWeightDATA[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|popWeightDATA[5]~feeder_combout\ = ( \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-3]~q\,
	combout => \STDP_module|popWeightDATA[5]~feeder_combout\);

-- Location: FF_X116_Y46_N20
\STDP_module|popWeightDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|popWeightDATA[5]~feeder_combout\,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(5));

-- Location: MLABCELL_X75_Y49_N36
\STDP_module|PRE_reg_block|LessThan95~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan95~3_combout\ = ( \STDP_module|PRE_reg_block|Add22~49_sumout\ & ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~13_combout\ & ((\STDP_module|PRE_reg_block|rounds~3_combout\) # 
-- (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|Add22~49_sumout\ & ( \STDP_module|PRE_reg_block|LessThan101~1_combout\ & ( (\STDP_module|PRE_reg_block|Div3|auto_generated|divider|_~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|rounds~3_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|Div3|auto_generated|divider|ALT_INV__~0_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_rounds~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Add22~49_sumout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan95~3_combout\);

-- Location: MLABCELL_X75_Y49_N30
\STDP_module|PRE_reg_block|exp~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~155_combout\ = ( \STDP_module|PRE_reg_block|LessThan95~3_combout\ & ( \STDP_module|PRE_reg_block|exp~43_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan95~2_combout\ & ((!\STDP_module|PRE_reg_block|LessThan117~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan115~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan117~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan119~8_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan95~3_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~43_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan117~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan115~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan117~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan119~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100101010101100000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan119~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~3_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~43_combout\,
	combout => \STDP_module|PRE_reg_block|exp~155_combout\);

-- Location: MLABCELL_X75_Y49_N24
\STDP_module|PRE_reg_block|exp~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~156_combout\ = ( \STDP_module|PRE_reg_block|exp~51_combout\ & ( \STDP_module|PRE_reg_block|exp~49_combout\ & ( (\STDP_module|PRE_reg_block|Result~12_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan95~2_combout\ & \STDP_module|PRE_reg_block|LessThan101~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	combout => \STDP_module|PRE_reg_block|exp~156_combout\);

-- Location: MLABCELL_X78_Y49_N48
\STDP_module|PRE_reg_block|exp~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~157_combout\ = ( \STDP_module|PRE_reg_block|exp~144_combout\ & ( \STDP_module|PRE_reg_block|exp~79_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\) # ((!\STDP_module|PRE_reg_block|exp~141_combout\ & 
-- \STDP_module|PRE_reg_block|exp~156_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~144_combout\ & ( \STDP_module|PRE_reg_block|exp~79_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\) # ((!\STDP_module|PRE_reg_block|exp~141_combout\ & 
-- \STDP_module|PRE_reg_block|exp~156_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~144_combout\ & ( !\STDP_module|PRE_reg_block|exp~79_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|exp~155_combout\) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~144_combout\ & ( !\STDP_module|PRE_reg_block|exp~79_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\) # ((!\STDP_module|PRE_reg_block|exp~141_combout\ & \STDP_module|PRE_reg_block|exp~156_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111010001000100010001010101010111110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~155_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~141_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~156_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~144_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~79_combout\,
	combout => \STDP_module|PRE_reg_block|exp~157_combout\);

-- Location: MLABCELL_X78_Y49_N18
\STDP_module|PRE_reg_block|Add23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|exp~157_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~22\ ))
-- \STDP_module|PRE_reg_block|Add23~26\ = CARRY(( !\STDP_module|PRE_reg_block|exp~157_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~157_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~22\,
	sumout => \STDP_module|PRE_reg_block|Add23~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~26\);

-- Location: MLABCELL_X85_Y50_N24
\STDP_module|PRE_reg_block|exp~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~153_combout\ = ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~23_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~153_combout\);

-- Location: MLABCELL_X85_Y50_N54
\STDP_module|PRE_reg_block|LessThan66~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan66~3_combout\ = ( \STDP_module|PRE_reg_block|Result~6_combout\ & ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~1_combout\ & 
-- ((\STDP_module|PRE_reg_block|Div2|auto_generated|divider|_~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~1_combout\ & (\STDP_module|PRE_reg_block|Add17~49_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add17~49_sumout\,
	datad => \STDP_module|PRE_reg_block|Div2|auto_generated|divider|ALT_INV__~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan66~3_combout\);

-- Location: MLABCELL_X85_Y50_N30
\STDP_module|PRE_reg_block|exp~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~152_combout\ = ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( \STDP_module|PRE_reg_block|exp~15_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan66~3_combout\ & ((!\STDP_module|PRE_reg_block|LessThan88~0_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan86~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan88~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan90~8_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~15_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan88~0_combout\ & ((!\STDP_module|PRE_reg_block|LessThan86~1_combout\))) # (\STDP_module|PRE_reg_block|LessThan88~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan90~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100101010101100000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan90~8_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~3_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~15_combout\,
	combout => \STDP_module|PRE_reg_block|exp~152_combout\);

-- Location: LABCELL_X86_Y49_N48
\STDP_module|PRE_reg_block|exp~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~154_combout\ = ( \STDP_module|PRE_reg_block|exp~152_combout\ & ( \STDP_module|PRE_reg_block|exp~133_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\) # ((\STDP_module|PRE_reg_block|exp~153_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~62_combout\ & !\STDP_module|PRE_reg_block|exp~130_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~152_combout\ & ( \STDP_module|PRE_reg_block|exp~133_combout\ & ( (\STDP_module|PRE_reg_block|exp~62_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~0_combout\) # ((\STDP_module|PRE_reg_block|exp~153_combout\ & !\STDP_module|PRE_reg_block|exp~130_combout\)))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~152_combout\ & ( !\STDP_module|PRE_reg_block|exp~133_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~0_combout\) # ((\STDP_module|PRE_reg_block|exp~153_combout\ & !\STDP_module|PRE_reg_block|exp~130_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~152_combout\ & ( !\STDP_module|PRE_reg_block|exp~133_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~0_combout\) # ((\STDP_module|PRE_reg_block|exp~153_combout\ & !\STDP_module|PRE_reg_block|exp~130_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110101010101110111010101000001011000010101010101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~153_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~62_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~130_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~152_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~133_combout\,
	combout => \STDP_module|PRE_reg_block|exp~154_combout\);

-- Location: LABCELL_X86_Y49_N18
\STDP_module|PRE_reg_block|Add18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|exp~154_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~22\ ))
-- \STDP_module|PRE_reg_block|Add18~26\ = CARRY(( !\STDP_module|PRE_reg_block|exp~154_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~154_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~22\,
	sumout => \STDP_module|PRE_reg_block|Add18~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~26\);

-- Location: LABCELL_X95_Y49_N24
\STDP_module|PRE_reg_block|exp~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~338_combout\ = ( \STDP_module|PRE_reg_block|exp~219_combout\ & ( \STDP_module|PRE_reg_block|LessThan10~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|LessThan8~2_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~26_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~338_combout\);

-- Location: LABCELL_X95_Y50_N54
\STDP_module|PRE_reg_block|LessThan8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan8~3_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~7_combout\ & 
-- ((\STDP_module|PRE_reg_block|Div0|auto_generated|divider|_~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~7_combout\ & (\STDP_module|PRE_reg_block|Add8~49_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_rounds~7_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add8~49_sumout\,
	datad => \STDP_module|PRE_reg_block|Div0|auto_generated|divider|ALT_INV__~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan8~3_combout\);

-- Location: LABCELL_X95_Y49_N30
\STDP_module|PRE_reg_block|exp~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~337_combout\ = ( \STDP_module|PRE_reg_block|LessThan28~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan8~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan8~2_combout\ & (!\STDP_module|PRE_reg_block|LessThan32~8_combout\ 
-- & (\STDP_module|PRE_reg_block|exp~212_combout\ & \STDP_module|PRE_reg_block|LessThan30~0_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan28~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan8~3_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|LessThan8~2_combout\ & (\STDP_module|PRE_reg_block|exp~212_combout\ & ((!\STDP_module|PRE_reg_block|LessThan32~8_combout\) # (!\STDP_module|PRE_reg_block|LessThan30~0_combout\)))) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan28~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan8~3_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan32~8_combout\ & (\STDP_module|PRE_reg_block|exp~212_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan30~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan28~1_combout\ & ( !\STDP_module|PRE_reg_block|LessThan8~3_combout\ & ( (\STDP_module|PRE_reg_block|exp~212_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan32~8_combout\) # (!\STDP_module|PRE_reg_block|LessThan30~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000000000000110000001010000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan32~8_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~212_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~3_combout\,
	combout => \STDP_module|PRE_reg_block|exp~337_combout\);

-- Location: LABCELL_X95_Y49_N48
\STDP_module|PRE_reg_block|exp~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~339_combout\ = ( \STDP_module|PRE_reg_block|exp~325_combout\ & ( \STDP_module|PRE_reg_block|exp~326_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((\STDP_module|PRE_reg_block|exp~337_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~250_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~325_combout\ & ( \STDP_module|PRE_reg_block|exp~326_combout\ & ( !\STDP_module|PRE_reg_block|Result~21_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|exp~325_combout\ 
-- & ( !\STDP_module|PRE_reg_block|exp~326_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & (((\STDP_module|PRE_reg_block|exp~337_combout\)) # (\STDP_module|PRE_reg_block|exp~250_combout\))) # (\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (\STDP_module|PRE_reg_block|exp~250_combout\ & (\STDP_module|PRE_reg_block|exp~338_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~325_combout\ & ( !\STDP_module|PRE_reg_block|exp~326_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\) # 
-- (\STDP_module|PRE_reg_block|exp~338_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111001000111010101110101010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~250_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~338_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~337_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~325_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~326_combout\,
	combout => \STDP_module|PRE_reg_block|exp~339_combout\);

-- Location: LABCELL_X93_Y49_N48
\STDP_module|PRE_reg_block|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|exp~339_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~22\ ))
-- \STDP_module|PRE_reg_block|Add9~26\ = CARRY(( !\STDP_module|PRE_reg_block|exp~339_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~339_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~22\,
	sumout => \STDP_module|PRE_reg_block|Add9~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~26\);

-- Location: LABCELL_X98_Y51_N42
\STDP_module|PRE_reg_block|exp~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~335_combout\ = ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|exp~193_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|Result~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~335_combout\);

-- Location: LABCELL_X98_Y51_N6
\STDP_module|PRE_reg_block|LessThan37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|LessThan37~3_combout\ = ( \STDP_module|PRE_reg_block|Result~20_combout\ & ( \STDP_module|PRE_reg_block|LessThan43~1_combout\ & ( (!\STDP_module|PRE_reg_block|rounds~5_combout\ & 
-- ((\STDP_module|PRE_reg_block|Div1|auto_generated|divider|_~0_combout\))) # (\STDP_module|PRE_reg_block|rounds~5_combout\ & (\STDP_module|PRE_reg_block|Add12~49_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_rounds~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add12~49_sumout\,
	datad => \STDP_module|PRE_reg_block|Div1|auto_generated|divider|ALT_INV__~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	combout => \STDP_module|PRE_reg_block|LessThan37~3_combout\);

-- Location: LABCELL_X98_Y51_N57
\STDP_module|PRE_reg_block|exp~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~334_combout\ = ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( \STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan59~0_combout\ & 
-- (!\STDP_module|PRE_reg_block|LessThan37~3_combout\ & (!\STDP_module|PRE_reg_block|LessThan61~8_combout\ & \STDP_module|PRE_reg_block|exp~186_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( 
-- \STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan59~0_combout\ & (!\STDP_module|PRE_reg_block|LessThan61~8_combout\ & \STDP_module|PRE_reg_block|exp~186_combout\)) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan37~3_combout\ & (\STDP_module|PRE_reg_block|exp~186_combout\ & 
-- ((!\STDP_module|PRE_reg_block|LessThan59~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan61~8_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( !\STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( 
-- (\STDP_module|PRE_reg_block|exp~186_combout\ & ((!\STDP_module|PRE_reg_block|LessThan59~0_combout\) # (!\STDP_module|PRE_reg_block|LessThan61~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001100100000000000010100000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~3_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan61~8_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~186_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~334_combout\);

-- Location: MLABCELL_X97_Y51_N6
\STDP_module|PRE_reg_block|exp~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~336_combout\ = ( \STDP_module|PRE_reg_block|exp~230_combout\ & ( \STDP_module|PRE_reg_block|exp~317_combout\ & ( !\STDP_module|PRE_reg_block|Result~14_combout\ ) ) ) # ( !\STDP_module|PRE_reg_block|exp~230_combout\ & ( 
-- \STDP_module|PRE_reg_block|exp~317_combout\ & ( (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|exp~316_combout\) # (\STDP_module|PRE_reg_block|exp~334_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~230_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~317_combout\ & ( (!\STDP_module|PRE_reg_block|Result~14_combout\) # (\STDP_module|PRE_reg_block|exp~335_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~230_combout\ & ( !\STDP_module|PRE_reg_block|exp~317_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~14_combout\ & (((!\STDP_module|PRE_reg_block|exp~316_combout\) # (\STDP_module|PRE_reg_block|exp~334_combout\)))) # (\STDP_module|PRE_reg_block|Result~14_combout\ & (\STDP_module|PRE_reg_block|exp~335_combout\ & 
-- (!\STDP_module|PRE_reg_block|exp~316_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010111010101110111011101110100000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~335_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~316_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~334_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~230_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~317_combout\,
	combout => \STDP_module|PRE_reg_block|exp~336_combout\);

-- Location: MLABCELL_X97_Y49_N48
\STDP_module|PRE_reg_block|Add13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|exp~336_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~22\ ))
-- \STDP_module|PRE_reg_block|Add13~26\ = CARRY(( !\STDP_module|PRE_reg_block|exp~336_combout\ ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~336_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~22\,
	sumout => \STDP_module|PRE_reg_block|Add13~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~26\);

-- Location: LABCELL_X93_Y49_N18
\STDP_module|PRE_reg_block|Add14~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~69_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add13~25_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~25_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~66\ ))
-- \STDP_module|PRE_reg_block|Add14~70\ = CARRY(( \STDP_module|PRE_reg_block|Add13~25_sumout\ ) + ( \STDP_module|PRE_reg_block|Add9~25_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add9~25_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add13~25_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~66\,
	sumout => \STDP_module|PRE_reg_block|Add14~69_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~70\);

-- Location: MLABCELL_X92_Y49_N18
\STDP_module|PRE_reg_block|Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~25_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add23~25_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~25_sumout\ $ (\STDP_module|PRE_reg_block|Add14~69_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~23\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~22\ ))
-- \STDP_module|PRE_reg_block|Add14~26\ = CARRY(( !\STDP_module|PRE_reg_block|Add23~25_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~25_sumout\ $ (\STDP_module|PRE_reg_block|Add14~69_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~23\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~22\ ))
-- \STDP_module|PRE_reg_block|Add14~27\ = SHARE((!\STDP_module|PRE_reg_block|Add23~25_sumout\ & (\STDP_module|PRE_reg_block|Add18~25_sumout\ & \STDP_module|PRE_reg_block|Add14~69_sumout\)) # (\STDP_module|PRE_reg_block|Add23~25_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~69_sumout\) # (\STDP_module|PRE_reg_block|Add18~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add23~25_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~25_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~69_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~22\,
	sharein => \STDP_module|PRE_reg_block|Add14~23\,
	sumout => \STDP_module|PRE_reg_block|Add14~25_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~26\,
	shareout => \STDP_module|PRE_reg_block|Add14~27\);

-- Location: FF_X92_Y49_N19
\STDP_module|PRE_reg_block|DATA_CAL_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~25_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(6));

-- Location: LABCELL_X117_Y47_N18
\STDP_module|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~25_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(6) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-2]~q\ ) + ( \STDP_module|Add1~22\ ))
-- \STDP_module|Add1~26\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(6) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM[-2]~q\ ) + ( \STDP_module|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(6),
	dataf => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-2]~q\,
	cin => \STDP_module|Add1~22\,
	sumout => \STDP_module|Add1~25_sumout\,
	cout => \STDP_module|Add1~26\);

-- Location: FF_X117_Y47_N20
\STDP_module|TAG_STDP_WEIGHT_SUM[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~25_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-2]~q\);

-- Location: FF_X120_Y46_N8
\STDP_module|popWeightDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-2]~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(6));

-- Location: MLABCELL_X78_Y48_N18
\STDP_module|PRE_reg_block|exp~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~170_combout\ = ( \STDP_module|PRE_reg_block|Result~12_combout\ ) # ( !\STDP_module|PRE_reg_block|Result~12_combout\ & ( (!\STDP_module|PRE_reg_block|exp~28_combout\) # ((!\STDP_module|PRE_reg_block|exp~34_combout\) # 
-- ((!\STDP_module|PRE_reg_block|exp~29_combout\) # (!\STDP_module|PRE_reg_block|exp~87_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~28_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~34_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~29_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~87_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	combout => \STDP_module|PRE_reg_block|exp~170_combout\);

-- Location: LABCELL_X77_Y51_N12
\STDP_module|PRE_reg_block|exp~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~167_combout\ = ( \STDP_module|PRE_reg_block|LessThan99~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan103~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ 
-- & (\STDP_module|PRE_reg_block|Result~7_combout\ & \STDP_module|PRE_reg_block|Result~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~167_combout\);

-- Location: LABCELL_X77_Y51_N36
\STDP_module|PRE_reg_block|exp~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~166_combout\ = ( \STDP_module|PRE_reg_block|exp~51_combout\ & ( \STDP_module|PRE_reg_block|LessThan103~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|exp~49_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~51_combout\ & ( \STDP_module|PRE_reg_block|LessThan103~1_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|exp~49_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~51_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan103~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & \STDP_module|PRE_reg_block|Result~12_combout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~51_combout\ & ( !\STDP_module|PRE_reg_block|LessThan103~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan101~1_combout\ & (\STDP_module|PRE_reg_block|Result~13_combout\ & (\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- \STDP_module|PRE_reg_block|exp~49_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~51_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~166_combout\);

-- Location: LABCELL_X79_Y49_N48
\STDP_module|PRE_reg_block|exp~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~165_combout\ = ( \STDP_module|PRE_reg_block|LessThan103~4_combout\ & ( \STDP_module|PRE_reg_block|Result~7_combout\ & ( (!\STDP_module|PRE_reg_block|Result~13_combout\) # ((!\STDP_module|PRE_reg_block|Result~12_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan101~1_combout\) # (\STDP_module|PRE_reg_block|LessThan99~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan103~4_combout\ & ( \STDP_module|PRE_reg_block|Result~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan99~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan103~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	combout => \STDP_module|PRE_reg_block|exp~165_combout\);

-- Location: LABCELL_X77_Y48_N30
\STDP_module|PRE_reg_block|exp~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~168_combout\ = ( \STDP_module|PRE_reg_block|LessThan117~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan115~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\ & !\STDP_module|PRE_reg_block|Result~12_combout\) ) 
-- ) ) # ( !\STDP_module|PRE_reg_block|LessThan117~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan115~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\ & !\STDP_module|PRE_reg_block|Result~12_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan117~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan115~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\ & (!\STDP_module|PRE_reg_block|Result~12_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan113~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan117~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan115~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~7_combout\ & 
-- (((!\STDP_module|PRE_reg_block|Result~12_combout\ & \STDP_module|PRE_reg_block|LessThan113~0_combout\)) # (\STDP_module|PRE_reg_block|exp~43_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001010000000001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~43_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan113~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan117~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan115~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~168_combout\);

-- Location: MLABCELL_X78_Y49_N30
\STDP_module|PRE_reg_block|exp~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~169_combout\ = ( \STDP_module|PRE_reg_block|exp~39_combout\ & ( \STDP_module|PRE_reg_block|exp~168_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~39_combout\ & ( \STDP_module|PRE_reg_block|exp~168_combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~39_combout\ & ( !\STDP_module|PRE_reg_block|exp~168_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~39_combout\ & ( !\STDP_module|PRE_reg_block|exp~168_combout\ & ( (((\STDP_module|PRE_reg_block|exp~166_combout\ & 
-- \STDP_module|PRE_reg_block|exp~165_combout\)) # (\STDP_module|PRE_reg_block|exp~37_combout\)) # (\STDP_module|PRE_reg_block|exp~167_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~167_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~37_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~166_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~165_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~39_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~168_combout\,
	combout => \STDP_module|PRE_reg_block|exp~169_combout\);

-- Location: LABCELL_X76_Y49_N0
\STDP_module|PRE_reg_block|exp~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~171_combout\ = ( \STDP_module|PRE_reg_block|exp~49_combout\ & ( (!\STDP_module|PRE_reg_block|Result~13_combout\) # ((!\STDP_module|PRE_reg_block|Result~12_combout\) # ((!\STDP_module|PRE_reg_block|LessThan95~2_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan101~1_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|exp~49_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~13_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~12_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan95~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan101~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~49_combout\,
	combout => \STDP_module|PRE_reg_block|exp~171_combout\);

-- Location: MLABCELL_X78_Y49_N21
\STDP_module|PRE_reg_block|Add23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~29_sumout\ = SUM(( ((!\STDP_module|PRE_reg_block|Result~7_combout\ & (!\STDP_module|PRE_reg_block|exp~170_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\ & ((\STDP_module|PRE_reg_block|exp~171_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~169_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~26\ ))
-- \STDP_module|PRE_reg_block|Add23~30\ = CARRY(( ((!\STDP_module|PRE_reg_block|Result~7_combout\ & (!\STDP_module|PRE_reg_block|exp~170_combout\)) # (\STDP_module|PRE_reg_block|Result~7_combout\ & ((\STDP_module|PRE_reg_block|exp~171_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~169_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~7_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~170_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~169_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~171_combout\,
	cin => \STDP_module|PRE_reg_block|Add23~26\,
	sumout => \STDP_module|PRE_reg_block|Add23~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add23~30\);

-- Location: MLABCELL_X85_Y47_N15
\STDP_module|PRE_reg_block|exp~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~163_combout\ = ( \STDP_module|PRE_reg_block|exp~70_combout\ & ( (!\STDP_module|PRE_reg_block|exp~0_combout\) # (((!\STDP_module|PRE_reg_block|exp~6_combout\) # (!\STDP_module|PRE_reg_block|exp~1_combout\)) # 
-- (\STDP_module|PRE_reg_block|Result~5_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|exp~70_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~6_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~70_combout\,
	combout => \STDP_module|PRE_reg_block|exp~163_combout\);

-- Location: LABCELL_X83_Y49_N24
\STDP_module|PRE_reg_block|exp~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~160_combout\ = ( !\STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( \STDP_module|PRE_reg_block|LessThan70~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~0_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~160_combout\);

-- Location: MLABCELL_X85_Y50_N48
\STDP_module|PRE_reg_block|exp~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~158_combout\ = ( \STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( \STDP_module|PRE_reg_block|Result~0_combout\ & ( (!\STDP_module|PRE_reg_block|Result~5_combout\) # ((!\STDP_module|PRE_reg_block|LessThan74~4_combout\) # 
-- ((!\STDP_module|PRE_reg_block|Result~6_combout\) # (\STDP_module|PRE_reg_block|LessThan70~1_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan72~1_combout\ & ( \STDP_module|PRE_reg_block|Result~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~4_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan70~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~158_combout\);

-- Location: LABCELL_X83_Y50_N30
\STDP_module|PRE_reg_block|exp~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~161_combout\ = ( \STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & !\STDP_module|PRE_reg_block|Result~5_combout\) ) ) ) 
-- # ( !\STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( \STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & !\STDP_module|PRE_reg_block|Result~5_combout\) ) ) ) # ( 
-- \STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & (!\STDP_module|PRE_reg_block|Result~5_combout\ & \STDP_module|PRE_reg_block|LessThan84~0_combout\)) 
-- ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan88~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan86~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~0_combout\ & (((!\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan84~0_combout\)) # (\STDP_module|PRE_reg_block|exp~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010000000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan84~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~15_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan88~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan86~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~161_combout\);

-- Location: MLABCELL_X85_Y50_N12
\STDP_module|PRE_reg_block|exp~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~159_combout\ = ( \STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan72~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( \STDP_module|PRE_reg_block|exp~21_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & (\STDP_module|PRE_reg_block|Result~6_combout\ 
-- & \STDP_module|PRE_reg_block|LessThan72~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan74~1_combout\ & ( !\STDP_module|PRE_reg_block|exp~21_combout\ & ( (\STDP_module|PRE_reg_block|Result~5_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~6_combout\ & (\STDP_module|PRE_reg_block|exp~23_combout\ & \STDP_module|PRE_reg_block|LessThan72~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~23_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan74~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~159_combout\);

-- Location: LABCELL_X86_Y49_N30
\STDP_module|PRE_reg_block|exp~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~162_combout\ = ( \STDP_module|PRE_reg_block|exp~161_combout\ & ( \STDP_module|PRE_reg_block|exp~159_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~161_combout\ & ( \STDP_module|PRE_reg_block|exp~159_combout\ & ( 
-- (((\STDP_module|PRE_reg_block|exp~9_combout\) # (\STDP_module|PRE_reg_block|exp~11_combout\)) # (\STDP_module|PRE_reg_block|exp~158_combout\)) # (\STDP_module|PRE_reg_block|exp~160_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~161_combout\ & ( 
-- !\STDP_module|PRE_reg_block|exp~159_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~161_combout\ & ( !\STDP_module|PRE_reg_block|exp~159_combout\ & ( ((\STDP_module|PRE_reg_block|exp~9_combout\) # (\STDP_module|PRE_reg_block|exp~11_combout\)) # 
-- (\STDP_module|PRE_reg_block|exp~160_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111111111111111111101111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~160_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~158_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~11_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~9_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~161_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~159_combout\,
	combout => \STDP_module|PRE_reg_block|exp~162_combout\);

-- Location: LABCELL_X84_Y49_N15
\STDP_module|PRE_reg_block|exp~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~164_combout\ = ( \STDP_module|PRE_reg_block|LessThan66~2_combout\ & ( (!\STDP_module|PRE_reg_block|Result~6_combout\) # ((!\STDP_module|PRE_reg_block|Result~5_combout\) # ((!\STDP_module|PRE_reg_block|LessThan72~1_combout\) 
-- # (!\STDP_module|PRE_reg_block|exp~21_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|LessThan66~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~6_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~5_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan72~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan66~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~164_combout\);

-- Location: LABCELL_X86_Y49_N21
\STDP_module|PRE_reg_block|Add18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~29_sumout\ = SUM(( ((!\STDP_module|PRE_reg_block|Result~0_combout\ & (!\STDP_module|PRE_reg_block|exp~163_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\ & ((\STDP_module|PRE_reg_block|exp~164_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~162_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~26\ ))
-- \STDP_module|PRE_reg_block|Add18~30\ = CARRY(( ((!\STDP_module|PRE_reg_block|Result~0_combout\ & (!\STDP_module|PRE_reg_block|exp~163_combout\)) # (\STDP_module|PRE_reg_block|Result~0_combout\ & ((\STDP_module|PRE_reg_block|exp~164_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~162_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~163_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~162_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~164_combout\,
	cin => \STDP_module|PRE_reg_block|Add18~26\,
	sumout => \STDP_module|PRE_reg_block|Add18~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add18~30\);

-- Location: LABCELL_X98_Y51_N21
\STDP_module|PRE_reg_block|exp~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~345_combout\ = ( \STDP_module|PRE_reg_block|exp~241_combout\ & ( \STDP_module|PRE_reg_block|exp~172_combout\ & ( ((!\STDP_module|PRE_reg_block|exp~173_combout\) # (!\STDP_module|PRE_reg_block|exp~177_combout\)) # 
-- (\STDP_module|PRE_reg_block|Result~19_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~241_combout\ & ( \STDP_module|PRE_reg_block|exp~172_combout\ ) ) # ( \STDP_module|PRE_reg_block|exp~241_combout\ & ( !\STDP_module|PRE_reg_block|exp~172_combout\ ) ) 
-- # ( !\STDP_module|PRE_reg_block|exp~241_combout\ & ( !\STDP_module|PRE_reg_block|exp~172_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~173_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~177_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~241_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~172_combout\,
	combout => \STDP_module|PRE_reg_block|exp~345_combout\);

-- Location: LABCELL_X96_Y49_N48
\STDP_module|PRE_reg_block|exp~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~340_combout\ = ( \STDP_module|PRE_reg_block|LessThan41~0_combout\ & ( !\STDP_module|PRE_reg_block|LessThan45~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|Result~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~340_combout\);

-- Location: LABCELL_X98_Y51_N48
\STDP_module|PRE_reg_block|exp~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~342_combout\ = ( \STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan41~2_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( \STDP_module|PRE_reg_block|LessThan41~2_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ ) ) ) # ( \STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( 
-- !\STDP_module|PRE_reg_block|LessThan41~2_combout\ & ( (\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|Result~20_combout\) # ((!\STDP_module|PRE_reg_block|Result~19_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan43~1_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan45~4_combout\ & ( !\STDP_module|PRE_reg_block|LessThan41~2_combout\ & ( \STDP_module|PRE_reg_block|Result~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~4_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan41~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~342_combout\);

-- Location: LABCELL_X96_Y49_N12
\STDP_module|PRE_reg_block|exp~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~341_combout\ = ( \STDP_module|PRE_reg_block|exp~193_combout\ & ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan43~1_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~193_combout\ & ( \STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( (\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (\STDP_module|PRE_reg_block|Result~20_combout\ & \STDP_module|PRE_reg_block|LessThan43~1_combout\)) ) ) ) # ( \STDP_module|PRE_reg_block|exp~193_combout\ & ( !\STDP_module|PRE_reg_block|LessThan39~0_combout\ & ( 
-- (\STDP_module|PRE_reg_block|Result~19_combout\ & (\STDP_module|PRE_reg_block|Result~20_combout\ & (\STDP_module|PRE_reg_block|LessThan43~1_combout\ & !\STDP_module|PRE_reg_block|LessThan45~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan45~1_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~193_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	combout => \STDP_module|PRE_reg_block|exp~341_combout\);

-- Location: LABCELL_X98_Y49_N18
\STDP_module|PRE_reg_block|exp~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~343_combout\ = ( \STDP_module|PRE_reg_block|exp~186_combout\ & ( \STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & !\STDP_module|PRE_reg_block|Result~14_combout\) ) ) ) # 
-- ( !\STDP_module|PRE_reg_block|exp~186_combout\ & ( \STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & !\STDP_module|PRE_reg_block|Result~14_combout\) ) ) ) # ( \STDP_module|PRE_reg_block|exp~186_combout\ 
-- & ( !\STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~14_combout\ & ((!\STDP_module|PRE_reg_block|LessThan59~0_combout\) # ((!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- \STDP_module|PRE_reg_block|LessThan55~0_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~186_combout\ & ( !\STDP_module|PRE_reg_block|LessThan57~1_combout\ & ( (!\STDP_module|PRE_reg_block|Result~19_combout\ & 
-- (!\STDP_module|PRE_reg_block|Result~14_combout\ & \STDP_module|PRE_reg_block|LessThan55~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000101000001110000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan59~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan55~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~186_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan57~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~343_combout\);

-- Location: MLABCELL_X97_Y49_N12
\STDP_module|PRE_reg_block|exp~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~344_combout\ = ( \STDP_module|PRE_reg_block|exp~182_combout\ & ( \STDP_module|PRE_reg_block|exp~180_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~182_combout\ & ( \STDP_module|PRE_reg_block|exp~180_combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~182_combout\ & ( !\STDP_module|PRE_reg_block|exp~180_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~182_combout\ & ( !\STDP_module|PRE_reg_block|exp~180_combout\ & ( (((\STDP_module|PRE_reg_block|exp~342_combout\ & 
-- \STDP_module|PRE_reg_block|exp~341_combout\)) # (\STDP_module|PRE_reg_block|exp~343_combout\)) # (\STDP_module|PRE_reg_block|exp~340_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~340_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~342_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~341_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~343_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~182_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~180_combout\,
	combout => \STDP_module|PRE_reg_block|exp~344_combout\);

-- Location: LABCELL_X96_Y50_N24
\STDP_module|PRE_reg_block|exp~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~346_combout\ = ( \STDP_module|PRE_reg_block|LessThan37~2_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan43~1_combout\) # ((!\STDP_module|PRE_reg_block|Result~19_combout\) # 
-- ((!\STDP_module|PRE_reg_block|Result~20_combout\) # (!\STDP_module|PRE_reg_block|LessThan39~0_combout\))) ) ) # ( !\STDP_module|PRE_reg_block|LessThan37~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan43~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~19_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Result~20_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan39~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan37~2_combout\,
	combout => \STDP_module|PRE_reg_block|exp~346_combout\);

-- Location: MLABCELL_X97_Y49_N51
\STDP_module|PRE_reg_block|Add13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~29_sumout\ = SUM(( ((!\STDP_module|PRE_reg_block|Result~14_combout\ & (!\STDP_module|PRE_reg_block|exp~345_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\ & ((\STDP_module|PRE_reg_block|exp~346_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~344_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~26\ ))
-- \STDP_module|PRE_reg_block|Add13~30\ = CARRY(( ((!\STDP_module|PRE_reg_block|Result~14_combout\ & (!\STDP_module|PRE_reg_block|exp~345_combout\)) # (\STDP_module|PRE_reg_block|Result~14_combout\ & ((\STDP_module|PRE_reg_block|exp~346_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~344_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~345_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~14_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~344_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~346_combout\,
	cin => \STDP_module|PRE_reg_block|Add13~26\,
	sumout => \STDP_module|PRE_reg_block|Add13~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add13~30\);

-- Location: LABCELL_X90_Y50_N54
\STDP_module|PRE_reg_block|exp~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~352_combout\ = ( \STDP_module|PRE_reg_block|exp~261_combout\ & ( (!\STDP_module|PRE_reg_block|exp~199_combout\) # (((!\STDP_module|PRE_reg_block|exp~198_combout\) # (!\STDP_module|PRE_reg_block|exp~203_combout\)) # 
-- (\STDP_module|PRE_reg_block|Result~26_combout\)) ) ) # ( !\STDP_module|PRE_reg_block|exp~261_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~199_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~198_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~203_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~261_combout\,
	combout => \STDP_module|PRE_reg_block|exp~352_combout\);

-- Location: LABCELL_X91_Y49_N45
\STDP_module|PRE_reg_block|exp~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~347_combout\ = ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan12~0_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~0_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~347_combout\);

-- Location: LABCELL_X91_Y52_N24
\STDP_module|PRE_reg_block|exp~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~349_combout\ = ( \STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|Result~21_combout\ & ( (!\STDP_module|PRE_reg_block|Result~27_combout\) # ((!\STDP_module|PRE_reg_block|Result~26_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan16~4_combout\) # (\STDP_module|PRE_reg_block|LessThan12~2_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan14~1_combout\ & ( \STDP_module|PRE_reg_block|Result~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~4_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan12~2_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	combout => \STDP_module|PRE_reg_block|exp~349_combout\);

-- Location: LABCELL_X91_Y49_N24
\STDP_module|PRE_reg_block|exp~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~348_combout\ = ( \STDP_module|PRE_reg_block|exp~219_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) ) # ( !\STDP_module|PRE_reg_block|exp~219_combout\ & ( \STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( 
-- (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) ) # ( \STDP_module|PRE_reg_block|exp~219_combout\ 
-- & ( !\STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & \STDP_module|PRE_reg_block|Result~27_combout\)) ) ) ) # ( 
-- !\STDP_module|PRE_reg_block|exp~219_combout\ & ( !\STDP_module|PRE_reg_block|LessThan16~1_combout\ & ( (\STDP_module|PRE_reg_block|LessThan10~0_combout\ & (\STDP_module|PRE_reg_block|Result~26_combout\ & (\STDP_module|PRE_reg_block|LessThan14~1_combout\ & 
-- \STDP_module|PRE_reg_block|Result~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000001100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~219_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_LessThan16~1_combout\,
	combout => \STDP_module|PRE_reg_block|exp~348_combout\);

-- Location: LABCELL_X91_Y49_N12
\STDP_module|PRE_reg_block|exp~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~350_combout\ = ( \STDP_module|PRE_reg_block|LessThan26~0_combout\ & ( \STDP_module|PRE_reg_block|exp~212_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|Result~26_combout\) # 
-- ((!\STDP_module|PRE_reg_block|LessThan30~0_combout\ & !\STDP_module|PRE_reg_block|LessThan28~1_combout\)))) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan26~0_combout\ & ( \STDP_module|PRE_reg_block|exp~212_combout\ & ( 
-- (!\STDP_module|PRE_reg_block|Result~21_combout\ & ((!\STDP_module|PRE_reg_block|LessThan28~1_combout\ & (!\STDP_module|PRE_reg_block|LessThan30~0_combout\)) # (\STDP_module|PRE_reg_block|LessThan28~1_combout\ & 
-- ((!\STDP_module|PRE_reg_block|Result~26_combout\))))) ) ) ) # ( \STDP_module|PRE_reg_block|LessThan26~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~212_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- !\STDP_module|PRE_reg_block|Result~26_combout\) ) ) ) # ( !\STDP_module|PRE_reg_block|LessThan26~0_combout\ & ( !\STDP_module|PRE_reg_block|exp~212_combout\ & ( (!\STDP_module|PRE_reg_block|Result~21_combout\ & 
-- (\STDP_module|PRE_reg_block|LessThan28~1_combout\ & !\STDP_module|PRE_reg_block|Result~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000110011000000000010001100100000001100110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_LessThan30~0_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan28~1_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_LessThan26~0_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~212_combout\,
	combout => \STDP_module|PRE_reg_block|exp~350_combout\);

-- Location: MLABCELL_X92_Y49_N48
\STDP_module|PRE_reg_block|exp~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~351_combout\ = ( \STDP_module|PRE_reg_block|exp~350_combout\ & ( \STDP_module|PRE_reg_block|exp~208_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~350_combout\ & ( \STDP_module|PRE_reg_block|exp~208_combout\ ) ) # ( 
-- \STDP_module|PRE_reg_block|exp~350_combout\ & ( !\STDP_module|PRE_reg_block|exp~208_combout\ ) ) # ( !\STDP_module|PRE_reg_block|exp~350_combout\ & ( !\STDP_module|PRE_reg_block|exp~208_combout\ & ( (((\STDP_module|PRE_reg_block|exp~349_combout\ & 
-- \STDP_module|PRE_reg_block|exp~348_combout\)) # (\STDP_module|PRE_reg_block|exp~206_combout\)) # (\STDP_module|PRE_reg_block|exp~347_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~347_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_exp~349_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~206_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~348_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_exp~350_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_exp~208_combout\,
	combout => \STDP_module|PRE_reg_block|exp~351_combout\);

-- Location: LABCELL_X93_Y50_N51
\STDP_module|PRE_reg_block|exp~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|exp~353_combout\ = ( \STDP_module|PRE_reg_block|Result~26_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ & ( (!\STDP_module|PRE_reg_block|LessThan14~1_combout\) # ((!\STDP_module|PRE_reg_block|LessThan8~2_combout\) # 
-- (!\STDP_module|PRE_reg_block|LessThan10~0_combout\)) ) ) ) # ( !\STDP_module|PRE_reg_block|Result~26_combout\ & ( \STDP_module|PRE_reg_block|Result~27_combout\ ) ) # ( \STDP_module|PRE_reg_block|Result~26_combout\ & ( 
-- !\STDP_module|PRE_reg_block|Result~27_combout\ ) ) # ( !\STDP_module|PRE_reg_block|Result~26_combout\ & ( !\STDP_module|PRE_reg_block|Result~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_LessThan14~1_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_LessThan8~2_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_LessThan10~0_combout\,
	datae => \STDP_module|PRE_reg_block|ALT_INV_Result~26_combout\,
	dataf => \STDP_module|PRE_reg_block|ALT_INV_Result~27_combout\,
	combout => \STDP_module|PRE_reg_block|exp~353_combout\);

-- Location: LABCELL_X93_Y49_N51
\STDP_module|PRE_reg_block|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~29_sumout\ = SUM(( ((!\STDP_module|PRE_reg_block|Result~21_combout\ & (!\STDP_module|PRE_reg_block|exp~352_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\ & ((\STDP_module|PRE_reg_block|exp~353_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~351_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~26\ ))
-- \STDP_module|PRE_reg_block|Add9~30\ = CARRY(( ((!\STDP_module|PRE_reg_block|Result~21_combout\ & (!\STDP_module|PRE_reg_block|exp~352_combout\)) # (\STDP_module|PRE_reg_block|Result~21_combout\ & ((\STDP_module|PRE_reg_block|exp~353_combout\)))) # 
-- (\STDP_module|PRE_reg_block|exp~351_combout\) ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_exp~352_combout\,
	datab => \STDP_module|PRE_reg_block|ALT_INV_Result~21_combout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_exp~351_combout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_exp~353_combout\,
	cin => \STDP_module|PRE_reg_block|Add9~26\,
	sumout => \STDP_module|PRE_reg_block|Add9~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add9~30\);

-- Location: LABCELL_X93_Y49_N21
\STDP_module|PRE_reg_block|Add14~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~73_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add9~29_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~29_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~70\ ))
-- \STDP_module|PRE_reg_block|Add14~74\ = CARRY(( \STDP_module|PRE_reg_block|Add9~29_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~29_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~29_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add9~29_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~70\,
	sumout => \STDP_module|PRE_reg_block|Add14~73_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~74\);

-- Location: MLABCELL_X92_Y49_N21
\STDP_module|PRE_reg_block|Add14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~29_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add23~29_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~29_sumout\ $ (\STDP_module|PRE_reg_block|Add14~73_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~27\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~26\ ))
-- \STDP_module|PRE_reg_block|Add14~30\ = CARRY(( !\STDP_module|PRE_reg_block|Add23~29_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~29_sumout\ $ (\STDP_module|PRE_reg_block|Add14~73_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~27\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~26\ ))
-- \STDP_module|PRE_reg_block|Add14~31\ = SHARE((!\STDP_module|PRE_reg_block|Add23~29_sumout\ & (\STDP_module|PRE_reg_block|Add18~29_sumout\ & \STDP_module|PRE_reg_block|Add14~73_sumout\)) # (\STDP_module|PRE_reg_block|Add23~29_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~73_sumout\) # (\STDP_module|PRE_reg_block|Add18~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add23~29_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~29_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~73_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~26\,
	sharein => \STDP_module|PRE_reg_block|Add14~27\,
	sumout => \STDP_module|PRE_reg_block|Add14~29_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~30\,
	shareout => \STDP_module|PRE_reg_block|Add14~31\);

-- Location: FF_X92_Y49_N22
\STDP_module|PRE_reg_block|DATA_CAL_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~29_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(7));

-- Location: LABCELL_X117_Y47_N21
\STDP_module|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~29_sumout\ = SUM(( \STDP_module|TAG_STDP_WEIGHT_SUM[-1]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(7) ) + ( \STDP_module|Add1~26\ ))
-- \STDP_module|Add1~30\ = CARRY(( \STDP_module|TAG_STDP_WEIGHT_SUM[-1]~q\ ) + ( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(7) ) + ( \STDP_module|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(7),
	datad => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM[-1]~q\,
	cin => \STDP_module|Add1~26\,
	sumout => \STDP_module|Add1~29_sumout\,
	cout => \STDP_module|Add1~30\);

-- Location: FF_X117_Y47_N23
\STDP_module|TAG_STDP_WEIGHT_SUM[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~29_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM[-1]~q\);

-- Location: FF_X120_Y46_N47
\STDP_module|popWeightDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM[-1]~q\,
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(7));

-- Location: MLABCELL_X97_Y49_N54
\STDP_module|PRE_reg_block|Add13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add13~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Add13~30\,
	sumout => \STDP_module|PRE_reg_block|Add13~33_sumout\);

-- Location: LABCELL_X93_Y49_N54
\STDP_module|PRE_reg_block|Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add9~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Add9~30\,
	sumout => \STDP_module|PRE_reg_block|Add9~33_sumout\);

-- Location: LABCELL_X93_Y49_N24
\STDP_module|PRE_reg_block|Add14~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~77_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add9~33_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~33_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~74\ ))
-- \STDP_module|PRE_reg_block|Add14~78\ = CARRY(( \STDP_module|PRE_reg_block|Add9~33_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~33_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add9~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~74\,
	sumout => \STDP_module|PRE_reg_block|Add14~77_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~78\);

-- Location: LABCELL_X86_Y49_N24
\STDP_module|PRE_reg_block|Add18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add18~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Add18~30\,
	sumout => \STDP_module|PRE_reg_block|Add18~33_sumout\);

-- Location: MLABCELL_X78_Y49_N24
\STDP_module|PRE_reg_block|Add23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add23~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \STDP_module|PRE_reg_block|Add23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \STDP_module|PRE_reg_block|Add23~30\,
	sumout => \STDP_module|PRE_reg_block|Add23~33_sumout\);

-- Location: MLABCELL_X92_Y49_N24
\STDP_module|PRE_reg_block|Add14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~33_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add14~77_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~33_sumout\ $ (\STDP_module|PRE_reg_block|Add23~33_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~31\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~30\ ))
-- \STDP_module|PRE_reg_block|Add14~34\ = CARRY(( !\STDP_module|PRE_reg_block|Add14~77_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~33_sumout\ $ (\STDP_module|PRE_reg_block|Add23~33_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~31\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~30\ ))
-- \STDP_module|PRE_reg_block|Add14~35\ = SHARE((!\STDP_module|PRE_reg_block|Add14~77_sumout\ & (\STDP_module|PRE_reg_block|Add18~33_sumout\ & \STDP_module|PRE_reg_block|Add23~33_sumout\)) # (\STDP_module|PRE_reg_block|Add14~77_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add23~33_sumout\) # (\STDP_module|PRE_reg_block|Add18~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add14~77_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add23~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~30\,
	sharein => \STDP_module|PRE_reg_block|Add14~31\,
	sumout => \STDP_module|PRE_reg_block|Add14~33_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~34\,
	shareout => \STDP_module|PRE_reg_block|Add14~35\);

-- Location: FF_X92_Y49_N25
\STDP_module|PRE_reg_block|DATA_CAL_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~33_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(8));

-- Location: LABCELL_X117_Y47_N24
\STDP_module|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~33_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(8) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(0) ) + ( \STDP_module|Add1~30\ ))
-- \STDP_module|Add1~34\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(8) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(0) ) + ( \STDP_module|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(8),
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(0),
	cin => \STDP_module|Add1~30\,
	sumout => \STDP_module|Add1~33_sumout\,
	cout => \STDP_module|Add1~34\);

-- Location: FF_X117_Y47_N26
\STDP_module|TAG_STDP_WEIGHT_SUM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~33_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(0));

-- Location: FF_X120_Y46_N35
\STDP_module|popWeightDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(0),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(8));

-- Location: LABCELL_X93_Y49_N27
\STDP_module|PRE_reg_block|Add14~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~81_sumout\ = SUM(( \STDP_module|PRE_reg_block|Add9~33_sumout\ ) + ( \STDP_module|PRE_reg_block|Add13~33_sumout\ ) + ( \STDP_module|PRE_reg_block|Add14~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add13~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add9~33_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~78\,
	sumout => \STDP_module|PRE_reg_block|Add14~81_sumout\);

-- Location: MLABCELL_X92_Y49_N27
\STDP_module|PRE_reg_block|Add14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~37_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add23~33_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~33_sumout\ $ (\STDP_module|PRE_reg_block|Add14~81_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~35\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~34\ ))
-- \STDP_module|PRE_reg_block|Add14~38\ = CARRY(( !\STDP_module|PRE_reg_block|Add23~33_sumout\ $ (!\STDP_module|PRE_reg_block|Add18~33_sumout\ $ (\STDP_module|PRE_reg_block|Add14~81_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~35\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~34\ ))
-- \STDP_module|PRE_reg_block|Add14~39\ = SHARE((!\STDP_module|PRE_reg_block|Add23~33_sumout\ & (\STDP_module|PRE_reg_block|Add18~33_sumout\ & \STDP_module|PRE_reg_block|Add14~81_sumout\)) # (\STDP_module|PRE_reg_block|Add23~33_sumout\ & 
-- ((\STDP_module|PRE_reg_block|Add14~81_sumout\) # (\STDP_module|PRE_reg_block|Add18~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_Add23~33_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add18~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~81_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~34\,
	sharein => \STDP_module|PRE_reg_block|Add14~35\,
	sumout => \STDP_module|PRE_reg_block|Add14~37_sumout\,
	cout => \STDP_module|PRE_reg_block|Add14~38\,
	shareout => \STDP_module|PRE_reg_block|Add14~39\);

-- Location: FF_X92_Y49_N28
\STDP_module|PRE_reg_block|DATA_CAL_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~37_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(9));

-- Location: LABCELL_X117_Y47_N27
\STDP_module|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~37_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(9) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(1) ) + ( \STDP_module|Add1~34\ ))
-- \STDP_module|Add1~38\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(9) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(1) ) + ( \STDP_module|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(1),
	datac => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(9),
	cin => \STDP_module|Add1~34\,
	sumout => \STDP_module|Add1~37_sumout\,
	cout => \STDP_module|Add1~38\);

-- Location: FF_X117_Y47_N29
\STDP_module|TAG_STDP_WEIGHT_SUM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~37_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(1));

-- Location: FF_X117_Y46_N38
\STDP_module|popWeightDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(1),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(9));

-- Location: MLABCELL_X92_Y49_N30
\STDP_module|PRE_reg_block|Add14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|PRE_reg_block|Add14~41_sumout\ = SUM(( !\STDP_module|PRE_reg_block|Add18~33_sumout\ $ (!\STDP_module|PRE_reg_block|Add23~33_sumout\ $ (\STDP_module|PRE_reg_block|Add14~81_sumout\)) ) + ( \STDP_module|PRE_reg_block|Add14~39\ ) + ( 
-- \STDP_module|PRE_reg_block|Add14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|PRE_reg_block|ALT_INV_Add18~33_sumout\,
	datac => \STDP_module|PRE_reg_block|ALT_INV_Add23~33_sumout\,
	datad => \STDP_module|PRE_reg_block|ALT_INV_Add14~81_sumout\,
	cin => \STDP_module|PRE_reg_block|Add14~38\,
	sharein => \STDP_module|PRE_reg_block|Add14~39\,
	sumout => \STDP_module|PRE_reg_block|Add14~41_sumout\);

-- Location: FF_X92_Y49_N32
\STDP_module|PRE_reg_block|DATA_CAL_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|PRE_reg_block|Add14~41_sumout\,
	ena => \STDP_module|PRE_reg_block|DATA_CAL_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10));

-- Location: LABCELL_X117_Y47_N30
\STDP_module|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~41_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(2) ) + ( \STDP_module|Add1~38\ ))
-- \STDP_module|Add1~42\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(2) ) + ( \STDP_module|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(2),
	datac => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10),
	cin => \STDP_module|Add1~38\,
	sumout => \STDP_module|Add1~41_sumout\,
	cout => \STDP_module|Add1~42\);

-- Location: FF_X117_Y47_N32
\STDP_module|TAG_STDP_WEIGHT_SUM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~41_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(2));

-- Location: FF_X120_Y46_N53
\STDP_module|popWeightDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(2),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(10));

-- Location: LABCELL_X117_Y47_N33
\STDP_module|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~45_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(3) ) + ( \STDP_module|Add1~42\ ))
-- \STDP_module|Add1~46\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(3) ) + ( \STDP_module|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(3),
	datad => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10),
	cin => \STDP_module|Add1~42\,
	sumout => \STDP_module|Add1~45_sumout\,
	cout => \STDP_module|Add1~46\);

-- Location: FF_X117_Y47_N35
\STDP_module|TAG_STDP_WEIGHT_SUM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~45_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(3));

-- Location: FF_X120_Y46_N38
\STDP_module|popWeightDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(3),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(11));

-- Location: LABCELL_X117_Y47_N36
\STDP_module|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~49_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(4) ) + ( \STDP_module|Add1~46\ ))
-- \STDP_module|Add1~50\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(4) ) + ( \STDP_module|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10),
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(4),
	cin => \STDP_module|Add1~46\,
	sumout => \STDP_module|Add1~49_sumout\,
	cout => \STDP_module|Add1~50\);

-- Location: FF_X117_Y47_N38
\STDP_module|TAG_STDP_WEIGHT_SUM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~49_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(4));

-- Location: FF_X116_Y46_N53
\STDP_module|popWeightDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(4),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(12));

-- Location: LABCELL_X117_Y47_N39
\STDP_module|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~53_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(5) ) + ( \STDP_module|Add1~50\ ))
-- \STDP_module|Add1~54\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(5) ) + ( \STDP_module|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10),
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(5),
	cin => \STDP_module|Add1~50\,
	sumout => \STDP_module|Add1~53_sumout\,
	cout => \STDP_module|Add1~54\);

-- Location: FF_X117_Y47_N41
\STDP_module|TAG_STDP_WEIGHT_SUM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~53_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(5));

-- Location: LABCELL_X116_Y46_N33
\STDP_module|popWeightDATA[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|popWeightDATA[13]~feeder_combout\ = ( \STDP_module|TAG_STDP_WEIGHT_SUM\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(5),
	combout => \STDP_module|popWeightDATA[13]~feeder_combout\);

-- Location: FF_X116_Y46_N35
\STDP_module|popWeightDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|popWeightDATA[13]~feeder_combout\,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(13));

-- Location: LABCELL_X117_Y47_N42
\STDP_module|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~57_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(6) ) + ( \STDP_module|Add1~54\ ))
-- \STDP_module|Add1~58\ = CARRY(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(6) ) + ( \STDP_module|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(6),
	datac => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10),
	cin => \STDP_module|Add1~54\,
	sumout => \STDP_module|Add1~57_sumout\,
	cout => \STDP_module|Add1~58\);

-- Location: FF_X117_Y47_N44
\STDP_module|TAG_STDP_WEIGHT_SUM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~57_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(6));

-- Location: FF_X120_Y47_N53
\STDP_module|popWeightDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(6),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(14));

-- Location: LABCELL_X117_Y47_N45
\STDP_module|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \STDP_module|Add1~61_sumout\ = SUM(( \STDP_module|PRE_reg_block|DATA_CAL_OUT\(10) ) + ( \STDP_module|TAG_STDP_WEIGHT_SUM\(7) ) + ( \STDP_module|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \STDP_module|PRE_reg_block|ALT_INV_DATA_CAL_OUT\(10),
	datac => \STDP_module|ALT_INV_TAG_STDP_WEIGHT_SUM\(7),
	cin => \STDP_module|Add1~58\,
	sumout => \STDP_module|Add1~61_sumout\);

-- Location: FF_X117_Y47_N47
\STDP_module|TAG_STDP_WEIGHT_SUM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	d => \STDP_module|Add1~61_sumout\,
	clrn => \ALT_INV_STDP_patchPREneuron~combout\,
	ena => \STDP_module|TAG_STDP_WEIGHT_SUM[-3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|TAG_STDP_WEIGHT_SUM\(7));

-- Location: FF_X120_Y46_N59
\STDP_module|popWeightDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \STDP_module|TAG_STDP_WEIGHT_SUM\(7),
	sload => VCC,
	ena => \ALT_INV_rst_synapse_unit~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STDP_module|popWeightDATA\(15));

-- Location: FF_X119_Y46_N8
\stateInitSynapse.STATE_INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \stateInitSynapse_next.STATE_INIT~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stateInitSynapse.STATE_INIT~q\);

-- Location: MLABCELL_X119_Y46_N54
\Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = ( !\stateInitSynapse.STATE_INIT~q\ & ( \avs_initSynapse_write~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avs_initSynapse_write~input_o\,
	dataf => \ALT_INV_stateInitSynapse.STATE_INIT~q\,
	combout => \Selector40~0_combout\);

-- Location: FF_X119_Y46_N50
\stateInitSynapse.STATE_LOCK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \stateInitSynapse.STATE_IDLE~q\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \stateInitSynapse.STATE_LOCK~q\);

-- Location: MLABCELL_X119_Y46_N33
\avs_initSynapse_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \avs_initSynapse_waitrequest~1_combout\ = ( \stateInitSynapse.STATE_LOCK~q\ ) # ( !\stateInitSynapse.STATE_LOCK~q\ & ( \rst_synapse_unit~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	dataf => \ALT_INV_stateInitSynapse.STATE_LOCK~q\,
	combout => \avs_initSynapse_waitrequest~1_combout\);

-- Location: MLABCELL_X119_Y46_N57
\avs_initSynapse_waitrequest$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avs_initSynapse_waitrequest$latch~combout\ = ( \avs_initSynapse_waitrequest~1_combout\ & ( \avs_initSynapse_waitrequest$latch~combout\ ) ) # ( !\avs_initSynapse_waitrequest~1_combout\ & ( \Selector40~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector40~0_combout\,
	datad => \ALT_INV_avs_initSynapse_waitrequest$latch~combout\,
	dataf => \ALT_INV_avs_initSynapse_waitrequest~1_combout\,
	combout => \avs_initSynapse_waitrequest$latch~combout\);

-- Location: LABCELL_X95_Y47_N6
\Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = ( !\statePullSpike.STATE_PATCH~q\ & ( \avs_pullSpike_write~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_avs_pullSpike_write~input_o\,
	dataf => \ALT_INV_statePullSpike.STATE_PATCH~q\,
	combout => \Selector36~0_combout\);

-- Location: LABCELL_X95_Y47_N12
\avs_pullSpike_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \avs_pullSpike_waitrequest~0_combout\ = ( \rst_synapse_unit~input_o\ ) # ( !\rst_synapse_unit~input_o\ & ( \statePullSpike.STATE_WAIT~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statePullSpike.STATE_WAIT~q\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avs_pullSpike_waitrequest~0_combout\);

-- Location: LABCELL_X95_Y47_N9
\avs_pullSpike_waitrequest$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avs_pullSpike_waitrequest$latch~combout\ = ( \avs_pullSpike_waitrequest~0_combout\ & ( \avs_pullSpike_waitrequest$latch~combout\ ) ) # ( !\avs_pullSpike_waitrequest~0_combout\ & ( \Selector36~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector36~0_combout\,
	datad => \ALT_INV_avs_pullSpike_waitrequest$latch~combout\,
	dataf => \ALT_INV_avs_pullSpike_waitrequest~0_combout\,
	combout => \avs_pullSpike_waitrequest$latch~combout\);

-- Location: LABCELL_X120_Y46_N57
\Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = ( \STDP_module|wait_CAL~q\ & ( !\statePushSynapse.STATE_IDLE~q\ ) ) # ( !\STDP_module|wait_CAL~q\ & ( (!\statePushSynapse.STATE_IDLE~q\) # (\statePushSynapse.STATE_PUSH~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	datac => \ALT_INV_statePushSynapse.STATE_IDLE~q\,
	dataf => \STDP_module|ALT_INV_wait_CAL~q\,
	combout => \Selector35~0_combout\);

-- Location: MLABCELL_X119_Y46_N24
\Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = ( downloadServerAddr(0) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(0),
	combout => \Selector27~0_combout\);

-- Location: MLABCELL_X119_Y46_N27
\avm_pushSynapse_address[0]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[0]$latch~combout\ = ( \Selector27~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[0]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector27~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \avm_pushSynapse_address[0]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_avm_pushSynapse_address[0]$latch~combout\,
	dataf => \ALT_INV_Selector27~0_combout\,
	combout => \avm_pushSynapse_address[0]$latch~combout\);

-- Location: LABCELL_X117_Y46_N18
\Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = ( downloadServerAddr(1) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(1),
	combout => \Selector28~0_combout\);

-- Location: LABCELL_X117_Y46_N21
\avm_pushSynapse_address[1]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[1]$latch~combout\ = ( \Selector28~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[1]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector28~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \avm_pushSynapse_address[1]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_avm_pushSynapse_address[1]$latch~combout\,
	dataf => \ALT_INV_Selector28~0_combout\,
	combout => \avm_pushSynapse_address[1]$latch~combout\);

-- Location: LABCELL_X117_Y46_N39
\Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = ( downloadServerAddr(2) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_downloadServerAddr(2),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector29~0_combout\);

-- Location: LABCELL_X117_Y46_N12
\avm_pushSynapse_address[2]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[2]$latch~combout\ = ( \Selector29~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\Selector35~0_combout\) # (\avm_pushSynapse_address[2]$latch~combout\))) ) ) # ( !\Selector29~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (\avm_pushSynapse_address[2]$latch~combout\ & !\Selector35~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_avm_pushSynapse_address[2]$latch~combout\,
	datad => \ALT_INV_Selector35~0_combout\,
	dataf => \ALT_INV_Selector29~0_combout\,
	combout => \avm_pushSynapse_address[2]$latch~combout\);

-- Location: LABCELL_X117_Y46_N24
\Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector30~0_combout\ = ( downloadServerAddr(3) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(3),
	combout => \Selector30~0_combout\);

-- Location: LABCELL_X117_Y46_N27
\avm_pushSynapse_address[3]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[3]$latch~combout\ = ( \Selector30~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[3]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector30~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \avm_pushSynapse_address[3]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_avm_pushSynapse_address[3]$latch~combout\,
	dataf => \ALT_INV_Selector30~0_combout\,
	combout => \avm_pushSynapse_address[3]$latch~combout\);

-- Location: MLABCELL_X119_Y46_N18
\Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = ( downloadServerAddr(4) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(4),
	combout => \Selector31~0_combout\);

-- Location: MLABCELL_X119_Y46_N21
\avm_pushSynapse_address[4]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[4]$latch~combout\ = ( \Selector31~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[4]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector31~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \avm_pushSynapse_address[4]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_avm_pushSynapse_address[4]$latch~combout\,
	dataf => \ALT_INV_Selector31~0_combout\,
	combout => \avm_pushSynapse_address[4]$latch~combout\);

-- Location: LABCELL_X117_Y46_N57
\Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector32~0_combout\ = ( downloadServerAddr(5) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(5),
	combout => \Selector32~0_combout\);

-- Location: LABCELL_X117_Y46_N54
\avm_pushSynapse_address[5]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[5]$latch~combout\ = ( \Selector32~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[5]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector32~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\Selector35~0_combout\ & \avm_pushSynapse_address[5]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Selector35~0_combout\,
	datad => \ALT_INV_avm_pushSynapse_address[5]$latch~combout\,
	dataf => \ALT_INV_Selector32~0_combout\,
	combout => \avm_pushSynapse_address[5]$latch~combout\);

-- Location: MLABCELL_X119_Y46_N42
\Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = ( downloadServerAddr(6) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(6),
	combout => \Selector33~0_combout\);

-- Location: MLABCELL_X119_Y46_N45
\avm_pushSynapse_address[6]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[6]$latch~combout\ = ( \Selector33~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[6]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector33~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \avm_pushSynapse_address[6]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_avm_pushSynapse_address[6]$latch~combout\,
	dataf => \ALT_INV_Selector33~0_combout\,
	combout => \avm_pushSynapse_address[6]$latch~combout\);

-- Location: LABCELL_X117_Y46_N42
\Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = ( downloadServerAddr(7) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => ALT_INV_downloadServerAddr(7),
	combout => \Selector34~0_combout\);

-- Location: LABCELL_X117_Y46_N45
\avm_pushSynapse_address[7]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_address[7]$latch~combout\ = ( \Selector34~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_address[7]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector34~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\Selector35~0_combout\ & \avm_pushSynapse_address[7]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Selector35~0_combout\,
	datad => \ALT_INV_avm_pushSynapse_address[7]$latch~combout\,
	dataf => \ALT_INV_Selector34~0_combout\,
	combout => \avm_pushSynapse_address[7]$latch~combout\);

-- Location: LABCELL_X120_Y46_N21
\Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( (\avm_pushSynapse_waitrequest~input_o\ & ((!\STDP_module|wait_CAL~q\) # (\statePushSynapse.STATE_WAIT~q\))) ) ) # ( !\statePushSynapse.STATE_PUSH~q\ & ( (\statePushSynapse.STATE_WAIT~q\ & 
-- \avm_pushSynapse_waitrequest~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statePushSynapse.STATE_WAIT~q\,
	datac => \ALT_INV_avm_pushSynapse_waitrequest~input_o\,
	datad => \STDP_module|ALT_INV_wait_CAL~q\,
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector19~0_combout\);

-- Location: FF_X120_Y46_N2
\statePushSynapse.STATE_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_synapse_unit~inputCLKENA0_outclk\,
	asdata => \Selector19~0_combout\,
	clrn => \ALT_INV_rst_synapse_unit~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \statePushSynapse.STATE_WAIT~q\);

-- Location: LABCELL_X120_Y46_N39
\Selector35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector35~1_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( !\STDP_module|wait_CAL~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_wait_CAL~q\,
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector35~1_combout\);

-- Location: LABCELL_X120_Y46_N33
\avm_pushSynapse_write$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_write$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\statePushSynapse.STATE_WAIT~q\ & (\Selector35~1_combout\)) # (\statePushSynapse.STATE_WAIT~q\ & ((\avm_pushSynapse_write$latch~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_statePushSynapse.STATE_WAIT~q\,
	datab => \ALT_INV_Selector35~1_combout\,
	datac => \ALT_INV_avm_pushSynapse_write$latch~combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_write$latch~combout\);

-- Location: LABCELL_X120_Y46_N0
\Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\STDP_module|popWeightDATA\(0) & \statePushSynapse.STATE_PUSH~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \STDP_module|ALT_INV_popWeightDATA\(0),
	datac => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector12~0_combout\);

-- Location: LABCELL_X120_Y46_N6
\avm_pushSynapse_writedata[0]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[0]$latch~combout\ = ( \Selector12~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_writedata[0]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector12~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (\avm_pushSynapse_writedata[0]$latch~combout\ & !\rst_synapse_unit~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datab => \ALT_INV_avm_pushSynapse_writedata[0]$latch~combout\,
	datac => \ALT_INV_rst_synapse_unit~input_o\,
	dataf => \ALT_INV_Selector12~0_combout\,
	combout => \avm_pushSynapse_writedata[0]$latch~combout\);

-- Location: MLABCELL_X119_Y46_N48
\Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = ( \STDP_module|popWeightDATA\(1) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => \STDP_module|ALT_INV_popWeightDATA\(1),
	combout => \Selector11~0_combout\);

-- Location: MLABCELL_X119_Y46_N36
\avm_pushSynapse_writedata[1]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[1]$latch~combout\ = ( \Selector11~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_writedata[1]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector11~0_combout\ & ( (!\Selector35~0_combout\ & 
-- (!\rst_synapse_unit~input_o\ & \avm_pushSynapse_writedata[1]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_avm_pushSynapse_writedata[1]$latch~combout\,
	dataf => \ALT_INV_Selector11~0_combout\,
	combout => \avm_pushSynapse_writedata[1]$latch~combout\);

-- Location: MLABCELL_X119_Y46_N12
\Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(2),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector10~0_combout\);

-- Location: MLABCELL_X119_Y46_N6
\avm_pushSynapse_writedata[2]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[2]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & ((\avm_pushSynapse_writedata[2]$latch~combout\))) # (\Selector35~0_combout\ & (\Selector10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datab => \ALT_INV_Selector10~0_combout\,
	datac => \ALT_INV_avm_pushSynapse_writedata[2]$latch~combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[2]$latch~combout\);

-- Location: LABCELL_X120_Y47_N24
\Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(3),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector7~0_combout\);

-- Location: LABCELL_X120_Y47_N54
\avm_pushSynapse_writedata[3]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[3]$latch~combout\ = ( \avm_pushSynapse_writedata[3]$latch~combout\ & ( \Selector7~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !\avm_pushSynapse_writedata[3]$latch~combout\ & ( \Selector7~0_combout\ & ( 
-- (!\rst_synapse_unit~input_o\ & \Selector35~0_combout\) ) ) ) # ( \avm_pushSynapse_writedata[3]$latch~combout\ & ( !\Selector7~0_combout\ & ( (!\rst_synapse_unit~input_o\ & !\Selector35~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_Selector35~0_combout\,
	datae => \ALT_INV_avm_pushSynapse_writedata[3]$latch~combout\,
	dataf => \ALT_INV_Selector7~0_combout\,
	combout => \avm_pushSynapse_writedata[3]$latch~combout\);

-- Location: MLABCELL_X119_Y46_N39
\Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector6~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(4),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector6~0_combout\);

-- Location: MLABCELL_X119_Y46_N3
\avm_pushSynapse_writedata[4]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[4]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & ((\avm_pushSynapse_writedata[4]$latch~combout\))) # (\Selector35~0_combout\ & (\Selector6~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_Selector6~0_combout\,
	datad => \ALT_INV_avm_pushSynapse_writedata[4]$latch~combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[4]$latch~combout\);

-- Location: LABCELL_X116_Y46_N39
\Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(5),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector5~0_combout\);

-- Location: LABCELL_X116_Y46_N57
\avm_pushSynapse_writedata[5]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[5]$latch~combout\ = ( \avm_pushSynapse_writedata[5]$latch~combout\ & ( \Selector5~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !\avm_pushSynapse_writedata[5]$latch~combout\ & ( \Selector5~0_combout\ & ( 
-- (!\rst_synapse_unit~input_o\ & \Selector35~0_combout\) ) ) ) # ( \avm_pushSynapse_writedata[5]$latch~combout\ & ( !\Selector5~0_combout\ & ( (!\rst_synapse_unit~input_o\ & !\Selector35~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_Selector35~0_combout\,
	datae => \ALT_INV_avm_pushSynapse_writedata[5]$latch~combout\,
	dataf => \ALT_INV_Selector5~0_combout\,
	combout => \avm_pushSynapse_writedata[5]$latch~combout\);

-- Location: LABCELL_X120_Y46_N9
\Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_popWeightDATA\(6),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector4~0_combout\);

-- Location: LABCELL_X120_Y46_N51
\avm_pushSynapse_writedata[6]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[6]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & (\avm_pushSynapse_writedata[6]$latch~combout\)) # (\Selector35~0_combout\ & ((\Selector4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datab => \ALT_INV_avm_pushSynapse_writedata[6]$latch~combout\,
	datac => \ALT_INV_Selector4~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[6]$latch~combout\);

-- Location: LABCELL_X120_Y46_N42
\Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(7),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector3~0_combout\);

-- Location: LABCELL_X120_Y46_N45
\avm_pushSynapse_writedata[7]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[7]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & (\avm_pushSynapse_writedata[7]$latch~combout\)) # (\Selector35~0_combout\ & ((\Selector3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datab => \ALT_INV_avm_pushSynapse_writedata[7]$latch~combout\,
	datac => \ALT_INV_Selector3~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[7]$latch~combout\);

-- Location: LABCELL_X120_Y46_N54
\Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = ( \STDP_module|popWeightDATA\(8) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	dataf => \STDP_module|ALT_INV_popWeightDATA\(8),
	combout => \Selector2~0_combout\);

-- Location: LABCELL_X120_Y46_N3
\avm_pushSynapse_writedata[8]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[8]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & (\avm_pushSynapse_writedata[8]$latch~combout\)) # (\Selector35~0_combout\ & ((\Selector2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_avm_pushSynapse_writedata[8]$latch~combout\,
	datad => \ALT_INV_Selector2~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[8]$latch~combout\);

-- Location: LABCELL_X117_Y46_N30
\Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(9),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector1~0_combout\);

-- Location: LABCELL_X117_Y46_N3
\avm_pushSynapse_writedata[9]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[9]$latch~combout\ = ( \Selector1~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_writedata[9]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector1~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\Selector35~0_combout\ & \avm_pushSynapse_writedata[9]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Selector35~0_combout\,
	datad => \ALT_INV_avm_pushSynapse_writedata[9]$latch~combout\,
	dataf => \ALT_INV_Selector1~0_combout\,
	combout => \avm_pushSynapse_writedata[9]$latch~combout\);

-- Location: LABCELL_X120_Y46_N48
\Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_popWeightDATA\(10),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector0~0_combout\);

-- Location: LABCELL_X120_Y46_N18
\avm_pushSynapse_writedata[10]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[10]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & (\avm_pushSynapse_writedata[10]$latch~combout\)) # (\Selector35~0_combout\ & ((\Selector0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_avm_pushSynapse_writedata[10]$latch~combout\,
	datac => \ALT_INV_Selector0~0_combout\,
	datad => \ALT_INV_Selector35~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[10]$latch~combout\);

-- Location: LABCELL_X120_Y46_N30
\Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(11),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector21~0_combout\);

-- Location: LABCELL_X120_Y46_N27
\avm_pushSynapse_writedata[11]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[11]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & ((\avm_pushSynapse_writedata[11]$latch~combout\))) # (\Selector35~0_combout\ & (\Selector21~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector35~0_combout\,
	datac => \ALT_INV_Selector21~0_combout\,
	datad => \ALT_INV_avm_pushSynapse_writedata[11]$latch~combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[11]$latch~combout\);

-- Location: LABCELL_X116_Y46_N15
\Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \STDP_module|ALT_INV_popWeightDATA\(12),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector22~0_combout\);

-- Location: LABCELL_X116_Y46_N42
\avm_pushSynapse_writedata[12]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[12]$latch~combout\ = ( \Selector22~0_combout\ & ( (!\rst_synapse_unit~input_o\ & ((\avm_pushSynapse_writedata[12]$latch~combout\) # (\Selector35~0_combout\))) ) ) # ( !\Selector22~0_combout\ & ( (!\rst_synapse_unit~input_o\ & 
-- (!\Selector35~0_combout\ & \avm_pushSynapse_writedata[12]$latch~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Selector35~0_combout\,
	datad => \ALT_INV_avm_pushSynapse_writedata[12]$latch~combout\,
	dataf => \ALT_INV_Selector22~0_combout\,
	combout => \avm_pushSynapse_writedata[12]$latch~combout\);

-- Location: LABCELL_X116_Y46_N24
\Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_popWeightDATA\(13),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector23~0_combout\);

-- Location: LABCELL_X116_Y46_N0
\avm_pushSynapse_writedata[13]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[13]$latch~combout\ = ( \avm_pushSynapse_writedata[13]$latch~combout\ & ( \Selector23~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !\avm_pushSynapse_writedata[13]$latch~combout\ & ( \Selector23~0_combout\ & ( 
-- (!\rst_synapse_unit~input_o\ & \Selector35~0_combout\) ) ) ) # ( \avm_pushSynapse_writedata[13]$latch~combout\ & ( !\Selector23~0_combout\ & ( (!\rst_synapse_unit~input_o\ & !\Selector35~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datac => \ALT_INV_Selector35~0_combout\,
	datae => \ALT_INV_avm_pushSynapse_writedata[13]$latch~combout\,
	dataf => \ALT_INV_Selector23~0_combout\,
	combout => \avm_pushSynapse_writedata[13]$latch~combout\);

-- Location: LABCELL_X120_Y47_N42
\Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = ( \statePushSynapse.STATE_PUSH~q\ & ( \STDP_module|popWeightDATA\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \STDP_module|ALT_INV_popWeightDATA\(14),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector24~0_combout\);

-- Location: LABCELL_X120_Y47_N30
\avm_pushSynapse_writedata[14]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[14]$latch~combout\ = ( \avm_pushSynapse_writedata[14]$latch~combout\ & ( \Selector24~0_combout\ & ( !\rst_synapse_unit~input_o\ ) ) ) # ( !\avm_pushSynapse_writedata[14]$latch~combout\ & ( \Selector24~0_combout\ & ( 
-- (!\rst_synapse_unit~input_o\ & \Selector35~0_combout\) ) ) ) # ( \avm_pushSynapse_writedata[14]$latch~combout\ & ( !\Selector24~0_combout\ & ( (!\rst_synapse_unit~input_o\ & !\Selector35~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_synapse_unit~input_o\,
	datad => \ALT_INV_Selector35~0_combout\,
	datae => \ALT_INV_avm_pushSynapse_writedata[14]$latch~combout\,
	dataf => \ALT_INV_Selector24~0_combout\,
	combout => \avm_pushSynapse_writedata[14]$latch~combout\);

-- Location: LABCELL_X120_Y46_N15
\Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = ( \STDP_module|popWeightDATA\(15) & ( \statePushSynapse.STATE_PUSH~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \STDP_module|ALT_INV_popWeightDATA\(15),
	dataf => \ALT_INV_statePushSynapse.STATE_PUSH~q\,
	combout => \Selector25~0_combout\);

-- Location: LABCELL_X120_Y46_N36
\avm_pushSynapse_writedata[15]$latch\ : cyclonev_lcell_comb
-- Equation(s):
-- \avm_pushSynapse_writedata[15]$latch~combout\ = ( !\rst_synapse_unit~input_o\ & ( (!\Selector35~0_combout\ & (\avm_pushSynapse_writedata[15]$latch~combout\)) # (\Selector35~0_combout\ & ((\Selector25~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_avm_pushSynapse_writedata[15]$latch~combout\,
	datab => \ALT_INV_Selector25~0_combout\,
	datac => \ALT_INV_Selector35~0_combout\,
	dataf => \ALT_INV_rst_synapse_unit~input_o\,
	combout => \avm_pushSynapse_writedata[15]$latch~combout\);

-- Location: IOIBUF_X17_Y0_N75
\avs_initSynapse_byteenable[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_byteenable(0),
	o => \avs_initSynapse_byteenable[0]~input_o\);

-- Location: IOIBUF_X88_Y115_N52
\avs_initSynapse_byteenable[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_initSynapse_byteenable(1),
	o => \avs_initSynapse_byteenable[1]~input_o\);

-- Location: IOIBUF_X104_Y115_N1
\avs_pullSpike_writedata[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(10),
	o => \avs_pullSpike_writedata[10]~input_o\);

-- Location: IOIBUF_X75_Y0_N1
\avs_pullSpike_writedata[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(11),
	o => \avs_pullSpike_writedata[11]~input_o\);

-- Location: IOIBUF_X121_Y24_N38
\avs_pullSpike_writedata[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(12),
	o => \avs_pullSpike_writedata[12]~input_o\);

-- Location: IOIBUF_X88_Y0_N52
\avs_pullSpike_writedata[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(13),
	o => \avs_pullSpike_writedata[13]~input_o\);

-- Location: IOIBUF_X54_Y115_N35
\avs_pullSpike_writedata[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(14),
	o => \avs_pullSpike_writedata[14]~input_o\);

-- Location: IOIBUF_X104_Y0_N35
\avs_pullSpike_writedata[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(15),
	o => \avs_pullSpike_writedata[15]~input_o\);

-- Location: IOIBUF_X35_Y115_N52
\avs_pullSpike_writedata[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(16),
	o => \avs_pullSpike_writedata[16]~input_o\);

-- Location: IOIBUF_X121_Y79_N4
\avs_pullSpike_writedata[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(17),
	o => \avs_pullSpike_writedata[17]~input_o\);

-- Location: IOIBUF_X121_Y13_N95
\avs_pullSpike_writedata[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(18),
	o => \avs_pullSpike_writedata[18]~input_o\);

-- Location: IOIBUF_X121_Y67_N61
\avs_pullSpike_writedata[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(19),
	o => \avs_pullSpike_writedata[19]~input_o\);

-- Location: IOIBUF_X121_Y33_N4
\avs_pullSpike_writedata[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(20),
	o => \avs_pullSpike_writedata[20]~input_o\);

-- Location: IOIBUF_X75_Y115_N52
\avs_pullSpike_writedata[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_avs_pullSpike_writedata(21),
	o => \avs_pullSpike_writedata[21]~input_o\);

-- Location: LABCELL_X54_Y110_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


