{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494491849745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494491849748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 17:37:29 2017 " "Processing started: Thu May 11 17:37:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494491849748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494491849748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494491849749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494491850296 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processor.v " "Can't analyze file -- file processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491850397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.v 1 1 " "Found 1 design units, including 1 entities, in source file ram01.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.v" "" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 1 1 " "Found 1 design units, including 1 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850418 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register_.v " "Can't analyze file -- file register_.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491850420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_reg " "Found entity 1: unit_reg" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file select_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_reg " "Found entity 1: select_reg" {  } { { "select_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/select_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(23) " "Verilog HDL warning at reg_file.v(23): extended using \"x\" or \"z\"" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491850437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(24) " "Verilog HDL warning at reg_file.v(24): extended using \"x\" or \"z\"" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491850437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850438 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "szcv.v " "Can't analyze file -- file szcv.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491850440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(16) " "Verilog HDL warning at datapath.v(16): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491850445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(20) " "Verilog HDL warning at datapath.v(20): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491850445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(24) " "Verilog HDL warning at datapath.v(24): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491850445 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(26) " "Verilog HDL warning at datapath.v(26): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491850445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/015/a0150403/3rd HW/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7out.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7out.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7out " "Found entity 1: seg7out" {  } { { "seg7out.v" "" { Text "/home/015/a0150403/3rd HW/simple/seg7out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_data_out " "Found entity 1: reg_data_out" {  } { { "reg_data_out.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/fetch.v " "Can't analyze file -- file output_files/fetch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491850466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inaddress simple.v(18) " "Verilog HDL Implicit Net warning at simple.v(18): created implicit net for \"inaddress\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491850467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addressplus simple.v(18) " "Verilog HDL Implicit Net warning at simple.v(18): created implicit net for \"addressplus\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491850467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout simple.v(20) " "Verilog HDL Implicit Net warning at simple.v(20): created implicit net for \"dout\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491850467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immd_en simple.v(22) " "Verilog HDL Implicit Net warning at simple.v(22): created implicit net for \"immd_en\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491850467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494491850564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "phasecounter.v 1 1 " "Using design file phasecounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 phasecounter " "Found entity 1: phasecounter" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491850599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecounter phasecounter:Iphasecounter " "Elaborating entity \"phasecounter\" for hierarchy \"phasecounter:Iphasecounter\"" {  } { { "simple.v" "Iphasecounter" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:IPC " "Elaborating entity \"PC\" for hierarchy \"PC:IPC\"" {  } { { "simple.v" "IPC" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.v(7) " "Verilog HDL assignment warning at PC.v(7): truncated value with size 32 to match size of target (12)" {  } { { "PC.v" "" { Text "/home/015/a0150403/3rd HW/simple/PC.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494491850608 "|simple|PC:IPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 ram01:ram " "Elaborating entity \"ram01\" for hierarchy \"ram01:ram\"" {  } { { "simple.v" "ram" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram01:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\"" {  } { { "ram01.v" "altsyncram_component" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram01:ram\|altsyncram:altsyncram_component\"" {  } { { "ram01.v" "" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram01:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850719 ""}  } { { "ram01.v" "" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494491850719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hai1 " "Found entity 1: altsyncram_hai1" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hai1 ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated " "Elaborating entity \"altsyncram_hai1\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk82 " "Found entity 1: altsyncram_fk82" {  } { { "db/altsyncram_fk82.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_fk82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491850851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491850851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fk82 ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1 " "Elaborating entity \"altsyncram_fk82\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1\"" {  } { { "db/altsyncram_hai1.tdf" "altsyncram1" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491850853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "mgl_prim2" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491851478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851479 ""}  } { { "db/altsyncram_hai1.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494491851479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/015/a0150403/3rd HW/simple/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491851528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491851528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Icontroller " "Elaborating entity \"controller\" for hierarchy \"controller:Icontroller\"" {  } { { "simple.v" "Icontroller" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fetch.v 1 1 " "Using design file fetch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "/home/015/a0150403/3rd HW/simple/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491851540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491851540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch controller:Icontroller\|fetch:Ifetch " "Elaborating entity \"fetch\" for hierarchy \"controller:Icontroller\|fetch:Ifetch\"" {  } { { "controller.v" "Ifetch" { Text "/home/015/a0150403/3rd HW/simple/controller.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.v 1 1 " "Using design file decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491851553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491851553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode controller:Icontroller\|decode:Idecode " "Elaborating entity \"decode\" for hierarchy \"controller:Icontroller\|decode:Idecode\"" {  } { { "controller.v" "Idecode" { Text "/home/015/a0150403/3rd HW/simple/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851556 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decode.v(25) " "Verilog HDL Case Statement warning at decode.v(25): incomplete case statement has no default case item" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494491851559 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op3 decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"op3\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851559 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"alu_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851559 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sft_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"sft_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851559 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immd_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"immd_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdAR_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"rdAR_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdBR_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"rdBR_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_idx decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"wr_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_idx\[0\] decode.v(9) " "Inferred latch for \"wr_idx\[0\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_idx\[1\] decode.v(9) " "Inferred latch for \"wr_idx\[1\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851560 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_idx\[2\] decode.v(9) " "Inferred latch for \"wr_idx\[2\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en decode.v(9) " "Inferred latch for \"wr_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdBR_en decode.v(9) " "Inferred latch for \"rdBR_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdAR_en decode.v(9) " "Inferred latch for \"rdAR_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immd_en decode.v(9) " "Inferred latch for \"immd_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_en decode.v(9) " "Inferred latch for \"out_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sft_en decode.v(9) " "Inferred latch for \"sft_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en decode.v(9) " "Inferred latch for \"alu_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[0\] decode.v(9) " "Inferred latch for \"op3\[0\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851561 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[1\] decode.v(9) " "Inferred latch for \"op3\[1\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851562 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[2\] decode.v(9) " "Inferred latch for \"op3\[2\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851562 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[3\] decode.v(9) " "Inferred latch for \"op3\[3\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851562 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Idatapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Idatapath\"" {  } { { "simple.v" "Idatapath" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:Idatapath\|reg_file:Ireg_file " "Elaborating entity \"reg_file\" for hierarchy \"datapath:Idatapath\|reg_file:Ireg_file\"" {  } { { "datapath.v" "Ireg_file" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_reg datapath:Idatapath\|reg_file:Ireg_file\|unit_reg:Ireg0 " "Elaborating entity \"unit_reg\" for hierarchy \"datapath:Idatapath\|reg_file:Ireg_file\|unit_reg:Ireg0\"" {  } { { "reg_file.v" "Ireg0" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851582 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_en unit_reg.v(7) " "Verilog HDL Always Construct warning at unit_reg.v(7): variable \"wr_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_dat unit_reg.v(8) " "Verilog HDL Always Construct warning at unit_reg.v(8): variable \"wr_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_dat unit_reg.v(6) " "Verilog HDL Always Construct warning at unit_reg.v(6): inferring latch(es) for variable \"rd_dat\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[0\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[0\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[1\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[1\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[2\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[2\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[3\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[3\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851584 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[4\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[4\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[5\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[5\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[6\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[6\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[7\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[7\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[8\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[8\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[9\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[9\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[10\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[10\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[11\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[11\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[12\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[12\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[13\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[13\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[14\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[14\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[15\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[15\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851585 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_reg datapath:Idatapath\|reg_file:Ireg_file\|select_reg:selAreg " "Elaborating entity \"select_reg\" for hierarchy \"datapath:Idatapath\|reg_file:Ireg_file\|select_reg:selAreg\"" {  } { { "reg_file.v" "selAreg" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491851612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491851612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Idatapath\|ALU:IALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:Idatapath\|ALU:IALU\"" {  } { { "datapath.v" "IALU" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851614 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494491851617 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851617 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forout ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"forout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851617 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851617 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(9) " "Inferred latch for \"out\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(9) " "Inferred latch for \"out\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(9) " "Inferred latch for \"out\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(9) " "Inferred latch for \"out\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(9) " "Inferred latch for \"out\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(9) " "Inferred latch for \"out\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(9) " "Inferred latch for \"out\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(9) " "Inferred latch for \"out\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALU.v(9) " "Inferred latch for \"out\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALU.v(9) " "Inferred latch for \"out\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851618 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALU.v(9) " "Inferred latch for \"out\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALU.v(9) " "Inferred latch for \"out\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALU.v(9) " "Inferred latch for \"out\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALU.v(9) " "Inferred latch for \"out\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALU.v(9) " "Inferred latch for \"out\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALU.v(9) " "Inferred latch for \"out\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[0\] ALU.v(9) " "Inferred latch for \"forout\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[1\] ALU.v(9) " "Inferred latch for \"forout\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[2\] ALU.v(9) " "Inferred latch for \"forout\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[3\] ALU.v(9) " "Inferred latch for \"forout\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851619 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[4\] ALU.v(9) " "Inferred latch for \"forout\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[5\] ALU.v(9) " "Inferred latch for \"forout\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[6\] ALU.v(9) " "Inferred latch for \"forout\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[7\] ALU.v(9) " "Inferred latch for \"forout\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[8\] ALU.v(9) " "Inferred latch for \"forout\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[9\] ALU.v(9) " "Inferred latch for \"forout\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[10\] ALU.v(9) " "Inferred latch for \"forout\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[11\] ALU.v(9) " "Inferred latch for \"forout\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[12\] ALU.v(9) " "Inferred latch for \"forout\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[13\] ALU.v(9) " "Inferred latch for \"forout\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[14\] ALU.v(9) " "Inferred latch for \"forout\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851620 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[15\] ALU.v(9) " "Inferred latch for \"forout\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851621 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.v(9) " "Inferred latch for \"carry\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851621 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WSGN_SEARCH_FILE" "Shift.v 1 1 " "Using design file Shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491851630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491851630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift datapath:Idatapath\|Shift:IShift " "Elaborating entity \"Shift\" for hierarchy \"datapath:Idatapath\|Shift:IShift\"" {  } { { "datapath.v" "IShift" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851632 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shift.v(8) " "Verilog HDL Case Statement warning at Shift.v(8): incomplete case statement has no default case item" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494491851635 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Shift.v(7) " "Verilog HDL Always Construct warning at Shift.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851635 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry Shift.v(7) " "Verilog HDL Always Construct warning at Shift.v(7): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491851635 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry Shift.v(7) " "Inferred latch for \"carry\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851635 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Shift.v(7) " "Inferred latch for \"out\[0\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851635 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Shift.v(7) " "Inferred latch for \"out\[1\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851635 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Shift.v(7) " "Inferred latch for \"out\[2\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Shift.v(7) " "Inferred latch for \"out\[3\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Shift.v(7) " "Inferred latch for \"out\[4\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Shift.v(7) " "Inferred latch for \"out\[5\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Shift.v(7) " "Inferred latch for \"out\[6\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Shift.v(7) " "Inferred latch for \"out\[7\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Shift.v(7) " "Inferred latch for \"out\[8\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Shift.v(7) " "Inferred latch for \"out\[9\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Shift.v(7) " "Inferred latch for \"out\[10\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Shift.v(7) " "Inferred latch for \"out\[11\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851636 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Shift.v(7) " "Inferred latch for \"out\[12\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851637 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Shift.v(7) " "Inferred latch for \"out\[13\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851637 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Shift.v(7) " "Inferred latch for \"out\[14\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851637 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Shift.v(7) " "Inferred latch for \"out\[15\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491851637 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7out seg7out:Iseg7out " "Elaborating entity \"seg7out\" for hierarchy \"seg7out:Iseg7out\"" {  } { { "simple.v" "Iseg7out" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7withhex.v 1 1 " "Using design file seg7withhex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7withhex " "Found entity 1: seg7withhex" {  } { { "seg7withhex.v" "" { Text "/home/015/a0150403/3rd HW/simple/seg7withhex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491851651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491851651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7withhex seg7out:Iseg7out\|seg7withhex:fourth " "Elaborating entity \"seg7withhex\" for hierarchy \"seg7out:Iseg7out\|seg7withhex:fourth\"" {  } { { "seg7out.v" "fourth" { Text "/home/015/a0150403/3rd HW/simple/seg7out.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491851653 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[15\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[15\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[14\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[14\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[13\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[13\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[12\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[12\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[11\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[11\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[10\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[10\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[9\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[9\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[8\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[8\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[7\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[7\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[6\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[6\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[5\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[5\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[4\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[4\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[3\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[3\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[2\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[2\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[1\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[1\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:Idatapath\|bus_T\[0\]\" " "Converted tri-state node \"datapath:Idatapath\|bus_T\[0\]\" into a selector" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[4\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[4\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[3\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[3\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[2\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[2\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[1\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[1\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[0\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[0\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[5\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[5\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[6\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[6\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[7\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[7\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[8\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[8\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[9\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[9\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[10\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[10\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[11\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[11\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[12\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[12\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[13\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[13\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[14\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[14\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[15\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdBR_dat\[15\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[0\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[0\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[1\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[1\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[2\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[2\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[3\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[3\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[4\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[4\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[5\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[5\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[6\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[6\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[7\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[7\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[8\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[8\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[9\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[9\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[10\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[10\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[11\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[11\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[12\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[12\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[13\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[13\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[14\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[14\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[15\] " "Converted tri-state buffer \"datapath:Idatapath\|reg_file:Ireg_file\|rdAR_dat\[15\]\" feeding internal logic into a wire" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1494491852672 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1494491852672 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494491853953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:Icontroller\|decode:Idecode\|alu_en " "Latch controller:Icontroller\|decode:Idecode\|alu_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|fetch:Ifetch\|data_out\[14\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|fetch:Ifetch\|data_out\[14\]" {  } { { "fetch.v" "" { Text "/home/015/a0150403/3rd HW/simple/fetch.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854053 ""}  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[14\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854054 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:Icontroller\|decode:Idecode\|sft_en " "Latch controller:Icontroller\|decode:Idecode\|sft_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|fetch:Ifetch\|data_out\[14\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|fetch:Ifetch\|data_out\[14\]" {  } { { "fetch.v" "" { Text "/home/015/a0150403/3rd HW/simple/fetch.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854054 ""}  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:Icontroller\|decode:Idecode\|wr_en " "Latch controller:Icontroller\|decode:Idecode\|wr_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|fetch:Ifetch\|data_out\[14\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|fetch:Ifetch\|data_out\[14\]" {  } { { "fetch.v" "" { Text "/home/015/a0150403/3rd HW/simple/fetch.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854055 ""}  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[13\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854055 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[12\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854056 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[15\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854056 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[10\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854056 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[9\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854057 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[8\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854057 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[11\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854057 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[6\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854058 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[5\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854058 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[4\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854058 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[7\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854059 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[2\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854059 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[1\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854059 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[0\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854059 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:Idatapath\|ALU:IALU\|out\[3\] " "Latch datapath:Idatapath\|ALU:IALU\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:Icontroller\|decode:Idecode\|op3\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:Icontroller\|decode:Idecode\|op3\[0\]" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494491854060 ""}  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494491854060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segsel VCC " "Pin \"segsel\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|segsel"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[0\] GND " "Pin \"Eseg\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[1\] VCC " "Pin \"Eseg\[1\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[2\] VCC " "Pin \"Eseg\[2\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[3\] VCC " "Pin \"Eseg\[3\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[4\] VCC " "Pin \"Eseg\[4\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[5\] VCC " "Pin \"Eseg\[5\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[6\] VCC " "Pin \"Eseg\[6\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491854582 "|simple|Eseg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494491854582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491854800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494491856248 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494491856248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491856316 "|simple|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494491856316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491856467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/015/a0150403/3rd HW/simple/output_files/simple.map.smsg " "Generated suppressed messages file /home/015/a0150403/3rd HW/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494491856902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494491857362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491857362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491857551 "|simple|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491857551 "|simple|exec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494491857551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1072 " "Implemented 1072 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494491857552 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494491857552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "991 " "Implemented 991 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494491857552 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1494491857552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494491857552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494491857588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:37:37 2017 " "Processing ended: Thu May 11 17:37:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494491857588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494491857588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494491857588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494491857588 ""}
