|ball
SW[0] => SW[0].IN1
SW[1] => pausen.IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => resetn.IN3
SW[7] => resetGamen.IN1
SW[8] => select[0].IN1
SW[9] => select[1].IN2
CLOCK_50 => CLOCK_50.IN9
KEY[0] => _.IN1
KEY[1] => _.IN1
KEY[2] => go_l.IN1
KEY[3] => speed_l.IN1
KEY[4] => ~NO_FANOUT~
KEY[5] => ~NO_FANOUT~
KEY[6] => ~NO_FANOUT~
KEY[7] => ~NO_FANOUT~
KEY[8] => ~NO_FANOUT~
HEX0[0] <= <VCC>
HEX0[1] <= <VCC>
HEX0[2] <= <VCC>
HEX0[3] <= <VCC>
HEX0[4] <= <VCC>
HEX0[5] <= <VCC>
HEX0[6] <= <VCC>
HEX1[0] <= hex_decoder:h1.port1
HEX1[1] <= hex_decoder:h1.port1
HEX1[2] <= hex_decoder:h1.port1
HEX1[3] <= hex_decoder:h1.port1
HEX1[4] <= hex_decoder:h1.port1
HEX1[5] <= hex_decoder:h1.port1
HEX1[6] <= hex_decoder:h1.port1
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <GND>
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <GND>
HEX4[0] <= hex_decoder:h2.port1
HEX4[1] <= hex_decoder:h2.port1
HEX4[2] <= hex_decoder:h2.port1
HEX4[3] <= hex_decoder:h2.port1
HEX4[4] <= hex_decoder:h2.port1
HEX4[5] <= hex_decoder:h2.port1
HEX4[6] <= hex_decoder:h2.port1
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX5[5] <= <VCC>
HEX5[6] <= <VCC>
LEDR[0] <= bosses:b0.port27
LEDR[1] <= bosses:b0.port27
LEDR[2] <= bosses:b0.port27
LEDR[3] <= bosses:b0.port27
LEDR[4] <= bosses:b0.port27
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B


|ball|hex_decoder:h1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ball|hex_decoder:h2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ball|bgtest:bg1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|ball|bgtest:bg1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_heg1:auto_generated.address_a[0]
address_a[1] => altsyncram_heg1:auto_generated.address_a[1]
address_a[2] => altsyncram_heg1:auto_generated.address_a[2]
address_a[3] => altsyncram_heg1:auto_generated.address_a[3]
address_a[4] => altsyncram_heg1:auto_generated.address_a[4]
address_a[5] => altsyncram_heg1:auto_generated.address_a[5]
address_a[6] => altsyncram_heg1:auto_generated.address_a[6]
address_a[7] => altsyncram_heg1:auto_generated.address_a[7]
address_a[8] => altsyncram_heg1:auto_generated.address_a[8]
address_a[9] => altsyncram_heg1:auto_generated.address_a[9]
address_a[10] => altsyncram_heg1:auto_generated.address_a[10]
address_a[11] => altsyncram_heg1:auto_generated.address_a[11]
address_a[12] => altsyncram_heg1:auto_generated.address_a[12]
address_a[13] => altsyncram_heg1:auto_generated.address_a[13]
address_a[14] => altsyncram_heg1:auto_generated.address_a[14]
address_a[15] => altsyncram_heg1:auto_generated.address_a[15]
address_a[16] => altsyncram_heg1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_heg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_heg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_heg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_heg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_heg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_heg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_heg1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_5hb:mux2.result[0]
q_a[1] <= mux_5hb:mux2.result[1]
q_a[2] <= mux_5hb:mux2.result[2]
q_a[3] <= mux_5hb:mux2.result[3]
q_a[4] <= mux_5hb:mux2.result[4]
q_a[5] <= mux_5hb:mux2.result[5]


|ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode270w[1].IN0
data[0] => w_anode287w[1].IN1
data[0] => w_anode297w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode317w[1].IN0
data[0] => w_anode327w[1].IN1
data[0] => w_anode337w[1].IN0
data[0] => w_anode347w[1].IN1
data[0] => w_anode357w[1].IN0
data[0] => w_anode368w[1].IN1
data[0] => w_anode378w[1].IN0
data[0] => w_anode388w[1].IN1
data[0] => w_anode398w[1].IN0
data[0] => w_anode408w[1].IN1
data[0] => w_anode418w[1].IN0
data[0] => w_anode428w[1].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode287w[2].IN0
data[1] => w_anode297w[2].IN1
data[1] => w_anode307w[2].IN1
data[1] => w_anode317w[2].IN0
data[1] => w_anode327w[2].IN0
data[1] => w_anode337w[2].IN1
data[1] => w_anode347w[2].IN1
data[1] => w_anode357w[2].IN0
data[1] => w_anode368w[2].IN0
data[1] => w_anode378w[2].IN1
data[1] => w_anode388w[2].IN1
data[1] => w_anode398w[2].IN0
data[1] => w_anode408w[2].IN0
data[1] => w_anode418w[2].IN1
data[1] => w_anode428w[2].IN1
data[2] => w_anode270w[3].IN0
data[2] => w_anode287w[3].IN0
data[2] => w_anode297w[3].IN0
data[2] => w_anode307w[3].IN0
data[2] => w_anode317w[3].IN1
data[2] => w_anode327w[3].IN1
data[2] => w_anode337w[3].IN1
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN0
data[2] => w_anode368w[3].IN0
data[2] => w_anode378w[3].IN0
data[2] => w_anode388w[3].IN0
data[2] => w_anode398w[3].IN1
data[2] => w_anode408w[3].IN1
data[2] => w_anode418w[3].IN1
data[2] => w_anode428w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode357w[1].IN0
data[3] => w_anode368w[1].IN0
data[3] => w_anode378w[1].IN0
data[3] => w_anode388w[1].IN0
data[3] => w_anode398w[1].IN0
data[3] => w_anode408w[1].IN0
data[3] => w_anode418w[1].IN0
data[3] => w_anode428w[1].IN0
eq[0] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode287w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode297w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode368w[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|mux_5hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|ball|mainchartest:char1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|ball|mainchartest:char1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ofg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ofg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ofg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ofg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ofg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ofg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ofg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ofg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ofg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ofg1:auto_generated.address_a[9]
address_a[10] => altsyncram_ofg1:auto_generated.address_a[10]
address_a[11] => altsyncram_ofg1:auto_generated.address_a[11]
address_a[12] => altsyncram_ofg1:auto_generated.address_a[12]
address_a[13] => altsyncram_ofg1:auto_generated.address_a[13]
address_a[14] => altsyncram_ofg1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ofg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ofg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ofg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ofg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ofg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ofg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ofg1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]


|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|decode_01a:rden_decode
data[0] => w_anode108w[1].IN0
data[0] => w_anode117w[1].IN1
data[0] => w_anode85w[1].IN0
data[0] => w_anode99w[1].IN1
data[1] => w_anode108w[2].IN1
data[1] => w_anode117w[2].IN1
data[1] => w_anode85w[2].IN0
data[1] => w_anode99w[2].IN0
eq[0] <= w_anode85w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode99w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode108w[2].DB_MAX_OUTPUT_PORT_TYPE


|ball|mainchartest:char1|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|mux_lfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data1_wire[0].IN0
data[7] => data1_wire[1].IN0
data[8] => data1_wire[2].IN0
data[9] => data1_wire[3].IN0
data[10] => data1_wire[4].IN0
data[11] => data1_wire[5].IN0
data[12] => data2_wire[0].IN0
data[13] => data2_wire[1].IN0
data[14] => data2_wire[2].IN0
data[15] => data2_wire[3].IN0
data[16] => data2_wire[4].IN0
data[17] => data2_wire[5].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[5].IN0
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ball|drunktest:char2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|ball|drunktest:char2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_p6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_p6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_p6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_p6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_p6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_p6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_p6g1:auto_generated.address_a[7]
address_a[8] => altsyncram_p6g1:auto_generated.address_a[8]
address_a[9] => altsyncram_p6g1:auto_generated.address_a[9]
address_a[10] => altsyncram_p6g1:auto_generated.address_a[10]
address_a[11] => altsyncram_p6g1:auto_generated.address_a[11]
address_a[12] => altsyncram_p6g1:auto_generated.address_a[12]
address_a[13] => altsyncram_p6g1:auto_generated.address_a[13]
address_a[14] => altsyncram_p6g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p6g1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]


|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode108w[1].IN0
data[0] => w_anode117w[1].IN1
data[0] => w_anode85w[1].IN0
data[0] => w_anode99w[1].IN1
data[1] => w_anode108w[2].IN1
data[1] => w_anode117w[2].IN1
data[1] => w_anode85w[2].IN0
data[1] => w_anode99w[2].IN0
eq[0] <= w_anode85w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode99w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode108w[2].DB_MAX_OUTPUT_PORT_TYPE


|ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|mux_lfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data1_wire[0].IN0
data[7] => data1_wire[1].IN0
data[8] => data1_wire[2].IN0
data[9] => data1_wire[3].IN0
data[10] => data1_wire[4].IN0
data[11] => data1_wire[5].IN0
data[12] => data2_wire[0].IN0
data[13] => data2_wire[1].IN0
data[14] => data2_wire[2].IN0
data[15] => data2_wire[3].IN0
data[16] => data2_wire[4].IN0
data[17] => data2_wire[5].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[5].IN0
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ball|finaltest:char3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|ball|finaltest:char3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_v5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_v5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_v5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_v5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_v5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_v5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_v5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_v5g1:auto_generated.address_a[8]
address_a[9] => altsyncram_v5g1:auto_generated.address_a[9]
address_a[10] => altsyncram_v5g1:auto_generated.address_a[10]
address_a[11] => altsyncram_v5g1:auto_generated.address_a[11]
address_a[12] => altsyncram_v5g1:auto_generated.address_a[12]
address_a[13] => altsyncram_v5g1:auto_generated.address_a[13]
address_a[14] => altsyncram_v5g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v5g1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]


|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode108w[1].IN0
data[0] => w_anode117w[1].IN1
data[0] => w_anode85w[1].IN0
data[0] => w_anode99w[1].IN1
data[1] => w_anode108w[2].IN1
data[1] => w_anode117w[2].IN1
data[1] => w_anode85w[2].IN0
data[1] => w_anode99w[2].IN0
eq[0] <= w_anode85w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode99w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode108w[2].DB_MAX_OUTPUT_PORT_TYPE


|ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|mux_lfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data1_wire[0].IN0
data[7] => data1_wire[1].IN0
data[8] => data1_wire[2].IN0
data[9] => data1_wire[3].IN0
data[10] => data1_wire[4].IN0
data[11] => data1_wire[5].IN0
data[12] => data2_wire[0].IN0
data[13] => data2_wire[1].IN0
data[14] => data2_wire[2].IN0
data[15] => data2_wire[3].IN0
data[16] => data2_wire[4].IN0
data[17] => data2_wire[5].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[5].IN0
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ball|txtboxtest:txt1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|ball|txtboxtest:txt1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gkg1:auto_generated.address_a[0]
address_a[1] => altsyncram_gkg1:auto_generated.address_a[1]
address_a[2] => altsyncram_gkg1:auto_generated.address_a[2]
address_a[3] => altsyncram_gkg1:auto_generated.address_a[3]
address_a[4] => altsyncram_gkg1:auto_generated.address_a[4]
address_a[5] => altsyncram_gkg1:auto_generated.address_a[5]
address_a[6] => altsyncram_gkg1:auto_generated.address_a[6]
address_a[7] => altsyncram_gkg1:auto_generated.address_a[7]
address_a[8] => altsyncram_gkg1:auto_generated.address_a[8]
address_a[9] => altsyncram_gkg1:auto_generated.address_a[9]
address_a[10] => altsyncram_gkg1:auto_generated.address_a[10]
address_a[11] => altsyncram_gkg1:auto_generated.address_a[11]
address_a[12] => altsyncram_gkg1:auto_generated.address_a[12]
address_a[13] => altsyncram_gkg1:auto_generated.address_a[13]
address_a[14] => altsyncram_gkg1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gkg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gkg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gkg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gkg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gkg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gkg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gkg1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_lfb:mux2.result[0]
q_a[1] <= mux_lfb:mux2.result[1]
q_a[2] <= mux_lfb:mux2.result[2]
q_a[3] <= mux_lfb:mux2.result[3]
q_a[4] <= mux_lfb:mux2.result[4]
q_a[5] <= mux_lfb:mux2.result[5]


|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|decode_01a:rden_decode
data[0] => w_anode108w[1].IN0
data[0] => w_anode117w[1].IN1
data[0] => w_anode85w[1].IN0
data[0] => w_anode99w[1].IN1
data[1] => w_anode108w[2].IN1
data[1] => w_anode117w[2].IN1
data[1] => w_anode85w[2].IN0
data[1] => w_anode99w[2].IN0
eq[0] <= w_anode85w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode99w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode108w[2].DB_MAX_OUTPUT_PORT_TYPE


|ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|mux_lfb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data1_wire[0].IN0
data[7] => data1_wire[1].IN0
data[8] => data1_wire[2].IN0
data[9] => data1_wire[3].IN0
data[10] => data1_wire[4].IN0
data[11] => data1_wire[5].IN0
data[12] => data2_wire[0].IN0
data[13] => data2_wire[1].IN0
data[14] => data2_wire[2].IN0
data[15] => data2_wire[3].IN0
data[16] => data2_wire[4].IN0
data[17] => data2_wire[5].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[5].IN0
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|ball|bosses:b0
clk => clk.IN1
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => hold_y_lp.OUTPUTSELECT
paddle_l => next_state_ai.DATAA
paddle_r => ~NO_FANOUT~
x[0] => LessThan6.IN18
x[0] => LessThan7.IN18
x[0] => LessThan14.IN18
x[0] => LessThan23.IN18
x[0] => LessThan25.IN18
x[0] => LessThan44.IN18
x[0] => LessThan51.IN18
x[0] => LessThan54.IN18
x[0] => LessThan64.IN17
x[1] => LessThan6.IN17
x[1] => LessThan7.IN17
x[1] => LessThan14.IN17
x[1] => LessThan23.IN17
x[1] => LessThan25.IN17
x[1] => LessThan44.IN17
x[1] => LessThan51.IN17
x[1] => LessThan54.IN17
x[1] => LessThan64.IN16
x[2] => LessThan6.IN16
x[2] => LessThan7.IN16
x[2] => LessThan14.IN16
x[2] => LessThan23.IN16
x[2] => LessThan25.IN16
x[2] => LessThan44.IN16
x[2] => LessThan51.IN16
x[2] => LessThan54.IN16
x[2] => LessThan64.IN15
x[3] => LessThan6.IN15
x[3] => LessThan7.IN15
x[3] => LessThan14.IN15
x[3] => LessThan23.IN15
x[3] => LessThan25.IN15
x[3] => LessThan44.IN15
x[3] => LessThan51.IN15
x[3] => LessThan54.IN15
x[3] => LessThan64.IN14
x[4] => LessThan6.IN14
x[4] => LessThan7.IN14
x[4] => LessThan14.IN14
x[4] => LessThan23.IN14
x[4] => LessThan25.IN14
x[4] => LessThan44.IN14
x[4] => LessThan51.IN14
x[4] => LessThan54.IN14
x[4] => LessThan64.IN13
x[5] => LessThan6.IN13
x[5] => LessThan7.IN13
x[5] => LessThan14.IN13
x[5] => LessThan23.IN13
x[5] => LessThan25.IN13
x[5] => LessThan44.IN13
x[5] => LessThan51.IN13
x[5] => LessThan54.IN13
x[5] => LessThan64.IN12
x[6] => LessThan6.IN12
x[6] => LessThan7.IN12
x[6] => LessThan14.IN12
x[6] => LessThan23.IN12
x[6] => LessThan25.IN12
x[6] => LessThan44.IN12
x[6] => LessThan51.IN12
x[6] => LessThan54.IN12
x[6] => LessThan64.IN11
x[7] => LessThan6.IN11
x[7] => LessThan7.IN11
x[7] => LessThan14.IN11
x[7] => LessThan23.IN11
x[7] => LessThan25.IN11
x[7] => LessThan44.IN11
x[7] => LessThan51.IN11
x[7] => LessThan54.IN11
x[7] => LessThan64.IN10
x[8] => LessThan6.IN10
x[8] => LessThan7.IN10
x[8] => LessThan14.IN10
x[8] => LessThan23.IN10
x[8] => LessThan25.IN10
x[8] => LessThan44.IN10
x[8] => LessThan51.IN10
x[8] => LessThan54.IN10
x[8] => LessThan64.IN9
dx[0] => LessThan9.IN18
dx[0] => LessThan16.IN18
dx[1] => LessThan9.IN17
dx[1] => LessThan16.IN17
dx[2] => LessThan9.IN16
dx[2] => LessThan16.IN16
dx[3] => LessThan9.IN15
dx[3] => LessThan16.IN15
dx[4] => LessThan9.IN14
dx[4] => LessThan16.IN14
dx[5] => LessThan9.IN13
dx[5] => LessThan16.IN13
dx[6] => LessThan9.IN12
dx[6] => LessThan16.IN12
dx[7] => LessThan9.IN11
dx[7] => LessThan16.IN11
dx[8] => LessThan9.IN10
dx[8] => LessThan16.IN10
x_lp[0] => LessThan64.IN18
x_lp[1] => Add14.IN1
x_lp[2] => Add14.IN8
x_lp[3] => Add14.IN0
x_lp[4] => Add14.IN7
x_lp[5] => Add14.IN6
x_lp[6] => Add14.IN5
x_lp[7] => Add14.IN4
x_lp[8] => Add14.IN3
x_rp[0] => ~NO_FANOUT~
x_rp[1] => ~NO_FANOUT~
x_rp[2] => ~NO_FANOUT~
x_rp[3] => ~NO_FANOUT~
x_rp[4] => ~NO_FANOUT~
x_rp[5] => ~NO_FANOUT~
x_rp[6] => ~NO_FANOUT~
x_rp[7] => ~NO_FANOUT~
x_rp[8] => ~NO_FANOUT~
y[0] => Equal3.IN7
y[0] => LessThan22.IN12
y[0] => LessThan24.IN12
y[0] => Add1.IN16
y[0] => Add2.IN9
y[0] => Add3.IN16
y[0] => Add4.IN12
y[0] => Add13.IN8
y[1] => Equal3.IN6
y[1] => LessThan22.IN11
y[1] => LessThan24.IN11
y[1] => Add1.IN15
y[1] => Add2.IN8
y[1] => Add3.IN15
y[1] => Add4.IN11
y[1] => Add13.IN7
y[2] => Equal3.IN5
y[2] => LessThan22.IN10
y[2] => LessThan24.IN10
y[2] => Add1.IN14
y[2] => Add2.IN7
y[2] => Add3.IN14
y[2] => Add4.IN10
y[2] => Add13.IN6
y[3] => Equal3.IN4
y[3] => LessThan22.IN9
y[3] => LessThan24.IN9
y[3] => Add1.IN13
y[3] => Add2.IN6
y[3] => Add3.IN13
y[3] => Add4.IN9
y[3] => Add13.IN5
y[4] => Equal3.IN3
y[4] => LessThan22.IN8
y[4] => LessThan24.IN8
y[4] => Add1.IN12
y[4] => Add2.IN5
y[4] => Add3.IN12
y[4] => Add4.IN8
y[4] => Add13.IN4
y[5] => Equal3.IN2
y[5] => LessThan22.IN7
y[5] => LessThan24.IN7
y[5] => Add1.IN11
y[5] => Add2.IN4
y[5] => Add3.IN11
y[5] => Add4.IN7
y[5] => Add13.IN3
y[6] => Equal3.IN1
y[6] => LessThan22.IN6
y[6] => LessThan24.IN6
y[6] => Add1.IN10
y[6] => Add2.IN3
y[6] => Add3.IN10
y[6] => Add4.IN6
y[6] => Add13.IN2
y[7] => Equal3.IN0
y[7] => LessThan22.IN5
y[7] => LessThan24.IN5
y[7] => Add1.IN9
y[7] => Add2.IN2
y[7] => Add3.IN9
y[7] => Add4.IN5
y[7] => Add13.IN1
dy[0] => LessThan32.IN16
dy[0] => LessThan36.IN16
dy[0] => LessThan37.IN16
dy[0] => LessThan38.IN16
dy[0] => LessThan39.IN16
dy[0] => LessThan40.IN16
dy[0] => LessThan41.IN16
dy[0] => LessThan42.IN16
dy[0] => LessThan43.IN16
dy[0] => LessThan45.IN16
dy[0] => LessThan46.IN16
dy[0] => LessThan47.IN16
dy[0] => LessThan48.IN16
dy[0] => LessThan49.IN16
dy[0] => LessThan50.IN16
dy[0] => LessThan52.IN16
dy[0] => LessThan53.IN16
dy[0] => dy_spr_ai.DATAB
dy[0] => Add13.IN16
dy[1] => LessThan32.IN15
dy[1] => LessThan36.IN15
dy[1] => LessThan37.IN15
dy[1] => LessThan38.IN15
dy[1] => LessThan39.IN15
dy[1] => LessThan40.IN15
dy[1] => LessThan41.IN15
dy[1] => LessThan42.IN15
dy[1] => LessThan43.IN15
dy[1] => LessThan45.IN15
dy[1] => LessThan46.IN15
dy[1] => LessThan47.IN15
dy[1] => LessThan48.IN15
dy[1] => LessThan49.IN15
dy[1] => LessThan50.IN15
dy[1] => LessThan52.IN15
dy[1] => LessThan53.IN15
dy[1] => dy_spr_ai.DATAB
dy[1] => Add13.IN15
dy[2] => LessThan32.IN14
dy[2] => LessThan36.IN14
dy[2] => LessThan37.IN14
dy[2] => LessThan38.IN14
dy[2] => LessThan39.IN14
dy[2] => LessThan40.IN14
dy[2] => LessThan41.IN14
dy[2] => LessThan42.IN14
dy[2] => LessThan43.IN14
dy[2] => LessThan45.IN14
dy[2] => LessThan46.IN14
dy[2] => LessThan47.IN14
dy[2] => LessThan48.IN14
dy[2] => LessThan49.IN14
dy[2] => LessThan50.IN14
dy[2] => LessThan52.IN14
dy[2] => LessThan53.IN14
dy[2] => dy_spr_ai.DATAB
dy[2] => Add13.IN14
dy[3] => LessThan32.IN13
dy[3] => LessThan36.IN13
dy[3] => LessThan37.IN13
dy[3] => LessThan38.IN13
dy[3] => LessThan39.IN13
dy[3] => LessThan40.IN13
dy[3] => LessThan41.IN13
dy[3] => LessThan42.IN13
dy[3] => LessThan43.IN13
dy[3] => LessThan45.IN13
dy[3] => LessThan46.IN13
dy[3] => LessThan47.IN13
dy[3] => LessThan48.IN13
dy[3] => LessThan49.IN13
dy[3] => LessThan50.IN13
dy[3] => LessThan52.IN13
dy[3] => LessThan53.IN13
dy[3] => dy_spr_ai.DATAB
dy[3] => Add13.IN13
dy[4] => LessThan32.IN12
dy[4] => LessThan36.IN12
dy[4] => LessThan37.IN12
dy[4] => LessThan38.IN12
dy[4] => LessThan39.IN12
dy[4] => LessThan40.IN12
dy[4] => LessThan41.IN12
dy[4] => LessThan42.IN12
dy[4] => LessThan43.IN12
dy[4] => LessThan45.IN12
dy[4] => LessThan46.IN12
dy[4] => LessThan47.IN12
dy[4] => LessThan48.IN12
dy[4] => LessThan49.IN12
dy[4] => LessThan50.IN12
dy[4] => LessThan52.IN12
dy[4] => LessThan53.IN12
dy[4] => dy_spr_ai.DATAB
dy[4] => Add13.IN12
dy[5] => LessThan32.IN11
dy[5] => LessThan36.IN11
dy[5] => LessThan37.IN11
dy[5] => LessThan38.IN11
dy[5] => LessThan39.IN11
dy[5] => LessThan40.IN11
dy[5] => LessThan41.IN11
dy[5] => LessThan42.IN11
dy[5] => LessThan43.IN11
dy[5] => LessThan45.IN11
dy[5] => LessThan46.IN11
dy[5] => LessThan47.IN11
dy[5] => LessThan48.IN11
dy[5] => LessThan49.IN11
dy[5] => LessThan50.IN11
dy[5] => LessThan52.IN11
dy[5] => LessThan53.IN11
dy[5] => dy_spr_ai.DATAB
dy[5] => Add13.IN11
dy[6] => LessThan32.IN10
dy[6] => LessThan36.IN10
dy[6] => LessThan37.IN10
dy[6] => LessThan38.IN10
dy[6] => LessThan39.IN10
dy[6] => LessThan40.IN10
dy[6] => LessThan41.IN10
dy[6] => LessThan42.IN10
dy[6] => LessThan43.IN10
dy[6] => LessThan45.IN10
dy[6] => LessThan46.IN10
dy[6] => LessThan47.IN10
dy[6] => LessThan48.IN10
dy[6] => LessThan49.IN10
dy[6] => LessThan50.IN10
dy[6] => LessThan52.IN10
dy[6] => LessThan53.IN10
dy[6] => dy_spr_ai.DATAB
dy[6] => Add13.IN10
dy[7] => LessThan32.IN9
dy[7] => LessThan36.IN9
dy[7] => LessThan37.IN9
dy[7] => LessThan38.IN9
dy[7] => LessThan39.IN9
dy[7] => LessThan40.IN9
dy[7] => LessThan41.IN9
dy[7] => LessThan42.IN9
dy[7] => LessThan43.IN9
dy[7] => LessThan45.IN9
dy[7] => LessThan46.IN9
dy[7] => LessThan47.IN9
dy[7] => LessThan48.IN9
dy[7] => LessThan49.IN9
dy[7] => LessThan50.IN9
dy[7] => LessThan52.IN9
dy[7] => LessThan53.IN9
dy[7] => dy_spr_ai.DATAB
dy[7] => Add13.IN9
y_lp[0] => hold_y_lp.DATAB
y_lp[0] => Add5.IN16
y_lp[0] => Add7.IN10
y_lp[0] => Add10.IN8
y_lp[0] => LessThan66.IN16
y_lp[0] => LessThan67.IN16
y_lp[1] => hold_y_lp.DATAB
y_lp[1] => Add5.IN15
y_lp[1] => Add7.IN9
y_lp[1] => Add10.IN7
y_lp[1] => LessThan66.IN15
y_lp[1] => LessThan67.IN15
y_lp[2] => hold_y_lp.DATAB
y_lp[2] => Add5.IN14
y_lp[2] => Add7.IN8
y_lp[2] => Add10.IN6
y_lp[2] => LessThan66.IN14
y_lp[2] => LessThan67.IN14
y_lp[3] => hold_y_lp.DATAB
y_lp[3] => Add5.IN13
y_lp[3] => Add7.IN7
y_lp[3] => Add10.IN5
y_lp[3] => LessThan66.IN13
y_lp[3] => LessThan67.IN13
y_lp[4] => Add5.IN12
y_lp[4] => Add7.IN6
y_lp[4] => Add10.IN4
y_lp[4] => Add16.IN8
y_lp[5] => Add5.IN11
y_lp[5] => Add7.IN5
y_lp[5] => Add10.IN3
y_lp[5] => Add16.IN7
y_lp[6] => Add5.IN10
y_lp[6] => Add7.IN4
y_lp[6] => Add10.IN2
y_lp[6] => Add16.IN6
y_lp[7] => Add5.IN9
y_lp[7] => Add7.IN3
y_lp[7] => Add10.IN1
y_lp[7] => Add16.IN5
y_rp[0] => LessThan0.IN16
y_rp[0] => LessThan1.IN16
y_rp[0] => LessThan4.IN16
y_rp[0] => LessThan5.IN16
y_rp[0] => Equal3.IN15
y_rp[0] => LessThan15.IN16
y_rp[0] => LessThan17.IN16
y_rp[0] => LessThan19.IN16
y_rp[0] => LessThan21.IN16
y_rp[0] => LessThan22.IN16
y_rp[0] => LessThan24.IN16
y_rp[0] => LessThan27.IN16
y_rp[0] => LessThan28.IN16
y_rp[0] => LessThan29.IN16
y_rp[0] => LessThan30.IN16
y_rp[0] => LessThan31.IN16
y_rp[0] => Mod0.IN11
y_rp[0] => LessThan33.IN16
y_rp[0] => LessThan34.IN13
y_rp[0] => LessThan35.IN13
y_rp[0] => LessThan55.IN16
y_rp[0] => Add9.IN16
y_rp[0] => LessThan56.IN8
y_rp[0] => LessThan57.IN8
y_rp[0] => Mod2.IN11
y_rp[0] => LessThan59.IN16
y_rp[0] => LessThan60.IN16
y_rp[0] => Equal43.IN15
y_rp[0] => LessThan62.IN16
y_rp[0] => Equal44.IN15
y_rp[0] => LessThan63.IN16
y_rp[0] => Equal46.IN15
y_rp[0] => LessThan65.IN16
y_rp[0] => Equal35.IN7
y_rp[0] => Equal36.IN7
y_rp[0] => Equal37.IN7
y_rp[0] => Equal38.IN7
y_rp[0] => Equal39.IN7
y_rp[0] => Equal51.IN7
y_rp[0] => Equal52.IN7
y_rp[1] => LessThan0.IN15
y_rp[1] => LessThan1.IN15
y_rp[1] => LessThan4.IN15
y_rp[1] => LessThan5.IN15
y_rp[1] => Equal3.IN14
y_rp[1] => LessThan15.IN15
y_rp[1] => LessThan17.IN15
y_rp[1] => LessThan19.IN15
y_rp[1] => LessThan21.IN15
y_rp[1] => LessThan22.IN15
y_rp[1] => LessThan24.IN15
y_rp[1] => LessThan27.IN15
y_rp[1] => LessThan28.IN15
y_rp[1] => LessThan29.IN15
y_rp[1] => LessThan30.IN15
y_rp[1] => LessThan31.IN15
y_rp[1] => Mod0.IN10
y_rp[1] => LessThan33.IN15
y_rp[1] => LessThan34.IN12
y_rp[1] => LessThan35.IN12
y_rp[1] => LessThan55.IN15
y_rp[1] => Add9.IN15
y_rp[1] => LessThan56.IN7
y_rp[1] => LessThan57.IN7
y_rp[1] => Mod2.IN10
y_rp[1] => LessThan59.IN15
y_rp[1] => LessThan60.IN15
y_rp[1] => Equal43.IN14
y_rp[1] => LessThan62.IN15
y_rp[1] => Equal44.IN14
y_rp[1] => LessThan63.IN15
y_rp[1] => Equal46.IN14
y_rp[1] => LessThan65.IN15
y_rp[1] => Equal35.IN6
y_rp[1] => Equal36.IN6
y_rp[1] => Equal37.IN6
y_rp[1] => Equal38.IN6
y_rp[1] => Equal39.IN6
y_rp[1] => Equal51.IN6
y_rp[1] => Equal52.IN6
y_rp[2] => LessThan0.IN14
y_rp[2] => LessThan1.IN14
y_rp[2] => LessThan4.IN14
y_rp[2] => LessThan5.IN14
y_rp[2] => Equal3.IN13
y_rp[2] => LessThan15.IN14
y_rp[2] => LessThan17.IN14
y_rp[2] => LessThan19.IN14
y_rp[2] => LessThan21.IN14
y_rp[2] => LessThan22.IN14
y_rp[2] => LessThan24.IN14
y_rp[2] => LessThan27.IN14
y_rp[2] => LessThan28.IN14
y_rp[2] => LessThan29.IN14
y_rp[2] => LessThan30.IN14
y_rp[2] => LessThan31.IN14
y_rp[2] => Mod0.IN9
y_rp[2] => LessThan33.IN14
y_rp[2] => LessThan34.IN11
y_rp[2] => LessThan35.IN11
y_rp[2] => LessThan55.IN14
y_rp[2] => Add9.IN14
y_rp[2] => LessThan56.IN6
y_rp[2] => LessThan57.IN6
y_rp[2] => Mod2.IN9
y_rp[2] => LessThan59.IN14
y_rp[2] => LessThan60.IN14
y_rp[2] => Equal43.IN13
y_rp[2] => LessThan62.IN14
y_rp[2] => Equal44.IN13
y_rp[2] => LessThan63.IN14
y_rp[2] => Equal46.IN13
y_rp[2] => LessThan65.IN14
y_rp[2] => Equal35.IN5
y_rp[2] => Equal36.IN5
y_rp[2] => Equal37.IN5
y_rp[2] => Equal38.IN5
y_rp[2] => Equal39.IN5
y_rp[2] => Equal51.IN5
y_rp[2] => Equal52.IN5
y_rp[3] => LessThan0.IN13
y_rp[3] => LessThan1.IN13
y_rp[3] => LessThan4.IN13
y_rp[3] => LessThan5.IN13
y_rp[3] => Equal3.IN12
y_rp[3] => LessThan15.IN13
y_rp[3] => LessThan17.IN13
y_rp[3] => LessThan19.IN13
y_rp[3] => LessThan21.IN13
y_rp[3] => LessThan22.IN13
y_rp[3] => LessThan24.IN13
y_rp[3] => LessThan27.IN13
y_rp[3] => LessThan28.IN13
y_rp[3] => LessThan29.IN13
y_rp[3] => LessThan30.IN13
y_rp[3] => LessThan31.IN13
y_rp[3] => Mod0.IN8
y_rp[3] => LessThan33.IN13
y_rp[3] => LessThan34.IN10
y_rp[3] => LessThan35.IN10
y_rp[3] => LessThan55.IN13
y_rp[3] => Add9.IN13
y_rp[3] => LessThan56.IN5
y_rp[3] => LessThan57.IN5
y_rp[3] => Mod2.IN8
y_rp[3] => LessThan59.IN13
y_rp[3] => LessThan60.IN13
y_rp[3] => Equal43.IN12
y_rp[3] => LessThan62.IN13
y_rp[3] => Equal44.IN12
y_rp[3] => LessThan63.IN13
y_rp[3] => Equal46.IN12
y_rp[3] => LessThan65.IN13
y_rp[3] => Equal35.IN1
y_rp[3] => Equal36.IN4
y_rp[3] => Equal37.IN3
y_rp[3] => Equal38.IN4
y_rp[3] => Equal39.IN2
y_rp[3] => Equal51.IN4
y_rp[3] => Equal52.IN4
y_rp[4] => Equal3.IN11
y_rp[4] => LessThan15.IN12
y_rp[4] => LessThan17.IN12
y_rp[4] => Add0.IN8
y_rp[4] => LessThan31.IN12
y_rp[4] => Mod0.IN7
y_rp[4] => LessThan33.IN12
y_rp[4] => LessThan55.IN12
y_rp[4] => Add9.IN12
y_rp[4] => Mod2.IN7
y_rp[4] => LessThan59.IN12
y_rp[4] => LessThan60.IN12
y_rp[4] => Equal43.IN11
y_rp[4] => LessThan62.IN12
y_rp[4] => Equal44.IN11
y_rp[4] => Equal46.IN11
y_rp[4] => Equal51.IN3
y_rp[4] => Equal52.IN2
y_rp[5] => Equal3.IN10
y_rp[5] => LessThan15.IN11
y_rp[5] => LessThan17.IN11
y_rp[5] => Add0.IN7
y_rp[5] => LessThan31.IN11
y_rp[5] => Mod0.IN6
y_rp[5] => LessThan33.IN11
y_rp[5] => LessThan55.IN11
y_rp[5] => Add9.IN11
y_rp[5] => Mod2.IN6
y_rp[5] => LessThan59.IN11
y_rp[5] => LessThan60.IN11
y_rp[5] => Equal43.IN10
y_rp[5] => LessThan62.IN11
y_rp[5] => Equal44.IN10
y_rp[5] => Equal46.IN10
y_rp[5] => Equal51.IN2
y_rp[5] => Equal52.IN3
y_rp[6] => Equal3.IN9
y_rp[6] => LessThan15.IN10
y_rp[6] => LessThan17.IN10
y_rp[6] => Add0.IN6
y_rp[6] => LessThan31.IN10
y_rp[6] => Mod0.IN5
y_rp[6] => LessThan33.IN10
y_rp[6] => LessThan55.IN10
y_rp[6] => Add9.IN10
y_rp[6] => Mod2.IN5
y_rp[6] => LessThan59.IN10
y_rp[6] => LessThan60.IN10
y_rp[6] => Equal43.IN9
y_rp[6] => LessThan62.IN10
y_rp[6] => Equal44.IN9
y_rp[6] => Equal46.IN9
y_rp[6] => Equal51.IN1
y_rp[6] => Equal52.IN1
y_rp[7] => Equal3.IN8
y_rp[7] => LessThan15.IN9
y_rp[7] => LessThan17.IN9
y_rp[7] => Add0.IN5
y_rp[7] => LessThan31.IN9
y_rp[7] => Mod0.IN4
y_rp[7] => LessThan33.IN9
y_rp[7] => LessThan55.IN9
y_rp[7] => Add9.IN9
y_rp[7] => Mod2.IN4
y_rp[7] => LessThan59.IN9
y_rp[7] => LessThan60.IN9
y_rp[7] => Equal43.IN8
y_rp[7] => LessThan62.IN9
y_rp[7] => Equal44.IN8
y_rp[7] => Equal46.IN8
y_rp[7] => Equal51.IN0
y_rp[7] => Equal52.IN0
dy_l[0] => LessThan58.IN16
dy_l[0] => Add10.IN16
dy_l[0] => LessThan61.IN16
dy_l[1] => LessThan58.IN15
dy_l[1] => Add10.IN15
dy_l[1] => LessThan61.IN15
dy_l[2] => LessThan58.IN14
dy_l[2] => Add10.IN14
dy_l[2] => LessThan61.IN14
dy_l[3] => LessThan58.IN13
dy_l[3] => Add10.IN13
dy_l[3] => LessThan61.IN13
dy_l[4] => LessThan58.IN12
dy_l[4] => Add10.IN12
dy_l[4] => LessThan61.IN12
dy_l[5] => LessThan58.IN11
dy_l[5] => Add10.IN11
dy_l[5] => LessThan61.IN11
dy_l[6] => LessThan58.IN10
dy_l[6] => Add10.IN10
dy_l[6] => LessThan61.IN10
dy_l[7] => LessThan58.IN9
dy_l[7] => Add10.IN9
dy_l[7] => LessThan61.IN9
player_id[0] => Decoder0.IN2
player_id[0] => Equal0.IN0
player_id[0] => Equal1.IN2
player_id[0] => Equal2.IN1
player_id[0] => Equal4.IN2
player_id[0] => Equal10.IN2
player_id[0] => Equal12.IN1
player_id[1] => Decoder0.IN1
player_id[1] => Equal0.IN2
player_id[1] => Equal1.IN0
player_id[1] => Equal2.IN0
player_id[1] => Equal4.IN1
player_id[1] => Equal10.IN1
player_id[1] => Equal12.IN2
player_id[2] => Decoder0.IN0
player_id[2] => Equal0.IN1
player_id[2] => Equal1.IN1
player_id[2] => Equal2.IN2
player_id[2] => Equal4.IN0
player_id[2] => Equal10.IN0
player_id[2] => Equal12.IN0
up_button => up_r.DATAB
down_button => down_r.DATAB
go_button => go_r.DATAB
speed_button => speed_r.DATAB
score_l[0] => LessThan8.IN8
score_l[0] => LessThan10.IN8
score_l[0] => LessThan11.IN8
score_l[0] => LessThan12.IN8
score_l[0] => LessThan13.IN8
score_l[0] => LessThan26.IN8
score_l[0] => Equal5.IN1
score_l[0] => Equal6.IN3
score_l[0] => Equal7.IN2
score_l[0] => Equal8.IN1
score_l[0] => Equal9.IN3
score_l[0] => Equal11.IN2
score_l[1] => LessThan8.IN7
score_l[1] => LessThan10.IN7
score_l[1] => LessThan11.IN7
score_l[1] => LessThan12.IN7
score_l[1] => LessThan13.IN7
score_l[1] => LessThan26.IN7
score_l[1] => Equal5.IN3
score_l[1] => Equal6.IN1
score_l[1] => Equal7.IN1
score_l[1] => Equal8.IN3
score_l[1] => Equal9.IN2
score_l[1] => Equal11.IN1
score_l[2] => LessThan8.IN6
score_l[2] => LessThan10.IN6
score_l[2] => LessThan11.IN6
score_l[2] => LessThan12.IN6
score_l[2] => LessThan13.IN6
score_l[2] => LessThan26.IN6
score_l[2] => Equal5.IN0
score_l[2] => Equal6.IN0
score_l[2] => Equal7.IN0
score_l[2] => Equal8.IN2
score_l[2] => Equal9.IN1
score_l[2] => Equal11.IN3
score_l[3] => LessThan8.IN5
score_l[3] => LessThan10.IN5
score_l[3] => LessThan11.IN5
score_l[3] => LessThan12.IN5
score_l[3] => LessThan13.IN5
score_l[3] => LessThan26.IN5
score_l[3] => Equal5.IN2
score_l[3] => Equal6.IN2
score_l[3] => Equal7.IN3
score_l[3] => Equal8.IN0
score_l[3] => Equal9.IN0
score_l[3] => Equal11.IN0
score_r[0] => ~NO_FANOUT~
score_r[1] => ~NO_FANOUT~
score_r[2] => ~NO_FANOUT~
score_r[3] => ~NO_FANOUT~
resetn => _.IN1
ready_spr => always2.IN1
ready_spr => always2.IN1
ready_spr => always2.IN1
ready_spr => always2.IN1
ready_spr => always2.IN1
ready_spr => always2.IN1
go_r <= go_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed_r <= speed_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
up_r <= up_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
down_r <= down_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
goTime_ai[0] <= goTime_ai[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
goTime_ai[1] <= goTime_ai[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_ai[0] <= dy_ai[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_ai[1] <= dy_ai[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_ai[2] <= dy_ai[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state_ai[0] <= current_state_ai[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state_ai[1] <= current_state_ai[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state_ai[2] <= current_state_ai[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state_ai[3] <= current_state_ai[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_state_ai[4] <= current_state_ai[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ability_rp[0] <= ability_rp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ability_rp[1] <= ability_rp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ability_rp[2] <= ability_rp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fire <= fire~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[0] <= dy_spr_ai[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[1] <= dy_spr_ai[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[2] <= dy_spr_ai[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[3] <= dy_spr_ai[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[4] <= dy_spr_ai[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[5] <= dy_spr_ai[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[6] <= dy_spr_ai[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr_ai[7] <= dy_spr_ai[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ball|bosses:b0|lfsr_counter:r0
clk => lfsr[0]~reg0.CLK
clk => lfsr[1]~reg0.CLK
clk => lfsr[2]~reg0.CLK
clk => lfsr[3]~reg0.CLK
clk => lfsr[4]~reg0.CLK
clk => lfsr[5]~reg0.CLK
clk => lfsr[6]~reg0.CLK
clk => lfsr[7]~reg0.CLK
reset => lfsr[0]~reg0.ACLR
reset => lfsr[1]~reg0.ACLR
reset => lfsr[2]~reg0.ACLR
reset => lfsr[3]~reg0.ACLR
reset => lfsr[4]~reg0.ACLR
reset => lfsr[5]~reg0.ACLR
reset => lfsr[6]~reg0.ACLR
reset => lfsr[7]~reg0.ACLR
lfsr[0] <= lfsr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[1] <= lfsr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[2] <= lfsr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[3] <= lfsr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[4] <= lfsr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[5] <= lfsr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[6] <= lfsr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lfsr[7] <= lfsr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ball|control:c0
ability_rp[0] => ability_rp_r.DATAB
ability_rp[1] => ability_rp_r.DATAB
ability_rp[2] => ability_rp_r.DATAB
clk => counter_txtbox[0]~reg0.CLK
clk => counter_txtbox[1]~reg0.CLK
clk => counter_txtbox[2]~reg0.CLK
clk => counter_txtbox[3]~reg0.CLK
clk => counter_txtbox[4]~reg0.CLK
clk => counter_txtbox[5]~reg0.CLK
clk => counter_txtbox[6]~reg0.CLK
clk => counter_txtbox[7]~reg0.CLK
clk => counter_txtbox[8]~reg0.CLK
clk => counter_txtbox[9]~reg0.CLK
clk => counter_txtbox[10]~reg0.CLK
clk => counter_txtbox[11]~reg0.CLK
clk => counter_txtbox[12]~reg0.CLK
clk => counter_txtbox[13]~reg0.CLK
clk => counter_txtbox[14]~reg0.CLK
clk => counter_character[0]~reg0.CLK
clk => counter_character[1]~reg0.CLK
clk => counter_character[2]~reg0.CLK
clk => counter_character[3]~reg0.CLK
clk => counter_character[4]~reg0.CLK
clk => counter_character[5]~reg0.CLK
clk => counter_character[6]~reg0.CLK
clk => counter_character[7]~reg0.CLK
clk => counter_character[8]~reg0.CLK
clk => counter_character[9]~reg0.CLK
clk => counter_character[10]~reg0.CLK
clk => counter_character[11]~reg0.CLK
clk => counter_character[12]~reg0.CLK
clk => counter_character[13]~reg0.CLK
clk => counter_character[14]~reg0.CLK
clk => character_id[0]~reg0.CLK
clk => character_id[1]~reg0.CLK
clk => y_char[0]~reg0.CLK
clk => y_char[1]~reg0.CLK
clk => y_char[2]~reg0.CLK
clk => y_char[3]~reg0.CLK
clk => y_char[4]~reg0.CLK
clk => y_char[5]~reg0.CLK
clk => y_char[6]~reg0.CLK
clk => y_char[7]~reg0.CLK
clk => x_char[0]~reg0.CLK
clk => x_char[1]~reg0.CLK
clk => x_char[2]~reg0.CLK
clk => x_char[3]~reg0.CLK
clk => x_char[4]~reg0.CLK
clk => x_char[5]~reg0.CLK
clk => x_char[6]~reg0.CLK
clk => x_char[7]~reg0.CLK
clk => x_char[8]~reg0.CLK
clk => player_id[0]~reg0.CLK
clk => player_id[1]~reg0.CLK
clk => player_id[2]~reg0.CLK
clk => background_id[0]~reg0.CLK
clk => background_id[1]~reg0.CLK
clk => background_id[2]~reg0.CLK
clk => done[0].CLK
clk => done[1].CLK
clk => done[2].CLK
clk => textbox_id[0]~reg0.CLK
clk => textbox_id[1]~reg0.CLK
clk => textbox_id[2]~reg0.CLK
clk => textbox_id[3]~reg0.CLK
clk => textbox_id[4]~reg0.CLK
clk => game_scenario_id[0].CLK
clk => game_scenario_id[1].CLK
clk => game_scenario_id[2].CLK
clk => game_scenario_id[3].CLK
clk => sel_r[0].CLK
clk => sel_r[1].CLK
clk => button.CLK
clk => dy_spr_ai_r[0].CLK
clk => dy_spr_ai_r[1].CLK
clk => dy_spr_ai_r[2].CLK
clk => dy_spr_ai_r[3].CLK
clk => dy_spr_ai_r[4].CLK
clk => dy_spr_ai_r[5].CLK
clk => dy_spr_ai_r[6].CLK
clk => dy_spr_ai_r[7].CLK
clk => c_spr[0]~reg0.CLK
clk => c_spr[1]~reg0.CLK
clk => c_spr[2]~reg0.CLK
clk => c_spr[3]~reg0.CLK
clk => c_spr[4]~reg0.CLK
clk => c_spr[5]~reg0.CLK
clk => counter_paddle_r[0]~reg0.CLK
clk => counter_paddle_r[1]~reg0.CLK
clk => counter_paddle_r[2]~reg0.CLK
clk => counter_paddle_r[3]~reg0.CLK
clk => counter_paddle_r[4]~reg0.CLK
clk => counter_paddle_r[5]~reg0.CLK
clk => counter_paddle_r[6]~reg0.CLK
clk => counter_paddle_l[0]~reg0.CLK
clk => counter_paddle_l[1]~reg0.CLK
clk => counter_paddle_l[2]~reg0.CLK
clk => counter_paddle_l[3]~reg0.CLK
clk => counter_paddle_l[4]~reg0.CLK
clk => counter_paddle_l[5]~reg0.CLK
clk => counter_paddle_l[6]~reg0.CLK
clk => counter_spr[0]~reg0.CLK
clk => counter_spr[1]~reg0.CLK
clk => counter_spr[2]~reg0.CLK
clk => counter_spr[3]~reg0.CLK
clk => counter_spr[4]~reg0.CLK
clk => counter_ball[0]~reg0.CLK
clk => counter_ball[1]~reg0.CLK
clk => counter_ball[2]~reg0.CLK
clk => counter_ball[3]~reg0.CLK
clk => counter_ball[4]~reg0.CLK
clk => counter_background[0]~reg0.CLK
clk => counter_background[1]~reg0.CLK
clk => counter_background[2]~reg0.CLK
clk => counter_background[3]~reg0.CLK
clk => counter_background[4]~reg0.CLK
clk => counter_background[5]~reg0.CLK
clk => counter_background[6]~reg0.CLK
clk => counter_background[7]~reg0.CLK
clk => counter_background[8]~reg0.CLK
clk => counter_background[9]~reg0.CLK
clk => counter_background[10]~reg0.CLK
clk => counter_background[11]~reg0.CLK
clk => counter_background[12]~reg0.CLK
clk => counter_background[13]~reg0.CLK
clk => counter_background[14]~reg0.CLK
clk => counter_background[15]~reg0.CLK
clk => counter_background[16]~reg0.CLK
clk => dy_spr[0]~reg0.CLK
clk => dy_spr[1]~reg0.CLK
clk => dy_spr[2]~reg0.CLK
clk => dy_spr[3]~reg0.CLK
clk => dy_spr[4]~reg0.CLK
clk => dy_spr[5]~reg0.CLK
clk => dy_spr[6]~reg0.CLK
clk => dy_spr[7]~reg0.CLK
clk => dx_spr[0]~reg0.CLK
clk => dx_spr[1]~reg0.CLK
clk => dx_spr[2]~reg0.CLK
clk => dx_spr[3]~reg0.CLK
clk => dx_spr[4]~reg0.CLK
clk => dx_spr[5]~reg0.CLK
clk => dx_spr[6]~reg0.CLK
clk => dx_spr[7]~reg0.CLK
clk => dx_spr[8]~reg0.CLK
clk => spr_out~reg0.CLK
clk => ready_spr~reg0.CLK
clk => ability_rp_r[0].CLK
clk => ability_rp_r[1].CLK
clk => ability_rp_r[2].CLK
clk => score_l[0]~reg0.CLK
clk => score_l[1]~reg0.CLK
clk => score_l[2]~reg0.CLK
clk => score_l[3]~reg0.CLK
clk => score_r[0]~reg0.CLK
clk => score_r[1]~reg0.CLK
clk => score_r[2]~reg0.CLK
clk => score_r[3]~reg0.CLK
clk => score.CLK
clk => dy_r[0]~reg0.CLK
clk => dy_r[1]~reg0.CLK
clk => dy_r[2]~reg0.CLK
clk => dy_r[3]~reg0.CLK
clk => dy_r[4]~reg0.CLK
clk => dy_r[5]~reg0.CLK
clk => dy_r[6]~reg0.CLK
clk => dy_r[7]~reg0.CLK
clk => dx_r[0]~reg0.CLK
clk => dx_r[1]~reg0.CLK
clk => dx_r[2]~reg0.CLK
clk => dx_r[3]~reg0.CLK
clk => dx_r[4]~reg0.CLK
clk => dx_r[5]~reg0.CLK
clk => dx_r[6]~reg0.CLK
clk => dx_r[7]~reg0.CLK
clk => dx_r[8]~reg0.CLK
clk => dy_l[0]~reg0.CLK
clk => dy_l[1]~reg0.CLK
clk => dy_l[2]~reg0.CLK
clk => dy_l[3]~reg0.CLK
clk => dy_l[4]~reg0.CLK
clk => dy_l[5]~reg0.CLK
clk => dy_l[6]~reg0.CLK
clk => dy_l[7]~reg0.CLK
clk => dx_l[0]~reg0.CLK
clk => dx_l[1]~reg0.CLK
clk => dx_l[2]~reg0.CLK
clk => dx_l[3]~reg0.CLK
clk => dx_l[4]~reg0.CLK
clk => dx_l[5]~reg0.CLK
clk => dx_l[6]~reg0.CLK
clk => dx_l[7]~reg0.CLK
clk => dx_l[8]~reg0.CLK
clk => dy[0]~reg0.CLK
clk => dy[1]~reg0.CLK
clk => dy[2]~reg0.CLK
clk => dy[3]~reg0.CLK
clk => dy[4]~reg0.CLK
clk => dy[5]~reg0.CLK
clk => dy[6]~reg0.CLK
clk => dy[7]~reg0.CLK
clk => dx[0]~reg0.CLK
clk => dx[1]~reg0.CLK
clk => dx[2]~reg0.CLK
clk => dx[3]~reg0.CLK
clk => dx[4]~reg0.CLK
clk => dx[5]~reg0.CLK
clk => dx[6]~reg0.CLK
clk => dx[7]~reg0.CLK
clk => dx[8]~reg0.CLK
clk => pause.CLK
clk => resetGame.CLK
clk => deleteAll.CLK
clk => go_count_spr_debuff[0].CLK
clk => go_count_spr_debuff[1].CLK
clk => go_count_spr_debuff[2].CLK
clk => go_count_spr_debuff[3].CLK
clk => go_count_spr_debuff[4].CLK
clk => goTime_rp.CLK
clk => go_count_rp[0].CLK
clk => go_count_rp[1].CLK
clk => go_count_rp[2].CLK
clk => go_count_rp[3].CLK
clk => go_count_rp[4].CLK
clk => go_count_rp[5].CLK
clk => go_count_rp[6].CLK
clk => go_count_rp[7].CLK
clk => go_count_rp[8].CLK
clk => go_count_rp[9].CLK
clk => go_count_rp[10].CLK
clk => go_count_rp[11].CLK
clk => go_count_rp[12].CLK
clk => go_count_rp[13].CLK
clk => go_count_rp[14].CLK
clk => go_count_rp[15].CLK
clk => go_count_rp[16].CLK
clk => go_count_rp[17].CLK
clk => go_count_rp[18].CLK
clk => go_count_rp[19].CLK
clk => go_count_rp[20].CLK
clk => go_count_rp[21].CLK
clk => go_count_rp[22].CLK
clk => go_count_rp[23].CLK
clk => goTime_lp.CLK
clk => go_count_lp[0].CLK
clk => go_count_lp[1].CLK
clk => go_count_lp[2].CLK
clk => go_count_lp[3].CLK
clk => go_count_lp[4].CLK
clk => go_count_lp[5].CLK
clk => go_count_lp[6].CLK
clk => go_count_lp[7].CLK
clk => go_count_lp[8].CLK
clk => go_count_lp[9].CLK
clk => go_count_lp[10].CLK
clk => go_count_lp[11].CLK
clk => go_count_lp[12].CLK
clk => go_count_lp[13].CLK
clk => go_count_lp[14].CLK
clk => go_count_lp[15].CLK
clk => go_count_lp[16].CLK
clk => go_count_lp[17].CLK
clk => go_count_lp[18].CLK
clk => go_count_lp[19].CLK
clk => go_count_lp[20].CLK
clk => go_count_lp[21].CLK
clk => go_count_lp[22].CLK
clk => go_count_lp[23].CLK
clk => goTime_ball.CLK
clk => go_count_ball[0].CLK
clk => go_count_ball[1].CLK
clk => go_count_ball[2].CLK
clk => go_count_ball[3].CLK
clk => go_count_ball[4].CLK
clk => go_count_ball[5].CLK
clk => go_count_ball[6].CLK
clk => go_count_ball[7].CLK
clk => go_count_ball[8].CLK
clk => go_count_ball[9].CLK
clk => go_count_ball[10].CLK
clk => go_count_ball[11].CLK
clk => go_count_ball[12].CLK
clk => go_count_ball[13].CLK
clk => go_count_ball[14].CLK
clk => go_count_ball[15].CLK
clk => go_count_ball[16].CLK
clk => go_count_ball[17].CLK
clk => go_count_ball[18].CLK
clk => go_count_ball[19].CLK
clk => go_count_ball[20].CLK
clk => go_count_ball[21].CLK
clk => go_count_ball[22].CLK
clk => go_count_ball[23].CLK
clk => current_state_all~1.DATAIN
clk => debuffed_lp~4.DATAIN
down_l => always6.IN0
down_l => always6.IN0
down_r => always6.IN0
down_r => always6.IN0
up_l => always6.IN0
up_l => always6.IN0
up_r => always6.IN0
up_r => always6.IN0
speed_l => always6.IN1
speed_l => always6.IN1
speed_r => always6.IN1
speed_r => always6.IN1
go_l => always6.IN1
go_l => always6.IN1
go_l => button.DATAIN
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_l => dy_l.OUTPUTSELECT
go_r => always6.IN1
go_r => always6.IN1
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
go_r => dy_r.OUTPUTSELECT
goTime_ai[0] => Equal10.IN1
goTime_ai[0] => Equal11.IN0
goTime_ai[0] => Equal12.IN1
goTime_ai[0] => Equal13.IN1
goTime_ai[1] => Equal10.IN0
goTime_ai[1] => Equal11.IN1
goTime_ai[1] => Equal12.IN0
goTime_ai[1] => Equal13.IN0
dy_ai[0] => dy_r.DATAB
dy_ai[0] => Add23.IN8
dy_ai[0] => Add22.IN1
dy_ai[0] => Add26.IN4
dy_ai[0] => Add26.IN5
dy_ai[0] => Add24.IN3
dy_ai[1] => Add23.IN7
dy_ai[1] => Add21.IN0
dy_ai[1] => Add22.IN0
dy_ai[1] => Add26.IN3
dy_ai[1] => Add24.IN2
dy_ai[1] => Add25.IN2
dy_ai[2] => Add23.IN6
dy_ai[2] => Add21.IN2
dy_ai[2] => Add22.IN3
dy_ai[2] => Add26.IN2
dy_ai[2] => Add24.IN1
dy_ai[2] => Add25.IN1
dy_spr_ai[0] => dy_spr_ai_r[0].DATAIN
dy_spr_ai[1] => dy_spr_ai_r[1].DATAIN
dy_spr_ai[2] => dy_spr_ai_r[2].DATAIN
dy_spr_ai[3] => dy_spr_ai_r[3].DATAIN
dy_spr_ai[4] => dy_spr_ai_r[4].DATAIN
dy_spr_ai[5] => dy_spr_ai_r[5].DATAIN
dy_spr_ai[6] => dy_spr_ai_r[6].DATAIN
dy_spr_ai[7] => dy_spr_ai_r[7].DATAIN
fire => always6.IN1
resetn => ~NO_FANOUT~
resetGamen => resetGame.DATAIN
pausen => pause.DATAIN
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dx.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_l => dy.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dx.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_r => dy.OUTPUTSELECT
paddle_spr_l => always4.IN1
paddle_spr_l => always4.IN1
paddle_spr_l => go_count_spr_debuff.OUTPUTSELECT
paddle_spr_l => go_count_spr_debuff.OUTPUTSELECT
paddle_spr_l => go_count_spr_debuff.OUTPUTSELECT
paddle_spr_l => go_count_spr_debuff.OUTPUTSELECT
paddle_spr_l => go_count_spr_debuff.OUTPUTSELECT
paddle_spr_l => debuffed_lp.OUTPUTSELECT
paddle_spr_l => debuffed_lp.OUTPUTSELECT
paddle_spr_l => debuffed_lp.OUTPUTSELECT
paddle_spr_l => spr_out.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dx.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => dy_spr.OUTPUTSELECT
paddle_spr_l => c_spr.OUTPUTSELECT
paddle_spr_l => c_spr.OUTPUTSELECT
paddle_spr_l => c_spr.OUTPUTSELECT
paddle_spr_l => c_spr.OUTPUTSELECT
paddle_spr_l => c_spr.OUTPUTSELECT
paddle_spr_l => c_spr.OUTPUTSELECT
paddle_spr_l => score_l.OUTPUTSELECT
paddle_spr_l => score_l.OUTPUTSELECT
paddle_spr_l => score_l.OUTPUTSELECT
paddle_spr_l => score_l.OUTPUTSELECT
paddle_spr_r => spr_out.OUTPUTSELECT
paddle_spr_r => score_r.OUTPUTSELECT
paddle_spr_r => score_r.OUTPUTSELECT
paddle_spr_r => score_r.OUTPUTSELECT
paddle_spr_r => score_r.OUTPUTSELECT
paddle_l_floor => always6.IN1
paddle_r_floor => always6.IN1
paddle_l_roof => always6.IN1
paddle_r_roof => always6.IN1
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall => dy.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_spr => dy_spr.OUTPUTSELECT
wall_l => score.OUTPUTSELECT
wall_l => score_r.OUTPUTSELECT
wall_l => score_r.OUTPUTSELECT
wall_l => score_r.OUTPUTSELECT
wall_l => score_r.OUTPUTSELECT
wall_r => score.OUTPUTSELECT
wall_r => score_l.OUTPUTSELECT
wall_r => score_l.OUTPUTSELECT
wall_r => score_l.OUTPUTSELECT
wall_r => score_l.OUTPUTSELECT
wall_spr_l => spr_out.OUTPUTSELECT
wall_spr_l => score_r.OUTPUTSELECT
wall_spr_l => score_r.OUTPUTSELECT
wall_spr_l => score_r.OUTPUTSELECT
wall_spr_l => score_r.OUTPUTSELECT
wall_spr_r => spr_out.OUTPUTSELECT
y_diff_left[0] => LessThan0.IN16
y_diff_left[0] => LessThan1.IN16
y_diff_left[0] => LessThan2.IN16
y_diff_left[0] => LessThan3.IN16
y_diff_left[0] => LessThan4.IN16
y_diff_left[0] => LessThan5.IN16
y_diff_left[0] => LessThan6.IN16
y_diff_left[0] => LessThan7.IN16
y_diff_left[0] => LessThan10.IN16
y_diff_left[0] => LessThan11.IN16
y_diff_left[0] => LessThan14.IN16
y_diff_left[0] => LessThan15.IN16
y_diff_left[0] => LessThan17.IN16
y_diff_left[0] => LessThan18.IN16
y_diff_left[0] => LessThan20.IN16
y_diff_left[0] => LessThan21.IN16
y_diff_left[0] => LessThan23.IN16
y_diff_left[0] => LessThan24.IN16
y_diff_left[1] => LessThan0.IN15
y_diff_left[1] => LessThan1.IN15
y_diff_left[1] => LessThan2.IN15
y_diff_left[1] => LessThan3.IN15
y_diff_left[1] => LessThan4.IN15
y_diff_left[1] => LessThan5.IN15
y_diff_left[1] => LessThan6.IN15
y_diff_left[1] => LessThan7.IN15
y_diff_left[1] => LessThan10.IN15
y_diff_left[1] => LessThan11.IN15
y_diff_left[1] => LessThan14.IN15
y_diff_left[1] => LessThan15.IN15
y_diff_left[1] => LessThan17.IN15
y_diff_left[1] => LessThan18.IN15
y_diff_left[1] => LessThan20.IN15
y_diff_left[1] => LessThan21.IN15
y_diff_left[1] => LessThan23.IN15
y_diff_left[1] => LessThan24.IN15
y_diff_left[2] => LessThan0.IN14
y_diff_left[2] => LessThan1.IN14
y_diff_left[2] => LessThan2.IN14
y_diff_left[2] => LessThan3.IN14
y_diff_left[2] => LessThan4.IN14
y_diff_left[2] => LessThan5.IN14
y_diff_left[2] => LessThan6.IN14
y_diff_left[2] => LessThan7.IN14
y_diff_left[2] => LessThan10.IN14
y_diff_left[2] => LessThan11.IN14
y_diff_left[2] => LessThan14.IN14
y_diff_left[2] => LessThan15.IN14
y_diff_left[2] => LessThan17.IN14
y_diff_left[2] => LessThan18.IN14
y_diff_left[2] => LessThan20.IN14
y_diff_left[2] => LessThan21.IN14
y_diff_left[2] => LessThan23.IN14
y_diff_left[2] => LessThan24.IN14
y_diff_left[3] => LessThan0.IN13
y_diff_left[3] => LessThan1.IN13
y_diff_left[3] => LessThan2.IN13
y_diff_left[3] => LessThan3.IN13
y_diff_left[3] => LessThan4.IN13
y_diff_left[3] => LessThan5.IN13
y_diff_left[3] => LessThan6.IN13
y_diff_left[3] => LessThan7.IN13
y_diff_left[3] => LessThan10.IN13
y_diff_left[3] => LessThan11.IN13
y_diff_left[3] => LessThan14.IN13
y_diff_left[3] => LessThan15.IN13
y_diff_left[3] => LessThan17.IN13
y_diff_left[3] => LessThan18.IN13
y_diff_left[3] => LessThan20.IN13
y_diff_left[3] => LessThan21.IN13
y_diff_left[3] => LessThan23.IN13
y_diff_left[3] => LessThan24.IN13
y_diff_left[4] => LessThan0.IN12
y_diff_left[4] => LessThan1.IN12
y_diff_left[4] => LessThan2.IN12
y_diff_left[4] => LessThan3.IN12
y_diff_left[4] => LessThan4.IN12
y_diff_left[4] => LessThan5.IN12
y_diff_left[4] => LessThan6.IN12
y_diff_left[4] => LessThan7.IN12
y_diff_left[4] => LessThan10.IN12
y_diff_left[4] => LessThan11.IN12
y_diff_left[4] => LessThan14.IN12
y_diff_left[4] => LessThan15.IN12
y_diff_left[4] => LessThan17.IN12
y_diff_left[4] => LessThan18.IN12
y_diff_left[4] => LessThan20.IN12
y_diff_left[4] => LessThan21.IN12
y_diff_left[4] => LessThan23.IN12
y_diff_left[4] => LessThan24.IN12
y_diff_left[5] => LessThan0.IN11
y_diff_left[5] => LessThan1.IN11
y_diff_left[5] => LessThan2.IN11
y_diff_left[5] => LessThan3.IN11
y_diff_left[5] => LessThan4.IN11
y_diff_left[5] => LessThan5.IN11
y_diff_left[5] => LessThan6.IN11
y_diff_left[5] => LessThan7.IN11
y_diff_left[5] => LessThan10.IN11
y_diff_left[5] => LessThan11.IN11
y_diff_left[5] => LessThan14.IN11
y_diff_left[5] => LessThan15.IN11
y_diff_left[5] => LessThan17.IN11
y_diff_left[5] => LessThan18.IN11
y_diff_left[5] => LessThan20.IN11
y_diff_left[5] => LessThan21.IN11
y_diff_left[5] => LessThan23.IN11
y_diff_left[5] => LessThan24.IN11
y_diff_left[6] => LessThan0.IN10
y_diff_left[6] => LessThan1.IN10
y_diff_left[6] => LessThan2.IN10
y_diff_left[6] => LessThan3.IN10
y_diff_left[6] => LessThan4.IN10
y_diff_left[6] => LessThan5.IN10
y_diff_left[6] => LessThan6.IN10
y_diff_left[6] => LessThan7.IN10
y_diff_left[6] => LessThan10.IN10
y_diff_left[6] => LessThan11.IN10
y_diff_left[6] => LessThan14.IN10
y_diff_left[6] => LessThan15.IN10
y_diff_left[6] => LessThan17.IN10
y_diff_left[6] => LessThan18.IN10
y_diff_left[6] => LessThan20.IN10
y_diff_left[6] => LessThan21.IN10
y_diff_left[6] => LessThan23.IN10
y_diff_left[6] => LessThan24.IN10
y_diff_left[7] => LessThan0.IN9
y_diff_left[7] => LessThan1.IN9
y_diff_left[7] => LessThan2.IN9
y_diff_left[7] => LessThan3.IN9
y_diff_left[7] => LessThan4.IN9
y_diff_left[7] => LessThan5.IN9
y_diff_left[7] => LessThan6.IN9
y_diff_left[7] => LessThan7.IN9
y_diff_left[7] => LessThan10.IN9
y_diff_left[7] => LessThan11.IN9
y_diff_left[7] => LessThan14.IN9
y_diff_left[7] => LessThan15.IN9
y_diff_left[7] => LessThan17.IN9
y_diff_left[7] => LessThan18.IN9
y_diff_left[7] => LessThan20.IN9
y_diff_left[7] => LessThan21.IN9
y_diff_left[7] => LessThan23.IN9
y_diff_left[7] => LessThan24.IN9
y_diff_spr_left[0] => LessThan46.IN16
y_diff_spr_left[0] => LessThan47.IN16
y_diff_spr_left[0] => LessThan48.IN16
y_diff_spr_left[0] => LessThan49.IN16
y_diff_spr_left[0] => LessThan50.IN16
y_diff_spr_left[0] => LessThan51.IN16
y_diff_spr_left[0] => LessThan52.IN16
y_diff_spr_left[0] => LessThan53.IN16
y_diff_spr_left[0] => LessThan56.IN16
y_diff_spr_left[0] => LessThan57.IN16
y_diff_spr_left[0] => LessThan60.IN16
y_diff_spr_left[0] => LessThan61.IN16
y_diff_spr_left[0] => LessThan63.IN16
y_diff_spr_left[0] => LessThan64.IN16
y_diff_spr_left[0] => LessThan66.IN16
y_diff_spr_left[0] => LessThan67.IN16
y_diff_spr_left[0] => LessThan69.IN16
y_diff_spr_left[0] => LessThan70.IN16
y_diff_spr_left[1] => LessThan46.IN15
y_diff_spr_left[1] => LessThan47.IN15
y_diff_spr_left[1] => LessThan48.IN15
y_diff_spr_left[1] => LessThan49.IN15
y_diff_spr_left[1] => LessThan50.IN15
y_diff_spr_left[1] => LessThan51.IN15
y_diff_spr_left[1] => LessThan52.IN15
y_diff_spr_left[1] => LessThan53.IN15
y_diff_spr_left[1] => LessThan56.IN15
y_diff_spr_left[1] => LessThan57.IN15
y_diff_spr_left[1] => LessThan60.IN15
y_diff_spr_left[1] => LessThan61.IN15
y_diff_spr_left[1] => LessThan63.IN15
y_diff_spr_left[1] => LessThan64.IN15
y_diff_spr_left[1] => LessThan66.IN15
y_diff_spr_left[1] => LessThan67.IN15
y_diff_spr_left[1] => LessThan69.IN15
y_diff_spr_left[1] => LessThan70.IN15
y_diff_spr_left[2] => LessThan46.IN14
y_diff_spr_left[2] => LessThan47.IN14
y_diff_spr_left[2] => LessThan48.IN14
y_diff_spr_left[2] => LessThan49.IN14
y_diff_spr_left[2] => LessThan50.IN14
y_diff_spr_left[2] => LessThan51.IN14
y_diff_spr_left[2] => LessThan52.IN14
y_diff_spr_left[2] => LessThan53.IN14
y_diff_spr_left[2] => LessThan56.IN14
y_diff_spr_left[2] => LessThan57.IN14
y_diff_spr_left[2] => LessThan60.IN14
y_diff_spr_left[2] => LessThan61.IN14
y_diff_spr_left[2] => LessThan63.IN14
y_diff_spr_left[2] => LessThan64.IN14
y_diff_spr_left[2] => LessThan66.IN14
y_diff_spr_left[2] => LessThan67.IN14
y_diff_spr_left[2] => LessThan69.IN14
y_diff_spr_left[2] => LessThan70.IN14
y_diff_spr_left[3] => LessThan46.IN13
y_diff_spr_left[3] => LessThan47.IN13
y_diff_spr_left[3] => LessThan48.IN13
y_diff_spr_left[3] => LessThan49.IN13
y_diff_spr_left[3] => LessThan50.IN13
y_diff_spr_left[3] => LessThan51.IN13
y_diff_spr_left[3] => LessThan52.IN13
y_diff_spr_left[3] => LessThan53.IN13
y_diff_spr_left[3] => LessThan56.IN13
y_diff_spr_left[3] => LessThan57.IN13
y_diff_spr_left[3] => LessThan60.IN13
y_diff_spr_left[3] => LessThan61.IN13
y_diff_spr_left[3] => LessThan63.IN13
y_diff_spr_left[3] => LessThan64.IN13
y_diff_spr_left[3] => LessThan66.IN13
y_diff_spr_left[3] => LessThan67.IN13
y_diff_spr_left[3] => LessThan69.IN13
y_diff_spr_left[3] => LessThan70.IN13
y_diff_spr_left[4] => LessThan46.IN12
y_diff_spr_left[4] => LessThan47.IN12
y_diff_spr_left[4] => LessThan48.IN12
y_diff_spr_left[4] => LessThan49.IN12
y_diff_spr_left[4] => LessThan50.IN12
y_diff_spr_left[4] => LessThan51.IN12
y_diff_spr_left[4] => LessThan52.IN12
y_diff_spr_left[4] => LessThan53.IN12
y_diff_spr_left[4] => LessThan56.IN12
y_diff_spr_left[4] => LessThan57.IN12
y_diff_spr_left[4] => LessThan60.IN12
y_diff_spr_left[4] => LessThan61.IN12
y_diff_spr_left[4] => LessThan63.IN12
y_diff_spr_left[4] => LessThan64.IN12
y_diff_spr_left[4] => LessThan66.IN12
y_diff_spr_left[4] => LessThan67.IN12
y_diff_spr_left[4] => LessThan69.IN12
y_diff_spr_left[4] => LessThan70.IN12
y_diff_spr_left[5] => LessThan46.IN11
y_diff_spr_left[5] => LessThan47.IN11
y_diff_spr_left[5] => LessThan48.IN11
y_diff_spr_left[5] => LessThan49.IN11
y_diff_spr_left[5] => LessThan50.IN11
y_diff_spr_left[5] => LessThan51.IN11
y_diff_spr_left[5] => LessThan52.IN11
y_diff_spr_left[5] => LessThan53.IN11
y_diff_spr_left[5] => LessThan56.IN11
y_diff_spr_left[5] => LessThan57.IN11
y_diff_spr_left[5] => LessThan60.IN11
y_diff_spr_left[5] => LessThan61.IN11
y_diff_spr_left[5] => LessThan63.IN11
y_diff_spr_left[5] => LessThan64.IN11
y_diff_spr_left[5] => LessThan66.IN11
y_diff_spr_left[5] => LessThan67.IN11
y_diff_spr_left[5] => LessThan69.IN11
y_diff_spr_left[5] => LessThan70.IN11
y_diff_spr_left[6] => LessThan46.IN10
y_diff_spr_left[6] => LessThan47.IN10
y_diff_spr_left[6] => LessThan48.IN10
y_diff_spr_left[6] => LessThan49.IN10
y_diff_spr_left[6] => LessThan50.IN10
y_diff_spr_left[6] => LessThan51.IN10
y_diff_spr_left[6] => LessThan52.IN10
y_diff_spr_left[6] => LessThan53.IN10
y_diff_spr_left[6] => LessThan56.IN10
y_diff_spr_left[6] => LessThan57.IN10
y_diff_spr_left[6] => LessThan60.IN10
y_diff_spr_left[6] => LessThan61.IN10
y_diff_spr_left[6] => LessThan63.IN10
y_diff_spr_left[6] => LessThan64.IN10
y_diff_spr_left[6] => LessThan66.IN10
y_diff_spr_left[6] => LessThan67.IN10
y_diff_spr_left[6] => LessThan69.IN10
y_diff_spr_left[6] => LessThan70.IN10
y_diff_spr_left[7] => LessThan46.IN9
y_diff_spr_left[7] => LessThan47.IN9
y_diff_spr_left[7] => LessThan48.IN9
y_diff_spr_left[7] => LessThan49.IN9
y_diff_spr_left[7] => LessThan50.IN9
y_diff_spr_left[7] => LessThan51.IN9
y_diff_spr_left[7] => LessThan52.IN9
y_diff_spr_left[7] => LessThan53.IN9
y_diff_spr_left[7] => LessThan56.IN9
y_diff_spr_left[7] => LessThan57.IN9
y_diff_spr_left[7] => LessThan60.IN9
y_diff_spr_left[7] => LessThan61.IN9
y_diff_spr_left[7] => LessThan63.IN9
y_diff_spr_left[7] => LessThan64.IN9
y_diff_spr_left[7] => LessThan66.IN9
y_diff_spr_left[7] => LessThan67.IN9
y_diff_spr_left[7] => LessThan69.IN9
y_diff_spr_left[7] => LessThan70.IN9
y_diff_right[0] => LessThan28.IN16
y_diff_right[0] => LessThan29.IN16
y_diff_right[0] => LessThan30.IN16
y_diff_right[0] => LessThan31.IN16
y_diff_right[0] => LessThan32.IN16
y_diff_right[0] => LessThan33.IN16
y_diff_right[0] => LessThan34.IN16
y_diff_right[0] => LessThan35.IN16
y_diff_right[0] => LessThan36.IN16
y_diff_right[0] => LessThan37.IN16
y_diff_right[0] => LessThan38.IN16
y_diff_right[0] => LessThan39.IN16
y_diff_right[0] => LessThan40.IN16
y_diff_right[0] => LessThan41.IN16
y_diff_right[0] => LessThan42.IN16
y_diff_right[0] => LessThan43.IN16
y_diff_right[0] => LessThan44.IN16
y_diff_right[0] => LessThan45.IN16
y_diff_right[1] => LessThan28.IN15
y_diff_right[1] => LessThan29.IN15
y_diff_right[1] => LessThan30.IN15
y_diff_right[1] => LessThan31.IN15
y_diff_right[1] => LessThan32.IN15
y_diff_right[1] => LessThan33.IN15
y_diff_right[1] => LessThan34.IN15
y_diff_right[1] => LessThan35.IN15
y_diff_right[1] => LessThan36.IN15
y_diff_right[1] => LessThan37.IN15
y_diff_right[1] => LessThan38.IN15
y_diff_right[1] => LessThan39.IN15
y_diff_right[1] => LessThan40.IN15
y_diff_right[1] => LessThan41.IN15
y_diff_right[1] => LessThan42.IN15
y_diff_right[1] => LessThan43.IN15
y_diff_right[1] => LessThan44.IN15
y_diff_right[1] => LessThan45.IN15
y_diff_right[2] => LessThan28.IN14
y_diff_right[2] => LessThan29.IN14
y_diff_right[2] => LessThan30.IN14
y_diff_right[2] => LessThan31.IN14
y_diff_right[2] => LessThan32.IN14
y_diff_right[2] => LessThan33.IN14
y_diff_right[2] => LessThan34.IN14
y_diff_right[2] => LessThan35.IN14
y_diff_right[2] => LessThan36.IN14
y_diff_right[2] => LessThan37.IN14
y_diff_right[2] => LessThan38.IN14
y_diff_right[2] => LessThan39.IN14
y_diff_right[2] => LessThan40.IN14
y_diff_right[2] => LessThan41.IN14
y_diff_right[2] => LessThan42.IN14
y_diff_right[2] => LessThan43.IN14
y_diff_right[2] => LessThan44.IN14
y_diff_right[2] => LessThan45.IN14
y_diff_right[3] => LessThan28.IN13
y_diff_right[3] => LessThan29.IN13
y_diff_right[3] => LessThan30.IN13
y_diff_right[3] => LessThan31.IN13
y_diff_right[3] => LessThan32.IN13
y_diff_right[3] => LessThan33.IN13
y_diff_right[3] => LessThan34.IN13
y_diff_right[3] => LessThan35.IN13
y_diff_right[3] => LessThan36.IN13
y_diff_right[3] => LessThan37.IN13
y_diff_right[3] => LessThan38.IN13
y_diff_right[3] => LessThan39.IN13
y_diff_right[3] => LessThan40.IN13
y_diff_right[3] => LessThan41.IN13
y_diff_right[3] => LessThan42.IN13
y_diff_right[3] => LessThan43.IN13
y_diff_right[3] => LessThan44.IN13
y_diff_right[3] => LessThan45.IN13
y_diff_right[4] => LessThan28.IN12
y_diff_right[4] => LessThan29.IN12
y_diff_right[4] => LessThan30.IN12
y_diff_right[4] => LessThan31.IN12
y_diff_right[4] => LessThan32.IN12
y_diff_right[4] => LessThan33.IN12
y_diff_right[4] => LessThan34.IN12
y_diff_right[4] => LessThan35.IN12
y_diff_right[4] => LessThan36.IN12
y_diff_right[4] => LessThan37.IN12
y_diff_right[4] => LessThan38.IN12
y_diff_right[4] => LessThan39.IN12
y_diff_right[4] => LessThan40.IN12
y_diff_right[4] => LessThan41.IN12
y_diff_right[4] => LessThan42.IN12
y_diff_right[4] => LessThan43.IN12
y_diff_right[4] => LessThan44.IN12
y_diff_right[4] => LessThan45.IN12
y_diff_right[5] => LessThan28.IN11
y_diff_right[5] => LessThan29.IN11
y_diff_right[5] => LessThan30.IN11
y_diff_right[5] => LessThan31.IN11
y_diff_right[5] => LessThan32.IN11
y_diff_right[5] => LessThan33.IN11
y_diff_right[5] => LessThan34.IN11
y_diff_right[5] => LessThan35.IN11
y_diff_right[5] => LessThan36.IN11
y_diff_right[5] => LessThan37.IN11
y_diff_right[5] => LessThan38.IN11
y_diff_right[5] => LessThan39.IN11
y_diff_right[5] => LessThan40.IN11
y_diff_right[5] => LessThan41.IN11
y_diff_right[5] => LessThan42.IN11
y_diff_right[5] => LessThan43.IN11
y_diff_right[5] => LessThan44.IN11
y_diff_right[5] => LessThan45.IN11
y_diff_right[6] => LessThan28.IN10
y_diff_right[6] => LessThan29.IN10
y_diff_right[6] => LessThan30.IN10
y_diff_right[6] => LessThan31.IN10
y_diff_right[6] => LessThan32.IN10
y_diff_right[6] => LessThan33.IN10
y_diff_right[6] => LessThan34.IN10
y_diff_right[6] => LessThan35.IN10
y_diff_right[6] => LessThan36.IN10
y_diff_right[6] => LessThan37.IN10
y_diff_right[6] => LessThan38.IN10
y_diff_right[6] => LessThan39.IN10
y_diff_right[6] => LessThan40.IN10
y_diff_right[6] => LessThan41.IN10
y_diff_right[6] => LessThan42.IN10
y_diff_right[6] => LessThan43.IN10
y_diff_right[6] => LessThan44.IN10
y_diff_right[6] => LessThan45.IN10
y_diff_right[7] => LessThan28.IN9
y_diff_right[7] => LessThan29.IN9
y_diff_right[7] => LessThan30.IN9
y_diff_right[7] => LessThan31.IN9
y_diff_right[7] => LessThan32.IN9
y_diff_right[7] => LessThan33.IN9
y_diff_right[7] => LessThan34.IN9
y_diff_right[7] => LessThan35.IN9
y_diff_right[7] => LessThan36.IN9
y_diff_right[7] => LessThan37.IN9
y_diff_right[7] => LessThan38.IN9
y_diff_right[7] => LessThan39.IN9
y_diff_right[7] => LessThan40.IN9
y_diff_right[7] => LessThan41.IN9
y_diff_right[7] => LessThan42.IN9
y_diff_right[7] => LessThan43.IN9
y_diff_right[7] => LessThan44.IN9
y_diff_right[7] => LessThan45.IN9
y_diff_spr_right[0] => ~NO_FANOUT~
y_diff_spr_right[1] => ~NO_FANOUT~
y_diff_spr_right[2] => ~NO_FANOUT~
y_diff_spr_right[3] => ~NO_FANOUT~
y_diff_spr_right[4] => ~NO_FANOUT~
y_diff_spr_right[5] => ~NO_FANOUT~
y_diff_spr_right[6] => ~NO_FANOUT~
y_diff_spr_right[7] => ~NO_FANOUT~
dx[0] <= dx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[1] <= dx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[2] <= dx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[3] <= dx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[4] <= dx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[5] <= dx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[6] <= dx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[7] <= dx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx[8] <= dx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[0] <= dx_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[1] <= dx_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[2] <= dx_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[3] <= dx_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[4] <= dx_l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[5] <= dx_l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[6] <= dx_l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[7] <= dx_l[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_l[8] <= dx_l[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[0] <= dx_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[1] <= dx_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[2] <= dx_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[3] <= dx_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[4] <= dx_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[5] <= dx_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[6] <= dx_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[7] <= dx_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_r[8] <= dx_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[0] <= dx_spr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[1] <= dx_spr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[2] <= dx_spr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[3] <= dx_spr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[4] <= dx_spr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[5] <= dx_spr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[6] <= dx_spr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[7] <= dx_spr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dx_spr[8] <= dx_spr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[0] <= dy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[1] <= dy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[2] <= dy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[3] <= dy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[4] <= dy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[5] <= dy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[6] <= dy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy[7] <= dy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[0] <= dy_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[1] <= dy_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[2] <= dy_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[3] <= dy_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[4] <= dy_l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[5] <= dy_l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[6] <= dy_l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_l[7] <= dy_l[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[0] <= dy_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[1] <= dy_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[2] <= dy_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[3] <= dy_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[4] <= dy_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[5] <= dy_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[6] <= dy_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_r[7] <= dy_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[0] <= dy_spr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[1] <= dy_spr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[2] <= dy_spr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[3] <= dy_spr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[4] <= dy_spr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[5] <= dy_spr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[6] <= dy_spr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dy_spr[7] <= dy_spr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
resetS <= resetS.DB_MAX_OUTPUT_PORT_TYPE
gameOver <= gameOver.DB_MAX_OUTPUT_PORT_TYPE
main <= main.DB_MAX_OUTPUT_PORT_TYPE
plot <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
waiting <= waiting.DB_MAX_OUTPUT_PORT_TYPE
create <= create.DB_MAX_OUTPUT_PORT_TYPE
create_l <= create_l.DB_MAX_OUTPUT_PORT_TYPE
create_r <= create_r.DB_MAX_OUTPUT_PORT_TYPE
counter_ball[0] <= counter_ball[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_ball[1] <= counter_ball[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_ball[2] <= counter_ball[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_ball[3] <= counter_ball[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_ball[4] <= counter_ball[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_spr[0] <= counter_spr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_spr[1] <= counter_spr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_spr[2] <= counter_spr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_spr[3] <= counter_spr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_spr[4] <= counter_spr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[0] <= counter_paddle_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[1] <= counter_paddle_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[2] <= counter_paddle_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[3] <= counter_paddle_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[4] <= counter_paddle_l[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[5] <= counter_paddle_l[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_l[6] <= counter_paddle_l[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[0] <= counter_paddle_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[1] <= counter_paddle_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[2] <= counter_paddle_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[3] <= counter_paddle_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[4] <= counter_paddle_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[5] <= counter_paddle_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_paddle_r[6] <= counter_paddle_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[0] <= counter_background[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[1] <= counter_background[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[2] <= counter_background[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[3] <= counter_background[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[4] <= counter_background[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[5] <= counter_background[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[6] <= counter_background[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[7] <= counter_background[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[8] <= counter_background[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[9] <= counter_background[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[10] <= counter_background[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[11] <= counter_background[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[12] <= counter_background[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[13] <= counter_background[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[14] <= counter_background[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[15] <= counter_background[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_background[16] <= counter_background[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delete <= delete.DB_MAX_OUTPUT_PORT_TYPE
delete_l <= delete_l.DB_MAX_OUTPUT_PORT_TYPE
delete_r <= delete_r.DB_MAX_OUTPUT_PORT_TYPE
move <= move.DB_MAX_OUTPUT_PORT_TYPE
move_l <= move_l.DB_MAX_OUTPUT_PORT_TYPE
move_r <= move_r.DB_MAX_OUTPUT_PORT_TYPE
delete_spr <= delete_spr.DB_MAX_OUTPUT_PORT_TYPE
create_spr <= create_spr.DB_MAX_OUTPUT_PORT_TYPE
move_spr <= move_spr.DB_MAX_OUTPUT_PORT_TYPE
move_fire_spr <= move_fire_spr.DB_MAX_OUTPUT_PORT_TYPE
ready_spr <= ready_spr~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[0] <= score_l[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[1] <= score_l[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[2] <= score_l[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_l[3] <= score_l[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_r[0] <= score_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_r[1] <= score_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_r[2] <= score_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_r[3] <= score_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_bg <= draw_bg.DB_MAX_OUTPUT_PORT_TYPE
spr_out <= spr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_spl[0] <= <GND>
c_spl[1] <= <GND>
c_spl[2] <= <GND>
c_spl[3] <= <GND>
c_spl[4] <= <GND>
c_spl[5] <= <GND>
c_spr[0] <= c_spr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_spr[1] <= c_spr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_spr[2] <= c_spr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_spr[3] <= c_spr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_spr[4] <= c_spr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_spr[5] <= c_spr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => sel_r.DATAB
sel[0] => sel_r.DATAB
sel[1] => sel_r.DATAB
sel[1] => sel_r.DATAB
background_id[0] <= background_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
background_id[1] <= background_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
background_id[2] <= background_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_id[0] <= character_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
character_id[1] <= character_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
textbox_id[0] <= textbox_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
textbox_id[1] <= textbox_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
textbox_id[2] <= textbox_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
textbox_id[3] <= textbox_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
textbox_id[4] <= textbox_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
draw_txtbox <= draw_txtbox.DB_MAX_OUTPUT_PORT_TYPE
draw_char <= draw_char.DB_MAX_OUTPUT_PORT_TYPE
player_id[0] <= player_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_id[1] <= player_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_id[2] <= player_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[0] <= x_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[1] <= x_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[2] <= x_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[3] <= x_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[4] <= x_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[5] <= x_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[6] <= x_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[7] <= x_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_char[8] <= x_char[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[0] <= y_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[1] <= y_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[2] <= y_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[3] <= y_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[4] <= y_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[5] <= y_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[6] <= y_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_char[7] <= y_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[0] <= counter_character[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[1] <= counter_character[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[2] <= counter_character[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[3] <= counter_character[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[4] <= counter_character[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[5] <= counter_character[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[6] <= counter_character[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[7] <= counter_character[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[8] <= counter_character[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[9] <= counter_character[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[10] <= counter_character[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[11] <= counter_character[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[12] <= counter_character[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[13] <= counter_character[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_character[14] <= counter_character[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[0] <= counter_txtbox[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[1] <= counter_txtbox[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[2] <= counter_txtbox[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[3] <= counter_txtbox[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[4] <= counter_txtbox[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[5] <= counter_txtbox[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[6] <= counter_txtbox[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[7] <= counter_txtbox[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[8] <= counter_txtbox[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[9] <= counter_txtbox[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[10] <= counter_txtbox[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[11] <= counter_txtbox[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[12] <= counter_txtbox[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[13] <= counter_txtbox[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_txtbox[14] <= counter_txtbox[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ball|datapath:d0
clk => c_o[0]~reg0.CLK
clk => c_o[1]~reg0.CLK
clk => c_o[2]~reg0.CLK
clk => c_o[3]~reg0.CLK
clk => c_o[4]~reg0.CLK
clk => c_o[5]~reg0.CLK
clk => txt_address[0]~reg0.CLK
clk => txt_address[1]~reg0.CLK
clk => txt_address[2]~reg0.CLK
clk => txt_address[3]~reg0.CLK
clk => txt_address[4]~reg0.CLK
clk => txt_address[5]~reg0.CLK
clk => txt_address[6]~reg0.CLK
clk => txt_address[7]~reg0.CLK
clk => txt_address[8]~reg0.CLK
clk => txt_address[9]~reg0.CLK
clk => txt_address[10]~reg0.CLK
clk => txt_address[11]~reg0.CLK
clk => txt_address[12]~reg0.CLK
clk => txt_address[13]~reg0.CLK
clk => txt_address[14]~reg0.CLK
clk => char_address[0]~reg0.CLK
clk => char_address[1]~reg0.CLK
clk => char_address[2]~reg0.CLK
clk => char_address[3]~reg0.CLK
clk => char_address[4]~reg0.CLK
clk => char_address[5]~reg0.CLK
clk => char_address[6]~reg0.CLK
clk => char_address[7]~reg0.CLK
clk => char_address[8]~reg0.CLK
clk => char_address[9]~reg0.CLK
clk => char_address[10]~reg0.CLK
clk => char_address[11]~reg0.CLK
clk => char_address[12]~reg0.CLK
clk => char_address[13]~reg0.CLK
clk => char_address[14]~reg0.CLK
clk => y_r[0]~reg0.CLK
clk => y_r[1]~reg0.CLK
clk => y_r[2]~reg0.CLK
clk => y_r[3]~reg0.CLK
clk => y_r[4]~reg0.CLK
clk => y_r[5]~reg0.CLK
clk => y_r[6]~reg0.CLK
clk => y_r[7]~reg0.CLK
clk => x_r[0]~reg0.CLK
clk => x_r[1]~reg0.CLK
clk => x_r[2]~reg0.CLK
clk => x_r[3]~reg0.CLK
clk => x_r[4]~reg0.CLK
clk => x_r[5]~reg0.CLK
clk => x_r[6]~reg0.CLK
clk => x_r[7]~reg0.CLK
clk => x_r[8]~reg0.CLK
clk => colour_id[0]~reg0.CLK
clk => colour_id[1]~reg0.CLK
clk => y_diff_spr_right[0]~reg0.CLK
clk => y_diff_spr_right[1]~reg0.CLK
clk => y_diff_spr_right[2]~reg0.CLK
clk => y_diff_spr_right[3]~reg0.CLK
clk => y_diff_spr_right[4]~reg0.CLK
clk => y_diff_spr_right[5]~reg0.CLK
clk => y_diff_spr_right[6]~reg0.CLK
clk => y_diff_spr_right[7]~reg0.CLK
clk => y_diff_spr_left[0]~reg0.CLK
clk => y_diff_spr_left[1]~reg0.CLK
clk => y_diff_spr_left[2]~reg0.CLK
clk => y_diff_spr_left[3]~reg0.CLK
clk => y_diff_spr_left[4]~reg0.CLK
clk => y_diff_spr_left[5]~reg0.CLK
clk => y_diff_spr_left[6]~reg0.CLK
clk => y_diff_spr_left[7]~reg0.CLK
clk => paddle_spr_r~reg0.CLK
clk => paddle_spr_l~reg0.CLK
clk => wall_spr_r~reg0.CLK
clk => wall_spr_l~reg0.CLK
clk => wall_spr~reg0.CLK
clk => paddle_r~reg0.CLK
clk => paddle_l~reg0.CLK
clk => paddle_r_roof~reg0.CLK
clk => paddle_l_roof~reg0.CLK
clk => paddle_r_floor~reg0.CLK
clk => paddle_l_floor~reg0.CLK
clk => y_diff_right[0]~reg0.CLK
clk => y_diff_right[1]~reg0.CLK
clk => y_diff_right[2]~reg0.CLK
clk => y_diff_right[3]~reg0.CLK
clk => y_diff_right[4]~reg0.CLK
clk => y_diff_right[5]~reg0.CLK
clk => y_diff_right[6]~reg0.CLK
clk => y_diff_right[7]~reg0.CLK
clk => y_diff_left[0]~reg0.CLK
clk => y_diff_left[1]~reg0.CLK
clk => y_diff_left[2]~reg0.CLK
clk => y_diff_left[3]~reg0.CLK
clk => y_diff_left[4]~reg0.CLK
clk => y_diff_left[5]~reg0.CLK
clk => y_diff_left[6]~reg0.CLK
clk => y_diff_left[7]~reg0.CLK
clk => y_rp[0]~reg0.CLK
clk => y_rp[1]~reg0.CLK
clk => y_rp[2]~reg0.CLK
clk => y_rp[3]~reg0.CLK
clk => y_rp[4]~reg0.CLK
clk => y_rp[5]~reg0.CLK
clk => y_rp[6]~reg0.CLK
clk => y_rp[7]~reg0.CLK
clk => x_rp[0]~reg0.CLK
clk => x_rp[1]~reg0.CLK
clk => x_rp[2]~reg0.CLK
clk => x_rp[3]~reg0.CLK
clk => x_rp[4]~reg0.CLK
clk => x_rp[5]~reg0.CLK
clk => x_rp[6]~reg0.CLK
clk => x_rp[7]~reg0.CLK
clk => x_rp[8]~reg0.CLK
clk => y_lp[0]~reg0.CLK
clk => y_lp[1]~reg0.CLK
clk => y_lp[2]~reg0.CLK
clk => y_lp[3]~reg0.CLK
clk => y_lp[4]~reg0.CLK
clk => y_lp[5]~reg0.CLK
clk => y_lp[6]~reg0.CLK
clk => y_lp[7]~reg0.CLK
clk => x_lp[0]~reg0.CLK
clk => x_lp[1]~reg0.CLK
clk => x_lp[2]~reg0.CLK
clk => x_lp[3]~reg0.CLK
clk => x_lp[4]~reg0.CLK
clk => x_lp[5]~reg0.CLK
clk => x_lp[6]~reg0.CLK
clk => x_lp[7]~reg0.CLK
clk => x_lp[8]~reg0.CLK
clk => y_spr[0].CLK
clk => y_spr[1].CLK
clk => y_spr[2].CLK
clk => y_spr[3].CLK
clk => y_spr[4].CLK
clk => y_spr[5].CLK
clk => y_spr[6].CLK
clk => y_spr[7].CLK
clk => x_spr[0].CLK
clk => x_spr[1].CLK
clk => x_spr[2].CLK
clk => x_spr[3].CLK
clk => x_spr[4].CLK
clk => x_spr[5].CLK
clk => x_spr[6].CLK
clk => x_spr[7].CLK
clk => x_spr[8].CLK
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => y[7]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => x[8]~reg0.CLK
clk => wall~reg0.CLK
clk => wall_r~reg0.CLK
clk => wall_l~reg0.CLK
clk => writeEn~reg0.CLK
clk => bg_address[0]~reg0.CLK
clk => bg_address[1]~reg0.CLK
clk => bg_address[2]~reg0.CLK
clk => bg_address[3]~reg0.CLK
clk => bg_address[4]~reg0.CLK
clk => bg_address[5]~reg0.CLK
clk => bg_address[6]~reg0.CLK
clk => bg_address[7]~reg0.CLK
clk => bg_address[8]~reg0.CLK
clk => bg_address[9]~reg0.CLK
clk => bg_address[10]~reg0.CLK
clk => bg_address[11]~reg0.CLK
clk => bg_address[12]~reg0.CLK
clk => bg_address[13]~reg0.CLK
clk => bg_address[14]~reg0.CLK
clk => bg_address[15]~reg0.CLK
clk => bg_address[16]~reg0.CLK
clk => current_bg_colour_id[0]~reg0.CLK
clk => current_bg_colour_id[1]~reg0.CLK
clk => current_bg_colour_id[2]~reg0.CLK
dx[0] => LessThan2.IN18
dx[0] => LessThan3.IN18
dx[0] => Add26.IN9
dx[0] => Add24.IN10
dx[0] => Add21.IN18
dx[0] => Add19.IN17
dx[0] => Add25.IN9
dx[1] => LessThan2.IN17
dx[1] => LessThan3.IN17
dx[1] => Add26.IN8
dx[1] => Add24.IN9
dx[1] => Add21.IN17
dx[1] => Add19.IN16
dx[1] => Add25.IN6
dx[2] => LessThan2.IN16
dx[2] => LessThan3.IN16
dx[2] => Add26.IN7
dx[2] => Add24.IN8
dx[2] => Add21.IN16
dx[2] => Add19.IN15
dx[2] => Add25.IN5
dx[3] => LessThan2.IN15
dx[3] => LessThan3.IN15
dx[3] => Add26.IN6
dx[3] => Add24.IN7
dx[3] => Add21.IN15
dx[3] => Add19.IN14
dx[3] => Add25.IN4
dx[4] => LessThan2.IN14
dx[4] => LessThan3.IN14
dx[4] => Add26.IN5
dx[4] => Add24.IN6
dx[4] => Add21.IN14
dx[4] => Add19.IN13
dx[4] => Add25.IN3
dx[5] => LessThan2.IN13
dx[5] => LessThan3.IN13
dx[5] => Add26.IN4
dx[5] => Add24.IN5
dx[5] => Add21.IN13
dx[5] => Add19.IN12
dx[5] => Add25.IN2
dx[6] => LessThan2.IN12
dx[6] => LessThan3.IN12
dx[6] => Add26.IN3
dx[6] => Add24.IN4
dx[6] => Add21.IN12
dx[6] => Add19.IN11
dx[6] => Add25.IN8
dx[7] => LessThan2.IN11
dx[7] => LessThan3.IN11
dx[7] => Add26.IN2
dx[7] => Add24.IN3
dx[7] => Add21.IN11
dx[7] => Add19.IN10
dx[7] => Add25.IN7
dx[8] => LessThan2.IN10
dx[8] => LessThan3.IN10
dx[8] => Add26.IN1
dx[8] => Add24.IN2
dx[8] => Add21.IN10
dx[8] => Add19.IN9
dx[8] => Add25.IN1
dx_l[0] => ~NO_FANOUT~
dx_l[1] => ~NO_FANOUT~
dx_l[2] => ~NO_FANOUT~
dx_l[3] => ~NO_FANOUT~
dx_l[4] => ~NO_FANOUT~
dx_l[5] => ~NO_FANOUT~
dx_l[6] => ~NO_FANOUT~
dx_l[7] => ~NO_FANOUT~
dx_l[8] => ~NO_FANOUT~
dx_r[0] => ~NO_FANOUT~
dx_r[1] => ~NO_FANOUT~
dx_r[2] => ~NO_FANOUT~
dx_r[3] => ~NO_FANOUT~
dx_r[4] => ~NO_FANOUT~
dx_r[5] => ~NO_FANOUT~
dx_r[6] => ~NO_FANOUT~
dx_r[7] => ~NO_FANOUT~
dx_r[8] => ~NO_FANOUT~
dx_spr[0] => LessThan26.IN18
dx_spr[0] => LessThan29.IN18
dx_spr[0] => Add63.IN9
dx_spr[0] => Add61.IN10
dx_spr[0] => Add58.IN18
dx_spr[0] => Add57.IN17
dx_spr[0] => Add62.IN9
dx_spr[1] => LessThan26.IN17
dx_spr[1] => LessThan29.IN17
dx_spr[1] => Add63.IN8
dx_spr[1] => Add61.IN9
dx_spr[1] => Add58.IN17
dx_spr[1] => Add57.IN16
dx_spr[1] => Add62.IN6
dx_spr[2] => LessThan26.IN16
dx_spr[2] => LessThan29.IN16
dx_spr[2] => Add63.IN7
dx_spr[2] => Add61.IN8
dx_spr[2] => Add58.IN16
dx_spr[2] => Add57.IN15
dx_spr[2] => Add62.IN5
dx_spr[3] => LessThan26.IN15
dx_spr[3] => LessThan29.IN15
dx_spr[3] => Add63.IN6
dx_spr[3] => Add61.IN7
dx_spr[3] => Add58.IN15
dx_spr[3] => Add57.IN14
dx_spr[3] => Add62.IN4
dx_spr[4] => LessThan26.IN14
dx_spr[4] => LessThan29.IN14
dx_spr[4] => Add63.IN5
dx_spr[4] => Add61.IN6
dx_spr[4] => Add58.IN14
dx_spr[4] => Add57.IN13
dx_spr[4] => Add62.IN3
dx_spr[5] => LessThan26.IN13
dx_spr[5] => LessThan29.IN13
dx_spr[5] => Add63.IN4
dx_spr[5] => Add61.IN5
dx_spr[5] => Add58.IN13
dx_spr[5] => Add57.IN12
dx_spr[5] => Add62.IN2
dx_spr[6] => LessThan26.IN12
dx_spr[6] => LessThan29.IN12
dx_spr[6] => Add63.IN3
dx_spr[6] => Add61.IN4
dx_spr[6] => Add58.IN12
dx_spr[6] => Add57.IN11
dx_spr[6] => Add62.IN8
dx_spr[7] => LessThan26.IN11
dx_spr[7] => LessThan29.IN11
dx_spr[7] => Add63.IN2
dx_spr[7] => Add61.IN3
dx_spr[7] => Add58.IN11
dx_spr[7] => Add57.IN10
dx_spr[7] => Add62.IN7
dx_spr[8] => LessThan26.IN10
dx_spr[8] => LessThan29.IN10
dx_spr[8] => Add63.IN1
dx_spr[8] => Add61.IN2
dx_spr[8] => Add58.IN10
dx_spr[8] => Add57.IN9
dx_spr[8] => Add62.IN1
dy[0] => LessThan0.IN16
dy[0] => LessThan1.IN16
dy[0] => Add18.IN8
dy[0] => LessThan9.IN1
dy[0] => Add16.IN9
dy[1] => LessThan0.IN15
dy[1] => LessThan1.IN15
dy[1] => Add18.IN7
dy[1] => Add16.IN8
dy[1] => Add17.IN7
dy[2] => LessThan0.IN14
dy[2] => LessThan1.IN14
dy[2] => Add18.IN6
dy[2] => Add16.IN7
dy[2] => Add17.IN5
dy[3] => LessThan0.IN13
dy[3] => LessThan1.IN13
dy[3] => Add18.IN5
dy[3] => Add16.IN6
dy[3] => Add17.IN4
dy[4] => LessThan0.IN12
dy[4] => LessThan1.IN12
dy[4] => Add18.IN4
dy[4] => Add16.IN5
dy[4] => Add17.IN6
dy[5] => LessThan0.IN11
dy[5] => LessThan1.IN11
dy[5] => Add18.IN3
dy[5] => Add16.IN4
dy[5] => Add17.IN3
dy[6] => LessThan0.IN10
dy[6] => LessThan1.IN10
dy[6] => Add18.IN2
dy[6] => Add16.IN3
dy[6] => Add17.IN2
dy[7] => LessThan0.IN9
dy[7] => LessThan1.IN9
dy[7] => Add18.IN1
dy[7] => Add16.IN2
dy[7] => Add17.IN1
dy_l[0] => LessThan16.IN16
dy_l[0] => LessThan17.IN16
dy_l[0] => Add38.IN8
dy_l[0] => Add36.IN9
dy_l[0] => Add37.IN8
dy_l[1] => LessThan16.IN15
dy_l[1] => LessThan17.IN15
dy_l[1] => Add38.IN7
dy_l[1] => Add36.IN8
dy_l[1] => Add37.IN7
dy_l[2] => LessThan16.IN14
dy_l[2] => LessThan17.IN14
dy_l[2] => Add38.IN6
dy_l[2] => Add36.IN7
dy_l[2] => Add37.IN6
dy_l[3] => LessThan16.IN13
dy_l[3] => LessThan17.IN13
dy_l[3] => Add38.IN5
dy_l[3] => Add36.IN6
dy_l[3] => Add37.IN5
dy_l[4] => LessThan16.IN12
dy_l[4] => LessThan17.IN12
dy_l[4] => Add38.IN4
dy_l[4] => Add36.IN5
dy_l[4] => Add37.IN3
dy_l[5] => LessThan16.IN11
dy_l[5] => LessThan17.IN11
dy_l[5] => Add38.IN3
dy_l[5] => Add36.IN4
dy_l[5] => Add37.IN4
dy_l[6] => LessThan16.IN10
dy_l[6] => LessThan17.IN10
dy_l[6] => Add38.IN2
dy_l[6] => Add36.IN3
dy_l[6] => Add37.IN2
dy_l[7] => LessThan16.IN9
dy_l[7] => LessThan17.IN9
dy_l[7] => Add38.IN1
dy_l[7] => Add36.IN2
dy_l[7] => Add37.IN1
dy_r[0] => LessThan18.IN16
dy_r[0] => LessThan19.IN16
dy_r[0] => Add46.IN8
dy_r[0] => Add44.IN8
dy_r[0] => Add45.IN8
dy_r[1] => LessThan18.IN15
dy_r[1] => LessThan19.IN15
dy_r[1] => Add46.IN7
dy_r[1] => Add44.IN7
dy_r[1] => Add45.IN7
dy_r[2] => LessThan18.IN14
dy_r[2] => LessThan19.IN14
dy_r[2] => Add46.IN6
dy_r[2] => Add44.IN6
dy_r[2] => Add45.IN6
dy_r[3] => LessThan18.IN13
dy_r[3] => LessThan19.IN13
dy_r[3] => Add46.IN5
dy_r[3] => Add44.IN5
dy_r[3] => Add45.IN5
dy_r[4] => LessThan18.IN12
dy_r[4] => LessThan19.IN12
dy_r[4] => Add46.IN4
dy_r[4] => Add44.IN4
dy_r[4] => Add45.IN3
dy_r[5] => LessThan18.IN11
dy_r[5] => LessThan19.IN11
dy_r[5] => Add46.IN3
dy_r[5] => Add44.IN3
dy_r[5] => Add45.IN4
dy_r[6] => LessThan18.IN10
dy_r[6] => LessThan19.IN10
dy_r[6] => Add46.IN2
dy_r[6] => Add44.IN2
dy_r[6] => Add45.IN2
dy_r[7] => LessThan18.IN9
dy_r[7] => LessThan19.IN9
dy_r[7] => Add46.IN1
dy_r[7] => Add44.IN1
dy_r[7] => Add45.IN1
dy_spr[0] => LessThan24.IN16
dy_spr[0] => LessThan25.IN16
dy_spr[0] => Add56.IN8
dy_spr[0] => LessThan33.IN1
dy_spr[0] => Add54.IN9
dy_spr[1] => LessThan24.IN15
dy_spr[1] => LessThan25.IN15
dy_spr[1] => Add56.IN7
dy_spr[1] => Add54.IN8
dy_spr[1] => Add55.IN7
dy_spr[2] => LessThan24.IN14
dy_spr[2] => LessThan25.IN14
dy_spr[2] => Add56.IN6
dy_spr[2] => Add54.IN7
dy_spr[2] => Add55.IN5
dy_spr[3] => LessThan24.IN13
dy_spr[3] => LessThan25.IN13
dy_spr[3] => Add56.IN5
dy_spr[3] => Add54.IN6
dy_spr[3] => Add55.IN4
dy_spr[4] => LessThan24.IN12
dy_spr[4] => LessThan25.IN12
dy_spr[4] => Add56.IN4
dy_spr[4] => Add54.IN5
dy_spr[4] => Add55.IN6
dy_spr[5] => LessThan24.IN11
dy_spr[5] => LessThan25.IN11
dy_spr[5] => Add56.IN3
dy_spr[5] => Add54.IN4
dy_spr[5] => Add55.IN3
dy_spr[6] => LessThan24.IN10
dy_spr[6] => LessThan25.IN10
dy_spr[6] => Add56.IN2
dy_spr[6] => Add54.IN3
dy_spr[6] => Add55.IN2
dy_spr[7] => LessThan24.IN9
dy_spr[7] => LessThan25.IN9
dy_spr[7] => Add56.IN1
dy_spr[7] => Add54.IN2
dy_spr[7] => Add55.IN1
reset => wall_l.OUTPUTSELECT
reset => wall_r.OUTPUTSELECT
reset => wall.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => x_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => y_spr.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => x_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => y_lp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => x_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_rp.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_left.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => y_diff_right.OUTPUTSELECT
reset => paddle_l_floor.OUTPUTSELECT
reset => paddle_r_floor.OUTPUTSELECT
reset => paddle_l_roof.OUTPUTSELECT
reset => paddle_r_roof.OUTPUTSELECT
reset => paddle_l.OUTPUTSELECT
reset => paddle_r.OUTPUTSELECT
reset => wall_spr.OUTPUTSELECT
reset => wall_spr_l.OUTPUTSELECT
reset => wall_spr_r.OUTPUTSELECT
reset => paddle_spr_l.OUTPUTSELECT
reset => paddle_spr_r.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_left.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
reset => y_diff_spr_right.OUTPUTSELECT
resetS => wall_l.OUTPUTSELECT
resetS => wall_r.OUTPUTSELECT
resetS => wall.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => x.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => y.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => x_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => y_spr.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => x_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => y_lp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => x_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_rp.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_left.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => y_diff_right.OUTPUTSELECT
resetS => paddle_l_floor.OUTPUTSELECT
resetS => paddle_r_floor.OUTPUTSELECT
resetS => paddle_l_roof.OUTPUTSELECT
resetS => paddle_r_roof.OUTPUTSELECT
resetS => paddle_l.OUTPUTSELECT
resetS => paddle_r.OUTPUTSELECT
resetS => wall_spr.OUTPUTSELECT
resetS => wall_spr_l.OUTPUTSELECT
resetS => wall_spr_r.OUTPUTSELECT
resetS => paddle_spr_l.OUTPUTSELECT
resetS => paddle_spr_r.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_left.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
resetS => y_diff_spr_right.OUTPUTSELECT
gameOver => ~NO_FANOUT~
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
main => bg_address.OUTPUTSELECT
plot => writeEn~reg0.DATAIN
waiting => paddle_l_floor.OUTPUTSELECT
waiting => paddle_l_roof.OUTPUTSELECT
waiting => paddle_r_floor.OUTPUTSELECT
waiting => paddle_r_roof.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => x_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_r.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_left.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => y_diff_right.OUTPUTSELECT
create => c_o.OUTPUTSELECT
create => c_o.OUTPUTSELECT
create => c_o.OUTPUTSELECT
create => c_o.OUTPUTSELECT
create => c_o.OUTPUTSELECT
create => c_o.OUTPUTSELECT
create => colour_id.OUTPUTSELECT
create => colour_id.OUTPUTSELECT
delete => wall.OUTPUTSELECT
delete => wall_r.OUTPUTSELECT
delete => wall_l.OUTPUTSELECT
delete => paddle_l.OUTPUTSELECT
delete => paddle_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => x_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => y_r.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => bg_address.OUTPUTSELECT
delete => c_o.OUTPUTSELECT
delete => c_o.OUTPUTSELECT
delete => c_o.OUTPUTSELECT
delete => c_o.OUTPUTSELECT
delete => c_o.OUTPUTSELECT
delete => c_o.OUTPUTSELECT
delete => colour_id.OUTPUTSELECT
delete => colour_id.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => y.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => x.OUTPUTSELECT
move => wall_l.OUTPUTSELECT
move => wall_r.OUTPUTSELECT
move => wall.OUTPUTSELECT
move => paddle_l.OUTPUTSELECT
move => paddle_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => x_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => y_r.OUTPUTSELECT
create_l => c_o.OUTPUTSELECT
create_l => c_o.OUTPUTSELECT
create_l => c_o.OUTPUTSELECT
create_l => c_o.OUTPUTSELECT
create_l => c_o.OUTPUTSELECT
create_l => c_o.OUTPUTSELECT
create_l => colour_id.OUTPUTSELECT
create_l => colour_id.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => x_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => y_r.OUTPUTSELECT
delete_l => c_o.OUTPUTSELECT
delete_l => c_o.OUTPUTSELECT
delete_l => c_o.OUTPUTSELECT
delete_l => c_o.OUTPUTSELECT
delete_l => c_o.OUTPUTSELECT
delete_l => c_o.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => bg_address.OUTPUTSELECT
delete_l => colour_id.OUTPUTSELECT
delete_l => colour_id.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => y_lp.OUTPUTSELECT
move_l => paddle_l_roof.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => x_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => y_r.OUTPUTSELECT
create_r => c_o.OUTPUTSELECT
create_r => c_o.OUTPUTSELECT
create_r => c_o.OUTPUTSELECT
create_r => c_o.OUTPUTSELECT
create_r => c_o.OUTPUTSELECT
create_r => c_o.OUTPUTSELECT
create_r => colour_id.OUTPUTSELECT
create_r => colour_id.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => x_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => y_r.OUTPUTSELECT
delete_r => c_o.OUTPUTSELECT
delete_r => c_o.OUTPUTSELECT
delete_r => c_o.OUTPUTSELECT
delete_r => c_o.OUTPUTSELECT
delete_r => c_o.OUTPUTSELECT
delete_r => c_o.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => bg_address.OUTPUTSELECT
delete_r => colour_id.OUTPUTSELECT
delete_r => colour_id.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => y_rp.OUTPUTSELECT
move_r => paddle_r_roof.OUTPUTSELECT
delete_spr => wall_spr.OUTPUTSELECT
delete_spr => wall_spr_l.OUTPUTSELECT
delete_spr => paddle_spr_l.OUTPUTSELECT
delete_spr => paddle_spr_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => x_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => y_r.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => bg_address.OUTPUTSELECT
delete_spr => c_o.OUTPUTSELECT
delete_spr => c_o.OUTPUTSELECT
delete_spr => c_o.OUTPUTSELECT
delete_spr => c_o.OUTPUTSELECT
delete_spr => c_o.OUTPUTSELECT
delete_spr => c_o.OUTPUTSELECT
delete_spr => colour_id.OUTPUTSELECT
delete_spr => colour_id.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => x_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_r.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_left.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => y_diff_spr_right.OUTPUTSELECT
create_spr => c_o.OUTPUTSELECT
create_spr => c_o.OUTPUTSELECT
create_spr => c_o.OUTPUTSELECT
create_spr => c_o.OUTPUTSELECT
create_spr => c_o.OUTPUTSELECT
create_spr => c_o.OUTPUTSELECT
create_spr => colour_id.OUTPUTSELECT
create_spr => colour_id.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
create_spr => bg_address.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => y_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_spr => x_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => y_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => x_spr.OUTPUTSELECT
move_fire_spr => wall_spr_l.OUTPUTSELECT
move_fire_spr => wall_spr.OUTPUTSELECT
move_fire_spr => paddle_spr_l.OUTPUTSELECT
move_fire_spr => paddle_spr_r.OUTPUTSELECT
spr_out => wall_spr.OUTPUTSELECT
spr_out => wall_spr_l.OUTPUTSELECT
spr_out => wall_spr_r.OUTPUTSELECT
spr_out => paddle_spr_l.OUTPUTSELECT
spr_out => paddle_spr_r.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_left.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
spr_out => y_diff_spr_right.OUTPUTSELECT
counter_ball[0] => Add11.IN9
counter_ball[0] => Add15.IN28
counter_ball[1] => Add12.IN8
counter_ball[2] => Add12.IN7
counter_ball[3] => ~NO_FANOUT~
counter_ball[4] => ~NO_FANOUT~
counter_spr[0] => Add48.IN9
counter_spr[0] => Add52.IN28
counter_spr[0] => Equal21.IN4
counter_spr[0] => Equal22.IN4
counter_spr[1] => Add49.IN8
counter_spr[1] => Equal21.IN3
counter_spr[1] => Equal22.IN3
counter_spr[2] => Add49.IN7
counter_spr[2] => Equal21.IN2
counter_spr[2] => Equal22.IN0
counter_spr[3] => Equal21.IN1
counter_spr[3] => Equal22.IN2
counter_spr[4] => Equal21.IN0
counter_spr[4] => Equal22.IN1
counter_paddle_l[0] => Add31.IN9
counter_paddle_l[0] => Add35.IN28
counter_paddle_l[1] => Add32.IN8
counter_paddle_l[2] => Add32.IN7
counter_paddle_l[3] => Add32.IN6
counter_paddle_l[4] => Add32.IN5
counter_paddle_l[5] => Add32.IN4
counter_paddle_l[6] => ~NO_FANOUT~
counter_paddle_r[0] => Add39.IN9
counter_paddle_r[0] => Add43.IN28
counter_paddle_r[1] => Add40.IN8
counter_paddle_r[2] => Add40.IN7
counter_paddle_r[3] => Add40.IN6
counter_paddle_r[4] => Add40.IN5
counter_paddle_r[5] => Add40.IN4
counter_paddle_r[6] => ~NO_FANOUT~
counter_background[0] => Equal0.IN16
counter_background[1] => Equal0.IN15
counter_background[2] => Equal0.IN14
counter_background[3] => Equal0.IN13
counter_background[4] => Equal0.IN12
counter_background[5] => Equal0.IN11
counter_background[6] => Equal0.IN10
counter_background[7] => Equal0.IN9
counter_background[8] => Equal0.IN8
counter_background[9] => Equal0.IN7
counter_background[10] => Equal0.IN6
counter_background[11] => Equal0.IN5
counter_background[12] => Equal0.IN4
counter_background[13] => Equal0.IN3
counter_background[14] => Equal0.IN2
counter_background[15] => Equal0.IN1
counter_background[16] => Equal0.IN0
c_spl[0] => ~NO_FANOUT~
c_spl[1] => ~NO_FANOUT~
c_spl[2] => ~NO_FANOUT~
c_spl[3] => ~NO_FANOUT~
c_spl[4] => ~NO_FANOUT~
c_spl[5] => ~NO_FANOUT~
c_spr[0] => ~NO_FANOUT~
c_spr[1] => ~NO_FANOUT~
c_spr[2] => ~NO_FANOUT~
c_spr[3] => ~NO_FANOUT~
c_spr[4] => ~NO_FANOUT~
c_spr[5] => ~NO_FANOUT~
draw_bg => colour_id.OUTPUTSELECT
draw_bg => colour_id.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => x_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => y_r.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
draw_bg => bg_address.OUTPUTSELECT
x_r[0] <= x_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[1] <= x_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[2] <= x_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[3] <= x_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[4] <= x_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[5] <= x_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[6] <= x_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[7] <= x_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_r[8] <= x_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[0] <= y_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[1] <= y_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[2] <= y_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[3] <= y_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[4] <= y_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[5] <= y_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[6] <= y_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_r[7] <= y_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[0] <= bg_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[1] <= bg_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[2] <= bg_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[3] <= bg_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[4] <= bg_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[5] <= bg_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[6] <= bg_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[7] <= bg_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[8] <= bg_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[9] <= bg_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[10] <= bg_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[11] <= bg_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[12] <= bg_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[13] <= bg_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[14] <= bg_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[15] <= bg_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bg_address[16] <= bg_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_o[0] <= c_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_o[1] <= c_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_o[2] <= c_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_o[3] <= c_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_o[4] <= c_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_o[5] <= c_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_id[0] <= colour_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_id[1] <= colour_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wall <= wall~reg0.DB_MAX_OUTPUT_PORT_TYPE
wall_spr <= wall_spr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wall_l <= wall_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
wall_spr_l <= wall_spr_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
wall_r <= wall_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
wall_spr_r <= wall_spr_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_l <= paddle_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_r <= paddle_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_spr_l <= paddle_spr_l~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_spr_r <= paddle_spr_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_l_floor <= paddle_l_floor~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_r_floor <= paddle_r_floor~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_l_roof <= paddle_l_roof~reg0.DB_MAX_OUTPUT_PORT_TYPE
paddle_r_roof <= paddle_r_roof~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[0] <= x_lp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[1] <= x_lp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[2] <= x_lp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[3] <= x_lp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[4] <= x_lp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[5] <= x_lp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[6] <= x_lp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[7] <= x_lp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_lp[8] <= x_lp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[0] <= x_rp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[1] <= x_rp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[2] <= x_rp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[3] <= x_rp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[4] <= x_rp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[5] <= x_rp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[6] <= x_rp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[7] <= x_rp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_rp[8] <= x_rp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[0] <= y_lp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[1] <= y_lp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[2] <= y_lp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[3] <= y_lp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[4] <= y_lp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[5] <= y_lp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[6] <= y_lp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_lp[7] <= y_lp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[0] <= y_rp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[1] <= y_rp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[2] <= y_rp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[3] <= y_rp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[4] <= y_rp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[5] <= y_rp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[6] <= y_rp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_rp[7] <= y_rp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[0] <= y_diff_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[1] <= y_diff_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[2] <= y_diff_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[3] <= y_diff_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[4] <= y_diff_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[5] <= y_diff_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[6] <= y_diff_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_left[7] <= y_diff_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[0] <= y_diff_spr_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[1] <= y_diff_spr_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[2] <= y_diff_spr_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[3] <= y_diff_spr_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[4] <= y_diff_spr_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[5] <= y_diff_spr_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[6] <= y_diff_spr_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_left[7] <= y_diff_spr_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[0] <= y_diff_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[1] <= y_diff_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[2] <= y_diff_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[3] <= y_diff_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[4] <= y_diff_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[5] <= y_diff_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[6] <= y_diff_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_right[7] <= y_diff_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[0] <= y_diff_spr_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[1] <= y_diff_spr_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[2] <= y_diff_spr_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[3] <= y_diff_spr_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[4] <= y_diff_spr_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[5] <= y_diff_spr_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[6] <= y_diff_spr_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_diff_spr_right[7] <= y_diff_spr_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
background_id[0] => Mux0.IN7
background_id[0] => Mux1.IN7
background_id[0] => Mux2.IN7
background_id[1] => Mux0.IN6
background_id[1] => Mux1.IN6
background_id[1] => Mux2.IN6
background_id[2] => Mux0.IN5
background_id[2] => Mux1.IN5
background_id[2] => Mux2.IN5
character_id[0] => Mux3.IN5
character_id[0] => Mux4.IN5
character_id[1] => Mux3.IN4
character_id[1] => Mux4.IN4
textbox_id[0] => Decoder0.IN4
textbox_id[1] => Decoder0.IN3
textbox_id[2] => Decoder0.IN2
textbox_id[3] => Decoder0.IN1
textbox_id[4] => Decoder0.IN0
draw_txtbox => colour_id.OUTPUTSELECT
draw_txtbox => colour_id.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => x_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => y_r.OUTPUTSELECT
draw_txtbox => txt_address[0]~reg0.ENA
draw_txtbox => txt_address[1]~reg0.ENA
draw_txtbox => txt_address[2]~reg0.ENA
draw_txtbox => txt_address[3]~reg0.ENA
draw_txtbox => txt_address[4]~reg0.ENA
draw_txtbox => txt_address[5]~reg0.ENA
draw_txtbox => txt_address[6]~reg0.ENA
draw_txtbox => txt_address[7]~reg0.ENA
draw_txtbox => txt_address[8]~reg0.ENA
draw_txtbox => txt_address[9]~reg0.ENA
draw_txtbox => txt_address[10]~reg0.ENA
draw_txtbox => txt_address[11]~reg0.ENA
draw_txtbox => txt_address[12]~reg0.ENA
draw_txtbox => txt_address[13]~reg0.ENA
draw_txtbox => txt_address[14]~reg0.ENA
draw_char => colour_id.OUTPUTSELECT
draw_char => colour_id.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => x_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => y_r.OUTPUTSELECT
draw_char => char_address[0]~reg0.ENA
draw_char => char_address[1]~reg0.ENA
draw_char => char_address[2]~reg0.ENA
draw_char => char_address[3]~reg0.ENA
draw_char => char_address[4]~reg0.ENA
draw_char => char_address[5]~reg0.ENA
draw_char => char_address[6]~reg0.ENA
draw_char => char_address[7]~reg0.ENA
draw_char => char_address[8]~reg0.ENA
draw_char => char_address[9]~reg0.ENA
draw_char => char_address[10]~reg0.ENA
draw_char => char_address[11]~reg0.ENA
draw_char => char_address[12]~reg0.ENA
draw_char => char_address[13]~reg0.ENA
draw_char => char_address[14]~reg0.ENA
x_char[0] => x_r.DATAB
x_char[1] => x_r.DATAB
x_char[2] => x_r.DATAB
x_char[3] => x_r.DATAB
x_char[4] => x_r.DATAB
x_char[5] => x_r.DATAB
x_char[6] => x_r.DATAB
x_char[7] => x_r.DATAB
x_char[8] => x_r.DATAB
y_char[0] => y_r.DATAB
y_char[1] => y_r.DATAB
y_char[2] => y_r.DATAB
y_char[3] => y_r.DATAB
y_char[4] => y_r.DATAB
y_char[5] => y_r.DATAB
y_char[6] => y_r.DATAB
y_char[7] => y_r.DATAB
counter_character[0] => Equal2.IN7
counter_character[1] => Equal2.IN14
counter_character[2] => Equal2.IN6
counter_character[3] => Equal2.IN5
counter_character[4] => Equal2.IN13
counter_character[5] => Equal2.IN12
counter_character[6] => Equal2.IN4
counter_character[7] => Equal2.IN3
counter_character[8] => Equal2.IN11
counter_character[9] => Equal2.IN2
counter_character[10] => Equal2.IN1
counter_character[11] => Equal2.IN10
counter_character[12] => Equal2.IN9
counter_character[13] => Equal2.IN8
counter_character[14] => Equal2.IN0
counter_txtbox[0] => Equal4.IN14
counter_txtbox[1] => Equal4.IN13
counter_txtbox[2] => Equal4.IN5
counter_txtbox[3] => Equal4.IN12
counter_txtbox[4] => Equal4.IN11
counter_txtbox[5] => Equal4.IN10
counter_txtbox[6] => Equal4.IN4
counter_txtbox[7] => Equal4.IN3
counter_txtbox[8] => Equal4.IN9
counter_txtbox[9] => Equal4.IN8
counter_txtbox[10] => Equal4.IN2
counter_txtbox[11] => Equal4.IN7
counter_txtbox[12] => Equal4.IN1
counter_txtbox[13] => Equal4.IN6
counter_txtbox[14] => Equal4.IN0
current_bg_colour_id[0] <= current_bg_colour_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_bg_colour_id[1] <= current_bg_colour_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_bg_colour_id[2] <= current_bg_colour_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[0] <= char_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[1] <= char_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[2] <= char_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[3] <= char_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[4] <= char_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[5] <= char_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[6] <= char_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[7] <= char_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[8] <= char_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[9] <= char_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[10] <= char_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[11] <= char_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[12] <= char_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[13] <= char_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
char_address[14] <= char_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[0] <= txt_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[1] <= txt_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[2] <= txt_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[3] <= txt_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[4] <= txt_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[5] <= txt_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[6] <= txt_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[7] <= txt_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[8] <= txt_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[9] <= txt_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[10] <= txt_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[11] <= txt_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[12] <= txt_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[13] <= txt_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txt_address[14] <= txt_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ball|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|ball|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|ball|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_bgm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bgm1:auto_generated.data_a[0]
data_a[1] => altsyncram_bgm1:auto_generated.data_a[1]
data_a[2] => altsyncram_bgm1:auto_generated.data_a[2]
data_a[3] => altsyncram_bgm1:auto_generated.data_a[3]
data_a[4] => altsyncram_bgm1:auto_generated.data_a[4]
data_a[5] => altsyncram_bgm1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
address_a[0] => altsyncram_bgm1:auto_generated.address_a[0]
address_a[1] => altsyncram_bgm1:auto_generated.address_a[1]
address_a[2] => altsyncram_bgm1:auto_generated.address_a[2]
address_a[3] => altsyncram_bgm1:auto_generated.address_a[3]
address_a[4] => altsyncram_bgm1:auto_generated.address_a[4]
address_a[5] => altsyncram_bgm1:auto_generated.address_a[5]
address_a[6] => altsyncram_bgm1:auto_generated.address_a[6]
address_a[7] => altsyncram_bgm1:auto_generated.address_a[7]
address_a[8] => altsyncram_bgm1:auto_generated.address_a[8]
address_a[9] => altsyncram_bgm1:auto_generated.address_a[9]
address_a[10] => altsyncram_bgm1:auto_generated.address_a[10]
address_a[11] => altsyncram_bgm1:auto_generated.address_a[11]
address_a[12] => altsyncram_bgm1:auto_generated.address_a[12]
address_a[13] => altsyncram_bgm1:auto_generated.address_a[13]
address_a[14] => altsyncram_bgm1:auto_generated.address_a[14]
address_a[15] => altsyncram_bgm1:auto_generated.address_a[15]
address_a[16] => altsyncram_bgm1:auto_generated.address_a[16]
address_b[0] => altsyncram_bgm1:auto_generated.address_b[0]
address_b[1] => altsyncram_bgm1:auto_generated.address_b[1]
address_b[2] => altsyncram_bgm1:auto_generated.address_b[2]
address_b[3] => altsyncram_bgm1:auto_generated.address_b[3]
address_b[4] => altsyncram_bgm1:auto_generated.address_b[4]
address_b[5] => altsyncram_bgm1:auto_generated.address_b[5]
address_b[6] => altsyncram_bgm1:auto_generated.address_b[6]
address_b[7] => altsyncram_bgm1:auto_generated.address_b[7]
address_b[8] => altsyncram_bgm1:auto_generated.address_b[8]
address_b[9] => altsyncram_bgm1:auto_generated.address_b[9]
address_b[10] => altsyncram_bgm1:auto_generated.address_b[10]
address_b[11] => altsyncram_bgm1:auto_generated.address_b[11]
address_b[12] => altsyncram_bgm1:auto_generated.address_b[12]
address_b[13] => altsyncram_bgm1:auto_generated.address_b[13]
address_b[14] => altsyncram_bgm1:auto_generated.address_b[14]
address_b[15] => altsyncram_bgm1:auto_generated.address_b[15]
address_b[16] => altsyncram_bgm1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bgm1:auto_generated.clock0
clock1 => altsyncram_bgm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_b[0] <= altsyncram_bgm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bgm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bgm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bgm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bgm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bgm1:auto_generated.q_b[5]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a45.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a46.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a47.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
q_b[0] <= mux_5hb:mux3.result[0]
q_b[1] <= mux_5hb:mux3.result[1]
q_b[2] <= mux_5hb:mux3.result[2]
q_b[3] <= mux_5hb:mux3.result[3]
q_b[4] <= mux_5hb:mux3.result[4]
q_b[5] <= mux_5hb:mux3.result[5]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2
data[0] => w_anode569w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode665w[1].IN0
data[0] => w_anode676w[1].IN1
data[0] => w_anode686w[1].IN0
data[0] => w_anode696w[1].IN1
data[0] => w_anode706w[1].IN0
data[0] => w_anode716w[1].IN1
data[0] => w_anode726w[1].IN0
data[0] => w_anode736w[1].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode586w[2].IN0
data[1] => w_anode596w[2].IN1
data[1] => w_anode606w[2].IN1
data[1] => w_anode616w[2].IN0
data[1] => w_anode626w[2].IN0
data[1] => w_anode636w[2].IN1
data[1] => w_anode646w[2].IN1
data[1] => w_anode665w[2].IN0
data[1] => w_anode676w[2].IN0
data[1] => w_anode686w[2].IN1
data[1] => w_anode696w[2].IN1
data[1] => w_anode706w[2].IN0
data[1] => w_anode716w[2].IN0
data[1] => w_anode726w[2].IN1
data[1] => w_anode736w[2].IN1
data[2] => w_anode569w[3].IN0
data[2] => w_anode586w[3].IN0
data[2] => w_anode596w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN1
data[2] => w_anode626w[3].IN1
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode665w[3].IN0
data[2] => w_anode676w[3].IN0
data[2] => w_anode686w[3].IN0
data[2] => w_anode696w[3].IN0
data[2] => w_anode706w[3].IN1
data[2] => w_anode716w[3].IN1
data[2] => w_anode726w[3].IN1
data[2] => w_anode736w[3].IN1
data[3] => w_anode560w[1].IN0
data[3] => w_anode658w[1].IN1
enable => w_anode560w[1].IN0
enable => w_anode658w[1].IN0
eq[0] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode616w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode626w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode636w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode665w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode676w[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode270w[1].IN0
data[0] => w_anode287w[1].IN1
data[0] => w_anode297w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode317w[1].IN0
data[0] => w_anode327w[1].IN1
data[0] => w_anode337w[1].IN0
data[0] => w_anode347w[1].IN1
data[0] => w_anode357w[1].IN0
data[0] => w_anode368w[1].IN1
data[0] => w_anode378w[1].IN0
data[0] => w_anode388w[1].IN1
data[0] => w_anode398w[1].IN0
data[0] => w_anode408w[1].IN1
data[0] => w_anode418w[1].IN0
data[0] => w_anode428w[1].IN1
data[1] => w_anode270w[2].IN0
data[1] => w_anode287w[2].IN0
data[1] => w_anode297w[2].IN1
data[1] => w_anode307w[2].IN1
data[1] => w_anode317w[2].IN0
data[1] => w_anode327w[2].IN0
data[1] => w_anode337w[2].IN1
data[1] => w_anode347w[2].IN1
data[1] => w_anode357w[2].IN0
data[1] => w_anode368w[2].IN0
data[1] => w_anode378w[2].IN1
data[1] => w_anode388w[2].IN1
data[1] => w_anode398w[2].IN0
data[1] => w_anode408w[2].IN0
data[1] => w_anode418w[2].IN1
data[1] => w_anode428w[2].IN1
data[2] => w_anode270w[3].IN0
data[2] => w_anode287w[3].IN0
data[2] => w_anode297w[3].IN0
data[2] => w_anode307w[3].IN0
data[2] => w_anode317w[3].IN1
data[2] => w_anode327w[3].IN1
data[2] => w_anode337w[3].IN1
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN0
data[2] => w_anode368w[3].IN0
data[2] => w_anode378w[3].IN0
data[2] => w_anode388w[3].IN0
data[2] => w_anode398w[3].IN1
data[2] => w_anode408w[3].IN1
data[2] => w_anode418w[3].IN1
data[2] => w_anode428w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode357w[1].IN0
data[3] => w_anode368w[1].IN0
data[3] => w_anode378w[1].IN0
data[3] => w_anode388w[1].IN0
data[3] => w_anode398w[1].IN0
data[3] => w_anode408w[1].IN0
data[3] => w_anode418w[1].IN0
data[3] => w_anode428w[1].IN0
eq[0] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode287w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode297w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode368w[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode569w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode665w[1].IN0
data[0] => w_anode676w[1].IN1
data[0] => w_anode686w[1].IN0
data[0] => w_anode696w[1].IN1
data[0] => w_anode706w[1].IN0
data[0] => w_anode716w[1].IN1
data[0] => w_anode726w[1].IN0
data[0] => w_anode736w[1].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode586w[2].IN0
data[1] => w_anode596w[2].IN1
data[1] => w_anode606w[2].IN1
data[1] => w_anode616w[2].IN0
data[1] => w_anode626w[2].IN0
data[1] => w_anode636w[2].IN1
data[1] => w_anode646w[2].IN1
data[1] => w_anode665w[2].IN0
data[1] => w_anode676w[2].IN0
data[1] => w_anode686w[2].IN1
data[1] => w_anode696w[2].IN1
data[1] => w_anode706w[2].IN0
data[1] => w_anode716w[2].IN0
data[1] => w_anode726w[2].IN1
data[1] => w_anode736w[2].IN1
data[2] => w_anode569w[3].IN0
data[2] => w_anode586w[3].IN0
data[2] => w_anode596w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN1
data[2] => w_anode626w[3].IN1
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode665w[3].IN0
data[2] => w_anode676w[3].IN0
data[2] => w_anode686w[3].IN0
data[2] => w_anode696w[3].IN0
data[2] => w_anode706w[3].IN1
data[2] => w_anode716w[3].IN1
data[2] => w_anode726w[3].IN1
data[2] => w_anode736w[3].IN1
data[3] => w_anode560w[1].IN0
data[3] => w_anode658w[1].IN1
enable => w_anode560w[1].IN0
enable => w_anode658w[1].IN0
eq[0] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode616w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode626w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode636w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode665w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode676w[3].DB_MAX_OUTPUT_PORT_TYPE


|ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|ball|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|ball|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_B[9].DATAIN
pixel_colour[1] => VGA_B[7].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_G[0].DATAIN
pixel_colour[2] => VGA_G[8].DATAIN
pixel_colour[2] => VGA_G[6].DATAIN
pixel_colour[2] => VGA_G[4].DATAIN
pixel_colour[2] => VGA_G[2].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[9].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[5].DATAIN
pixel_colour[3] => VGA_G[3].DATAIN
pixel_colour[4] => VGA_R[0].DATAIN
pixel_colour[4] => VGA_R[8].DATAIN
pixel_colour[4] => VGA_R[6].DATAIN
pixel_colour[4] => VGA_R[4].DATAIN
pixel_colour[4] => VGA_R[2].DATAIN
pixel_colour[5] => VGA_R[1].DATAIN
pixel_colour[5] => VGA_R[9].DATAIN
pixel_colour[5] => VGA_R[7].DATAIN
pixel_colour[5] => VGA_R[5].DATAIN
pixel_colour[5] => VGA_R[3].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|ball|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


