// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Wed May  7 23:33:49 2025
// Host        : Ido running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               C:/Users/idowe/Projects/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_address_suitable_0_0/design_1_address_suitable_0_0_stub.v
// Design      : design_1_address_suitable_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "address_suitable,Vivado 2019.2" *)
module design_1_address_suitable_0_0(bili_cntl, bili_addr, addr_in_full_image, 
  addr_out)
/* synthesis syn_black_box black_box_pad_pin="bili_cntl,bili_addr[16:0],addr_in_full_image[18:0],addr_out[16:0]" */;
  input bili_cntl;
  input [16:0]bili_addr;
  input [18:0]addr_in_full_image;
  output [16:0]addr_out;
endmodule
