# compile vhdl design source files
vhdl xil_defaultlib  "../../../Example-2.3_Reg_Comp_Add.srcs/sources_1/new/Reg_Comp_Add.vhd"
vhdl xil_defaultlib  "../../../Example-2.3_Reg_Comp_Add.srcs/sim_1/new/tb_Reg_Comp_Add.vhd"

# Do not sort compile order
nosort
