Timing Analyzer report for Typhoon
Sat Nov 24 22:10:50 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'BOARD_CLK'
 14. Slow 1200mV 85C Model Setup: 'debugState.bigwait'
 15. Slow 1200mV 85C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'BOARD_CLK'
 17. Slow 1200mV 85C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'debugState.bigwait'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'BOARD_CLK'
 27. Slow 1200mV 0C Model Setup: 'debugState.bigwait'
 28. Slow 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'BOARD_CLK'
 30. Slow 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'debugState.bigwait'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'BOARD_CLK'
 39. Fast 1200mV 0C Model Setup: 'debugState.bigwait'
 40. Fast 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'BOARD_CLK'
 42. Fast 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'debugState.bigwait'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Typhoon                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processors 3-4         ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Typhoon.sdc   ; OK     ; Sat Nov 24 22:10:48 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+--------------------------------------------------------+
; BOARD_CLK                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                      ; { BOARD_CLK }                                          ;
; debugState.bigwait                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                      ; { debugState.bigwait }                                 ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; BOARD_CLK ; myTest|altpll_component|auto_generated|pll1|inclk[0] ; { myTest|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 125.55 MHz ; 125.55 MHz      ; myTest|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 130.51 MHz ; 130.51 MHz      ; BOARD_CLK                                          ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; BOARD_CLK                                          ; -1.446 ; -6.750        ;
; debugState.bigwait                                 ; -0.903 ; -2.416        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 2.035  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; BOARD_CLK                                          ; 0.360 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.388 ; 0.000         ;
; debugState.bigwait                                 ; 0.471 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; debugState.bigwait                                 ; 0.395 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 4.707 ; 0.000         ;
; BOARD_CLK                                          ; 9.628 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.446 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 3.329      ; 5.535      ;
; -1.335 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 3.321      ; 5.416      ;
; -1.184 ; debugState.bigwait                                                                                                                                            ; debugState.bigwait                                                                                                                                                              ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 2.952      ; 4.856      ;
; -1.029 ; AddressToSRAM[1][8]                                                                                                                                           ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.968     ; 1.089      ;
; -0.980 ; debugState.bigwait                                                                                                                                            ; debugState.fetch                                                                                                                                                                ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 2.958      ; 4.658      ;
; -0.934 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 3.329      ; 5.523      ;
; -0.859 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 3.321      ; 5.440      ;
; -0.776 ; DataToSRAM[1][0]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.967     ; 0.837      ;
; -0.758 ; DataToSRAM[1][2]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.969     ; 0.817      ;
; -0.747 ; debugState.bigwait                                                                                                                                            ; debugState.bigwait                                                                                                                                                              ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 2.952      ; 4.919      ;
; -0.482 ; debugState.bigwait                                                                                                                                            ; debugState.fetch                                                                                                                                                                ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 2.958      ; 4.660      ;
; 5.526  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.675      ; 5.067      ;
; 5.823  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.767      ;
; 5.972  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.620      ;
; 5.986  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.675      ; 4.607      ;
; 6.021  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.676      ; 4.573      ;
; 6.057  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.535      ;
; 6.059  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.531      ;
; 6.082  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.675      ; 4.511      ;
; 6.083  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.673      ; 4.508      ;
; 6.107  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.675      ; 4.486      ;
; 6.126  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.466      ;
; 6.128  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.462      ;
; 6.148  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.672      ; 4.442      ;
; 6.352  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.240      ;
; 6.365  ; SRAM_controller:SRAM|DataFromSRAM[0][2]                                                                                                                       ; LEDR[2]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.227      ;
; 6.376  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.check                                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; -0.045     ; 3.497      ;
; 6.384  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.676      ; 4.210      ;
; 6.396  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.673      ; 4.195      ;
; 6.407  ; SRAM_controller:SRAM|DataFromSRAM[0][4]                                                                                                                       ; LEDR[4]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.185      ;
; 6.409  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.673      ; 4.182      ;
; 6.413  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.676      ; 4.181      ;
; 6.422  ; SRAM_controller:SRAM|DataFromSRAM[0][5]                                                                                                                       ; LEDR[5]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.170      ;
; 6.481  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.memFetchWait                                                                                                                                                         ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.682      ; 4.119      ;
; 6.481  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.676      ; 4.113      ;
; 6.492  ; SRAM_controller:SRAM|DataFromSRAM[0][14]                                                                                                                      ; LEDR[14]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.100      ;
; 6.512  ; SRAM_controller:SRAM|DataFromSRAM[0][0]                                                                                                                       ; LEDR[0]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.080      ;
; 6.516  ; SRAM_controller:SRAM|DataFromSRAM[0][12]                                                                                                                      ; LEDR[12]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.076      ;
; 6.516  ; SRAM_controller:SRAM|DataFromSRAM[0][3]                                                                                                                       ; LEDR[3]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.076      ;
; 6.521  ; SRAM_controller:SRAM|DataFromSRAM[0][6]                                                                                                                       ; LEDR[6]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.071      ;
; 6.533  ; SRAM_controller:SRAM|DataFromSRAM[0][1]                                                                                                                       ; LEDR[1]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.059      ;
; 6.548  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.671      ; 4.041      ;
; 6.549  ; SRAM_controller:SRAM|DataFromSRAM[0][8]                                                                                                                       ; LEDR[8]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.682      ; 4.051      ;
; 6.550  ; SRAM_controller:SRAM|DataFromSRAM[0][9]                                                                                                                       ; LEDR[9]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.682      ; 4.050      ;
; 6.562  ; SRAM_controller:SRAM|DataFromSRAM[0][10]                                                                                                                      ; LEDR[10]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.030      ;
; 6.563  ; SRAM_controller:SRAM|DataFromSRAM[0][7]                                                                                                                       ; LEDR[7]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.029      ;
; 6.566  ; SRAM_controller:SRAM|DataFromSRAM[0][13]                                                                                                                      ; LEDR[13]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.026      ;
; 6.570  ; SRAM_controller:SRAM|DataFromSRAM[0][15]                                                                                                                      ; LEDR[15]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.674      ; 4.022      ;
; 6.605  ; SRAM_controller:SRAM|DataFromSRAM[0][11]                                                                                                                      ; LEDR[11]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.682      ; 3.995      ;
; 12.338 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.084     ; 7.576      ;
; 13.218 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.082     ; 6.698      ;
; 13.277 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.079     ; 6.642      ;
; 13.345 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 6.570      ;
; 13.520 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 6.395      ;
; 14.121 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 5.796      ;
; 14.199 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.082     ; 5.717      ;
; 14.324 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 5.593      ;
; 14.362 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 5.555      ;
; 14.425 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 5.492      ;
; 14.625 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 5.293      ;
; 14.625 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 5.292      ;
; 14.688 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.081     ; 5.229      ;
; 14.711 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 5.204      ;
; 14.903 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 5.015      ;
; 14.955 ; dummyCounter[0]                                                                                                                                               ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.517     ; 4.526      ;
; 14.974 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.079     ; 4.945      ;
; 15.096 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.066     ; 4.836      ;
; 15.166 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.290      ; 5.162      ;
; 15.266 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.065     ; 4.667      ;
; 15.300 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.618      ;
; 15.340 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 4.575      ;
; 15.398 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.277      ; 4.917      ;
; 15.398 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.277      ; 4.917      ;
; 15.399 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 4.516      ;
; 15.399 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.283      ; 4.922      ;
; 15.431 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.068     ; 4.499      ;
; 15.436 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.482      ;
; 15.461 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.084     ; 4.453      ;
; 15.461 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.068     ; 4.469      ;
; 15.470 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.068     ; 4.460      ;
; 15.557 ; debugState.store                                                                                                                                              ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.087     ; 4.354      ;
; 15.562 ; debugState.check                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 1.015      ; 5.491      ;
; 15.572 ; debugState.memFetchWait                                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.290      ; 4.756      ;
; 15.618 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.300      ;
; 15.618 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.300      ;
; 15.649 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.269      ;
; 15.673 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 4.242      ;
; 15.673 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.245      ;
; 15.697 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.084     ; 4.217      ;
; 15.761 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.079     ; 4.158      ;
; 15.769 ; debugState.memFetchWait                                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.282      ; 4.551      ;
; 15.796 ; debugState.check                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 1.007      ; 5.249      ;
; 15.798 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.080     ; 4.120      ;
; 15.800 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.284      ; 4.522      ;
; 15.800 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.284      ; 4.522      ;
; 15.803 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.084     ; 4.111      ;
; 15.847 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.084     ; 4.067      ;
; 15.854 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 4.061      ;
; 15.854 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 4.061      ;
; 15.854 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.083     ; 4.061      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'debugState.bigwait'                                                                                   ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node             ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; -0.903 ; debugState.memFetchWait ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 1.031      ; 2.097      ;
; -0.895 ; debugState.fetch        ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 1.031      ; 2.089      ;
; -0.790 ; debugState.memFetchWait ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 1.031      ; 2.096      ;
; -0.782 ; debugState.fetch        ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 1.031      ; 2.088      ;
; -0.723 ; debugState.fetch        ; DataToSRAM[1][0]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 1.029      ; 1.908      ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.035 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 7.584      ;
; 2.035 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 7.584      ;
; 2.035 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.379     ; 7.584      ;
; 2.048 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.873      ;
; 2.050 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.871      ;
; 2.050 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.871      ;
; 2.058 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.863      ;
; 2.069 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.852      ;
; 2.076 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.845      ;
; 2.076 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.845      ;
; 2.077 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.844      ;
; 2.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.384     ; 7.436      ;
; 2.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.384     ; 7.436      ;
; 2.178 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.384     ; 7.436      ;
; 2.246 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.675      ;
; 2.248 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.673      ;
; 2.248 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.673      ;
; 2.256 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.665      ;
; 2.261 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.660      ;
; 2.268 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.653      ;
; 2.268 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.653      ;
; 2.269 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.652      ;
; 2.290 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.389     ; 7.319      ;
; 2.290 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.389     ; 7.319      ;
; 2.290 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.389     ; 7.319      ;
; 2.335 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.366     ; 7.297      ;
; 2.335 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.366     ; 7.297      ;
; 2.335 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.366     ; 7.297      ;
; 2.336 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 7.290      ;
; 2.336 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 7.290      ;
; 2.358 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.385     ; 7.255      ;
; 2.358 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.385     ; 7.255      ;
; 2.358 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.385     ; 7.255      ;
; 2.370 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 7.246      ;
; 2.370 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 7.246      ;
; 2.370 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 7.246      ;
; 2.397 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.395     ; 7.206      ;
; 2.397 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.395     ; 7.206      ;
; 2.397 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.395     ; 7.206      ;
; 2.426 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.398     ; 7.174      ;
; 2.426 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.398     ; 7.174      ;
; 2.426 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.398     ; 7.174      ;
; 2.442 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.477      ;
; 2.444 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.475      ;
; 2.445 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.474      ;
; 2.445 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.474      ;
; 2.451 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.468      ;
; 2.452 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.467      ;
; 2.452 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.467      ;
; 2.453 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.466      ;
; 2.478 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.149      ;
; 2.478 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.149      ;
; 2.478 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.371     ; 7.149      ;
; 2.479 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.377     ; 7.142      ;
; 2.479 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.377     ; 7.142      ;
; 2.513 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 7.098      ;
; 2.513 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 7.098      ;
; 2.513 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 7.098      ;
; 2.527 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 7.079      ;
; 2.527 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 7.079      ;
; 2.527 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 7.079      ;
; 2.590 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 7.032      ;
; 2.590 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 7.032      ;
; 2.590 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.376     ; 7.032      ;
; 2.591 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 7.025      ;
; 2.591 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 7.025      ;
; 2.598 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.400     ; 7.000      ;
; 2.598 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.400     ; 7.000      ;
; 2.598 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.400     ; 7.000      ;
; 2.625 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 6.981      ;
; 2.625 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 6.981      ;
; 2.625 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 6.981      ;
; 2.636 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 6.993      ;
; 2.636 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 6.993      ;
; 2.636 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 6.993      ;
; 2.636 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.369     ; 6.993      ;
; 2.642 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.285      ;
; 2.644 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.283      ;
; 2.645 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.282      ;
; 2.645 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.282      ;
; 2.651 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.276      ;
; 2.652 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.275      ;
; 2.652 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.275      ;
; 2.653 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.274      ;
; 2.658 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 6.968      ;
; 2.658 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 6.968      ;
; 2.658 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.372     ; 6.968      ;
; 2.659 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.378     ; 6.961      ;
; 2.659 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.378     ; 6.961      ;
; 2.693 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 6.917      ;
; 2.693 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 6.917      ;
; 2.693 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 6.917      ;
; 2.697 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 6.919      ;
; 2.697 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 6.919      ;
; 2.697 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.382     ; 6.919      ;
; 2.698 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 6.912      ;
; 2.698 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.388     ; 6.912      ;
; 2.718 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.385     ; 6.895      ;
; 2.718 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.385     ; 6.895      ;
; 2.718 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.385     ; 6.895      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.448      ; 1.030      ;
; 0.367 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.443      ; 1.032      ;
; 0.371 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.435      ; 1.028      ;
; 0.373 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.447      ; 1.042      ;
; 0.390 ; dummyCounter[0]                                                                                                                                                    ; dummyCounter[0]                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.669      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.686      ;
; 0.421 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.688      ;
; 0.425 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.435      ; 1.082      ;
; 0.436 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.702      ;
; 0.441 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.708      ;
; 0.443 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.711      ;
; 0.451 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.718      ;
; 0.458 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.725      ;
; 0.461 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.728      ;
; 0.463 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.729      ;
; 0.544 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.811      ;
; 0.573 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.839      ;
; 0.579 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.846      ;
; 0.579 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.845      ;
; 0.580 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.846      ;
; 0.580 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.847      ;
; 0.589 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.856      ;
; 0.601 ; debugState.check                                                                                                                                                   ; debugState.init                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.050      ; 0.837      ;
; 0.601 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.867      ;
; 0.603 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.444      ; 1.269      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.438      ; 1.267      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.438      ; 1.267      ;
; 0.610 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.876      ;
; 0.612 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.879      ;
; 0.612 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.878      ;
; 0.613 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.880      ;
; 0.614 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.880      ;
; 0.621 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.890      ;
; 0.624 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.891      ;
; 0.625 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.892      ;
; 0.626 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.893      ;
; 0.626 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.893      ;
; 0.626 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.893      ;
; 0.627 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.894      ;
; 0.629 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.896      ;
; 0.630 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.899      ;
; 0.632 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.438      ; 1.292      ;
; 0.633 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.447      ; 1.302      ;
; 0.636 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.447      ; 1.307      ;
; 0.638 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.905      ;
; 0.641 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.907      ;
; 0.646 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.443      ; 1.311      ;
; 0.647 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.082      ; 0.915      ;
; 0.664 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.931      ;
; 0.667 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.447      ; 1.336      ;
; 0.667 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.934      ;
; 0.669 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.936      ;
; 0.677 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.943      ;
; 0.677 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.944      ;
; 0.678 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.441      ; 1.341      ;
; 0.681 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.947      ;
; 0.686 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.953      ;
; 0.688 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.955      ;
; 0.689 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.955      ;
; 0.699 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.966      ;
; 0.700 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.080      ; 0.966      ;
; 0.706 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.447      ; 1.375      ;
; 0.721 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 0.988      ;
; 0.766 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.081      ; 1.033      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.388 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 0.973      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                     ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                                  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|lastOpRead                                                                                                                                    ; SRAM_controller:SRAM|lastOpRead                                                                                                                                                 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.413 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 0.993      ;
; 0.415 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.000      ;
; 0.417 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.685      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.685      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.014      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.686      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'debugState.bigwait'                                                                                   ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node             ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; 0.471 ; debugState.fetch        ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.333      ; 1.834      ;
; 0.478 ; debugState.fetch        ; DataToSRAM[1][0]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.331      ; 1.839      ;
; 0.480 ; debugState.fetch        ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.332      ; 1.842      ;
; 0.487 ; debugState.memFetchWait ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.333      ; 1.850      ;
; 0.496 ; debugState.memFetchWait ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.332      ; 1.858      ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.365 ns




+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 136.35 MHz ; 136.35 MHz      ; myTest|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.84 MHz ; 141.84 MHz      ; BOARD_CLK                                          ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; BOARD_CLK                                          ; -1.231 ; -5.716        ;
; debugState.bigwait                                 ; -0.704 ; -1.920        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 2.666  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; BOARD_CLK                                          ; 0.349 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; debugState.bigwait                                 ; 0.416 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; debugState.bigwait                                 ; 0.430 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 4.709 ; 0.000         ;
; BOARD_CLK                                          ; 9.649 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.231 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 3.013      ; 4.977      ;
; -1.141 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 3.003      ; 4.877      ;
; -0.995 ; debugState.bigwait                                                                                                                                            ; debugState.bigwait                                                                                                                                                              ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 2.679      ; 4.376      ;
; -0.914 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 3.013      ; 5.160      ;
; -0.897 ; AddressToSRAM[1][8]                                                                                                                                           ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.890     ; 1.027      ;
; -0.845 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 3.003      ; 5.081      ;
; -0.791 ; debugState.bigwait                                                                                                                                            ; debugState.fetch                                                                                                                                                                ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 2.686      ; 4.179      ;
; -0.694 ; debugState.bigwait                                                                                                                                            ; debugState.bigwait                                                                                                                                                              ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 2.679      ; 4.575      ;
; -0.661 ; DataToSRAM[1][0]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.890     ; 0.791      ;
; -0.647 ; DataToSRAM[1][2]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.892     ; 0.775      ;
; -0.460 ; debugState.bigwait                                                                                                                                            ; debugState.fetch                                                                                                                                                                ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 2.686      ; 4.348      ;
; 5.882  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.592      ; 4.629      ;
; 6.166  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.588      ; 4.341      ;
; 6.256  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.592      ; 4.255      ;
; 6.282  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 4.227      ;
; 6.298  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 4.212      ;
; 6.321  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.594      ; 4.192      ;
; 6.354  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.592      ; 4.157      ;
; 6.356  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.588      ; 4.151      ;
; 6.365  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 4.143      ;
; 6.389  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.588      ; 4.118      ;
; 6.399  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.590      ; 4.110      ;
; 6.432  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.588      ; 4.075      ;
; 6.436  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.592      ; 4.075      ;
; 6.574  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.936      ;
; 6.610  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.check                                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; -0.027     ; 3.282      ;
; 6.619  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 3.889      ;
; 6.632  ; SRAM_controller:SRAM|DataFromSRAM[0][4]                                                                                                                       ; LEDR[4]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.878      ;
; 6.636  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.594      ; 3.877      ;
; 6.641  ; SRAM_controller:SRAM|DataFromSRAM[0][5]                                                                                                                       ; LEDR[5]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.869      ;
; 6.665  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.594      ; 3.848      ;
; 6.671  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.589      ; 3.837      ;
; 6.697  ; SRAM_controller:SRAM|DataFromSRAM[0][14]                                                                                                                      ; LEDR[14]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.813      ;
; 6.700  ; SRAM_controller:SRAM|DataFromSRAM[0][2]                                                                                                                       ; LEDR[2]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.810      ;
; 6.714  ; SRAM_controller:SRAM|DataFromSRAM[0][12]                                                                                                                      ; LEDR[12]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.796      ;
; 6.725  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.593      ; 3.787      ;
; 6.727  ; SRAM_controller:SRAM|DataFromSRAM[0][6]                                                                                                                       ; LEDR[6]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.783      ;
; 6.729  ; SRAM_controller:SRAM|DataFromSRAM[0][3]                                                                                                                       ; LEDR[3]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.781      ;
; 6.740  ; SRAM_controller:SRAM|DataFromSRAM[0][1]                                                                                                                       ; LEDR[1]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.770      ;
; 6.741  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.memFetchWait                                                                                                                                                         ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.598      ; 3.776      ;
; 6.751  ; SRAM_controller:SRAM|DataFromSRAM[0][9]                                                                                                                       ; LEDR[9]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.598      ; 3.766      ;
; 6.753  ; SRAM_controller:SRAM|DataFromSRAM[0][13]                                                                                                                      ; LEDR[13]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.757      ;
; 6.756  ; SRAM_controller:SRAM|DataFromSRAM[0][8]                                                                                                                       ; LEDR[8]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.598      ; 3.761      ;
; 6.769  ; SRAM_controller:SRAM|DataFromSRAM[0][15]                                                                                                                      ; LEDR[15]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.741      ;
; 6.779  ; SRAM_controller:SRAM|DataFromSRAM[0][0]                                                                                                                       ; LEDR[0]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.731      ;
; 6.782  ; SRAM_controller:SRAM|DataFromSRAM[0][10]                                                                                                                      ; LEDR[10]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.728      ;
; 6.784  ; SRAM_controller:SRAM|DataFromSRAM[0][7]                                                                                                                       ; LEDR[7]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.591      ; 3.726      ;
; 6.784  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.587      ; 3.722      ;
; 6.806  ; SRAM_controller:SRAM|DataFromSRAM[0][11]                                                                                                                      ; LEDR[11]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.598      ; 3.711      ;
; 12.950 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 6.975      ;
; 13.725 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.073     ; 6.201      ;
; 13.746 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.067     ; 6.186      ;
; 13.953 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 5.972      ;
; 14.067 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 5.858      ;
; 14.595 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 5.332      ;
; 14.637 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.073     ; 5.289      ;
; 14.804 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 5.123      ;
; 14.871 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 5.056      ;
; 14.920 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 5.007      ;
; 14.998 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 4.929      ;
; 15.064 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 4.863      ;
; 15.104 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 4.824      ;
; 15.131 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 4.794      ;
; 15.318 ; dummyCounter[0]                                                                                                                                               ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.475     ; 4.206      ;
; 15.356 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 4.572      ;
; 15.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.070     ; 4.549      ;
; 15.466 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.255      ; 4.819      ;
; 15.523 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.056     ; 4.420      ;
; 15.679 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.054     ; 4.266      ;
; 15.700 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 4.225      ;
; 15.711 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 4.217      ;
; 15.717 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.242      ; 4.555      ;
; 15.717 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.247      ; 4.560      ;
; 15.717 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.242      ; 4.555      ;
; 15.743 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 4.182      ;
; 15.783 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.058     ; 4.158      ;
; 15.832 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.058     ; 4.109      ;
; 15.834 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.072     ; 4.093      ;
; 15.838 ; debugState.check                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.877      ; 5.069      ;
; 15.846 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.058     ; 4.095      ;
; 15.850 ; debugState.store                                                                                                                                              ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.079     ; 4.070      ;
; 15.878 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.075     ; 4.046      ;
; 15.914 ; debugState.memFetchWait                                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.255      ; 4.371      ;
; 15.925 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 4.003      ;
; 15.925 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 4.003      ;
; 15.987 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.941      ;
; 15.988 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.075     ; 3.936      ;
; 15.996 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.932      ;
; 16.016 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 3.909      ;
; 16.031 ; debugState.check                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.867      ; 4.866      ;
; 16.095 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.071     ; 3.833      ;
; 16.107 ; debugState.memFetchWait                                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.245      ; 4.168      ;
; 16.107 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.250      ; 4.173      ;
; 16.107 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.250      ; 4.173      ;
; 16.145 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.070     ; 3.784      ;
; 16.153 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 3.772      ;
; 16.153 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 3.772      ;
; 16.153 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 3.772      ;
; 16.153 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 3.772      ;
; 16.153 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.074     ; 3.772      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'debugState.bigwait'                                                                                    ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node             ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; -0.704 ; debugState.memFetchWait ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.938      ; 1.873      ;
; -0.696 ; debugState.fetch        ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.938      ; 1.865      ;
; -0.612 ; debugState.fetch        ; DataToSRAM[1][0]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.937      ; 1.775      ;
; -0.604 ; debugState.memFetchWait ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.939      ; 1.872      ;
; -0.596 ; debugState.fetch        ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.939      ; 1.864      ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.666 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.339     ; 6.994      ;
; 2.666 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.339     ; 6.994      ;
; 2.666 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.339     ; 6.994      ;
; 2.742 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.190      ;
; 2.744 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.188      ;
; 2.745 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.187      ;
; 2.751 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.181      ;
; 2.764 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.168      ;
; 2.771 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.161      ;
; 2.772 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.160      ;
; 2.772 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.160      ;
; 2.808 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 6.848      ;
; 2.808 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 6.848      ;
; 2.808 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 6.848      ;
; 2.875 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.057      ;
; 2.877 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.055      ;
; 2.878 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.054      ;
; 2.884 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.048      ;
; 2.897 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.035      ;
; 2.904 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.028      ;
; 2.905 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.027      ;
; 2.905 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.027      ;
; 2.908 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.347     ; 6.744      ;
; 2.908 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.347     ; 6.744      ;
; 2.908 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.347     ; 6.744      ;
; 2.947 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.332     ; 6.720      ;
; 2.947 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.326     ; 6.726      ;
; 2.947 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.326     ; 6.726      ;
; 2.947 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.326     ; 6.726      ;
; 2.947 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.332     ; 6.720      ;
; 2.975 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 6.682      ;
; 2.975 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 6.682      ;
; 2.975 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 6.682      ;
; 3.050 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 6.606      ;
; 3.050 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 6.606      ;
; 3.050 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.343     ; 6.606      ;
; 3.076 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 6.568      ;
; 3.076 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 6.568      ;
; 3.076 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.355     ; 6.568      ;
; 3.081 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 6.565      ;
; 3.081 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 6.565      ;
; 3.081 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.353     ; 6.565      ;
; 3.089 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.336     ; 6.574      ;
; 3.089 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.330     ; 6.580      ;
; 3.089 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.330     ; 6.580      ;
; 3.089 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.330     ; 6.580      ;
; 3.089 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.336     ; 6.574      ;
; 3.095 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.834      ;
; 3.097 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.832      ;
; 3.098 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.831      ;
; 3.104 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.825      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.812      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 6.536      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 6.536      ;
; 3.117 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 6.536      ;
; 3.124 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.805      ;
; 3.125 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 6.524      ;
; 3.125 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 6.524      ;
; 3.125 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 6.524      ;
; 3.125 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.804      ;
; 3.125 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.804      ;
; 3.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.340     ; 6.470      ;
; 3.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.334     ; 6.476      ;
; 3.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.334     ; 6.476      ;
; 3.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.334     ; 6.476      ;
; 3.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.340     ; 6.470      ;
; 3.217 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 6.432      ;
; 3.217 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 6.432      ;
; 3.217 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.350     ; 6.432      ;
; 3.229 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[3]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.329     ; 6.441      ;
; 3.229 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[5]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.329     ; 6.441      ;
; 3.229 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[6]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.329     ; 6.441      ;
; 3.229 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[7]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.329     ; 6.441      ;
; 3.243 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.358     ; 6.398      ;
; 3.243 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.358     ; 6.398      ;
; 3.243 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.358     ; 6.398      ;
; 3.270 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.666      ;
; 3.272 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.664      ;
; 3.273 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.663      ;
; 3.279 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.657      ;
; 3.292 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.644      ;
; 3.299 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.637      ;
; 3.300 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.636      ;
; 3.300 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.636      ;
; 3.330 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.336     ; 6.333      ;
; 3.330 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.330     ; 6.339      ;
; 3.330 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.330     ; 6.339      ;
; 3.330 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.330     ; 6.339      ;
; 3.330 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.336     ; 6.333      ;
; 3.340 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.348     ; 6.311      ;
; 3.340 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 6.317      ;
; 3.340 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 6.317      ;
; 3.340 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 6.317      ;
; 3.340 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.348     ; 6.311      ;
; 3.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 6.308      ;
; 3.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.340     ; 6.314      ;
; 3.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.340     ; 6.314      ;
; 3.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.340     ; 6.314      ;
; 3.345 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 6.308      ;
; 3.359 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 6.294      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; dummyCounter[0]                                                                                                                                                    ; dummyCounter[0]                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.088      ; 0.608      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.401      ; 0.960      ;
; 0.366 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.397      ; 0.964      ;
; 0.367 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.401      ; 0.969      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.386      ; 0.967      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.624      ;
; 0.394 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.636      ;
; 0.399 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.644      ;
; 0.409 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.653      ;
; 0.416 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.661      ;
; 0.423 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.666      ;
; 0.426 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.669      ;
; 0.431 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.386      ; 1.018      ;
; 0.494 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.737      ;
; 0.519 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.762      ;
; 0.525 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.768      ;
; 0.526 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.768      ;
; 0.526 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.769      ;
; 0.526 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.768      ;
; 0.537 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.780      ;
; 0.544 ; debugState.check                                                                                                                                                   ; debugState.init                                                                                                                                                                 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.045      ; 0.760      ;
; 0.549 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.792      ;
; 0.553 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.796      ;
; 0.557 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.800      ;
; 0.564 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.807      ;
; 0.567 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.398      ; 1.166      ;
; 0.568 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.814      ;
; 0.572 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.815      ;
; 0.572 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 0.816      ;
; 0.574 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.817      ;
; 0.575 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 0.819      ;
; 0.575 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.818      ;
; 0.577 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.819      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.821      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.821      ;
; 0.578 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.822      ;
; 0.581 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.391      ; 1.176      ;
; 0.586 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.401      ; 1.188      ;
; 0.586 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.390      ; 1.177      ;
; 0.587 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 0.832      ;
; 0.591 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.401      ; 1.193      ;
; 0.603 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.073      ; 0.847      ;
; 0.606 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.391      ; 1.198      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.397      ; 1.205      ;
; 0.607 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.401      ; 1.211      ;
; 0.610 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.854      ;
; 0.618 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.862      ;
; 0.624 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.867      ;
; 0.629 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.395      ; 1.226      ;
; 0.630 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.873      ;
; 0.633 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.876      ;
; 0.638 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.071      ; 0.880      ;
; 0.643 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.886      ;
; 0.654 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.401      ; 1.256      ;
; 0.657 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.900      ;
; 0.690 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK    ; BOARD_CLK   ; 0.000        ; 0.072      ; 0.933      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                     ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|lastOpRead                                                                                                                                    ; SRAM_controller:SRAM|lastOpRead                                                                                                                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                              ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.379 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.379 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.379 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.625      ;
; 0.381 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.625      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'debugState.bigwait'                                                                                    ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node             ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; 0.416 ; debugState.fetch        ; DataToSRAM[1][0]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.209      ; 1.655      ;
; 0.441 ; debugState.fetch        ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.211      ; 1.682      ;
; 0.449 ; debugState.memFetchWait ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.211      ; 1.690      ;
; 0.458 ; debugState.fetch        ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.210      ; 1.698      ;
; 0.466 ; debugState.memFetchWait ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 1.210      ; 1.706      ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.632 ns




+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; BOARD_CLK                                          ; -0.664 ; -2.128        ;
; debugState.bigwait                                 ; -0.007 ; -0.007        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 6.072  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; BOARD_CLK                                          ; 0.147 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.169 ; 0.000         ;
; debugState.bigwait                                 ; 0.204 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; debugState.bigwait                                 ; 0.313 ; 0.000         ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; 4.754 ; 0.000         ;
; BOARD_CLK                                          ; 9.373 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -0.664 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 1.760      ; 3.028      ;
; -0.646 ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 1.748      ; 2.998      ;
; -0.438 ; debugState.bigwait                                                                                                                                            ; debugState.bigwait                                                                                                                                                              ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 1.566      ; 2.586      ;
; -0.366 ; debugState.bigwait                                                                                                                                            ; debugState.fetch                                                                                                                                                                ; debugState.bigwait                                 ; BOARD_CLK   ; 0.500        ; 1.574      ; 2.522      ;
; -0.014 ; AddressToSRAM[1][8]                                                                                                                                           ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.423     ; 0.590      ;
; 0.131  ; DataToSRAM[1][0]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.423     ; 0.445      ;
; 0.135  ; DataToSRAM[1][2]                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; -0.425     ; 0.439      ;
; 0.194  ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 1.760      ; 2.670      ;
; 0.202  ; debugState.bigwait                                                                                                                                            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 1.748      ; 2.650      ;
; 0.332  ; debugState.bigwait                                                                                                                                            ; debugState.bigwait                                                                                                                                                              ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 1.566      ; 2.316      ;
; 0.427  ; debugState.bigwait                                                                                                                                            ; debugState.fetch                                                                                                                                                                ; debugState.bigwait                                 ; BOARD_CLK   ; 1.000        ; 1.574      ; 2.229      ;
; 7.782  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.398      ; 2.523      ;
; 7.830  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.473      ;
; 7.862  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.439      ;
; 7.863  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.398      ; 2.442      ;
; 7.919  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.384      ;
; 7.926  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.398      ; 2.379      ;
; 7.931  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.370      ;
; 7.937  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.364      ;
; 7.969  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.332      ;
; 7.985  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.318      ;
; 8.017  ; SRAM_controller:SRAM|DataFromSRAM[0][2]                                                                                                                       ; LEDR[2]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.287      ;
; 8.017  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[3]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.396      ; 2.286      ;
; 8.019  ; SRAM_controller:SRAM|DataFromSRAM[0][4]                                                                                                                       ; LEDR[4]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.285      ;
; 8.029  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.399      ; 2.277      ;
; 8.038  ; SRAM_controller:SRAM|DataFromSRAM[0][5]                                                                                                                       ; LEDR[5]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.266      ;
; 8.042  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.259      ;
; 8.053  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.check                                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; -0.013     ; 1.841      ;
; 8.064  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.398      ; 2.241      ;
; 8.076  ; SRAM_controller:SRAM|DataFromSRAM[0][14]                                                                                                                      ; LEDR[14]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.228      ;
; 8.084  ; SRAM_controller:SRAM|DataFromSRAM[0][12]                                                                                                                      ; LEDR[12]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.220      ;
; 8.089  ; SRAM_controller:SRAM|DataFromSRAM[0][0]                                                                                                                       ; LEDR[0]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.215      ;
; 8.094  ; SRAM_controller:SRAM|DataFromSRAM[0][6]                                                                                                                       ; LEDR[6]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.210      ;
; 8.100  ; SRAM_controller:SRAM|DataFromSRAM[0][3]                                                                                                                       ; LEDR[3]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.204      ;
; 8.113  ; SRAM_controller:SRAM|DataFromSRAM[0][10]                                                                                                                      ; LEDR[10]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.191      ;
; 8.114  ; SRAM_controller:SRAM|DataFromSRAM[0][8]                                                                                                                       ; LEDR[8]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.404      ; 2.197      ;
; 8.114  ; SRAM_controller:SRAM|DataFromSRAM[0][1]                                                                                                                       ; LEDR[1]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.190      ;
; 8.120  ; SRAM_controller:SRAM|DataFromSRAM[0][15]                                                                                                                      ; LEDR[15]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.184      ;
; 8.120  ; SRAM_controller:SRAM|DataFromSRAM[0][9]                                                                                                                       ; LEDR[9]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.404      ; 2.191      ;
; 8.124  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.399      ; 2.182      ;
; 8.124  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.177      ;
; 8.131  ; SRAM_controller:SRAM|DataFromSRAM[0][7]                                                                                                                       ; LEDR[7]~reg0                                                                                                                                                                    ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.173      ;
; 8.149  ; SRAM_controller:SRAM|DataFromSRAM[0][11]                                                                                                                      ; LEDR[11]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.404      ; 2.162      ;
; 8.149  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.400      ; 2.158      ;
; 8.168  ; SRAM_controller:SRAM|DataFromSRAM[0][13]                                                                                                                      ; LEDR[13]~reg0                                                                                                                                                                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.397      ; 2.136      ;
; 8.217  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.399      ; 2.089      ;
; 8.231  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[1]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.394      ; 2.070      ;
; 8.236  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.393      ; 2.064      ;
; 8.279  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                             ; debugState.memFetchWait                                                                                                                                                         ; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK   ; 10.000       ; 0.403      ; 2.031      ;
; 16.080 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.043     ; 3.864      ;
; 16.529 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.037     ; 3.421      ;
; 16.529 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 3.419      ;
; 16.564 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.044     ; 3.379      ;
; 16.640 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.044     ; 3.303      ;
; 17.025 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.921      ;
; 17.058 ; debugState.store                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 2.890      ;
; 17.156 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.790      ;
; 17.189 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.757      ;
; 17.210 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.041     ; 2.736      ;
; 17.255 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.692      ;
; 17.282 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.042     ; 2.663      ;
; 17.303 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.042     ; 2.642      ;
; 17.338 ; dummyCounter[0]                                                                                                                                               ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.252     ; 2.397      ;
; 17.363 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.045     ; 2.579      ;
; 17.432 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.144      ; 2.721      ;
; 17.454 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.493      ;
; 17.461 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.039     ; 2.487      ;
; 17.518 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.026     ; 2.443      ;
; 17.586 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.132      ; 2.555      ;
; 17.586 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.132      ; 2.555      ;
; 17.588 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.135      ; 2.556      ;
; 17.589 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.358      ;
; 17.609 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.024     ; 2.354      ;
; 17.618 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.329      ;
; 17.652 ; debugState.store                                                                                                                                              ; debugState.bigwait                                                                                                                                                              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.050     ; 2.285      ;
; 17.653 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.044     ; 2.290      ;
; 17.658 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.289      ;
; 17.668 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 2.291      ;
; 17.698 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 2.261      ;
; 17.719 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.228      ;
; 17.720 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                             ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.028     ; 2.239      ;
; 17.727 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.044     ; 2.216      ;
; 17.730 ; debugState.memFetchWait                                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.144      ; 2.423      ;
; 17.736 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.042     ; 2.209      ;
; 17.741 ; debugState.check                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.558      ; 2.826      ;
; 17.750 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 2.201      ;
; 17.750 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 2.201      ;
; 17.752 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.195      ;
; 17.774 ; debugState.memFetchWait                                                                                                                                       ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.132      ; 2.367      ;
; 17.785 ; debugState.check                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_datain_reg0  ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.546      ; 2.770      ;
; 17.799 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.148      ;
; 17.823 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.044     ; 2.120      ;
; 17.829 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.036     ; 2.122      ;
; 17.843 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_we_reg       ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.141      ; 2.307      ;
; 17.843 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; 0.141      ; 2.307      ;
; 17.843 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.044     ; 2.100      ;
; 17.866 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.081      ;
; 17.866 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.081      ;
; 17.866 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.081      ;
; 17.866 ; debugState.fetch                                                                                                                                              ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK                                          ; BOARD_CLK   ; 20.000       ; -0.040     ; 2.081      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'debugState.bigwait'                                                                                    ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node             ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; -0.007 ; debugState.memFetchWait ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.447      ; 1.034      ;
; -0.002 ; debugState.fetch        ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.447      ; 1.029      ;
; 0.037  ; debugState.fetch        ; DataToSRAM[1][0]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.446      ; 0.988      ;
; 0.063  ; debugState.memFetchWait ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.448      ; 1.028      ;
; 0.068  ; debugState.fetch        ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 1.000        ; 0.448      ; 1.023      ;
+--------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.072 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.879      ;
; 6.072 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.879      ;
; 6.075 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.876      ;
; 6.081 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.870      ;
; 6.094 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.857      ;
; 6.105 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.846      ;
; 6.110 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.841      ;
; 6.119 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.832      ;
; 6.124 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.827      ;
; 6.124 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.827      ;
; 6.127 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.824      ;
; 6.133 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.818      ;
; 6.162 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.789      ;
; 6.171 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.780      ;
; 6.171 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.780      ;
; 6.171 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.780      ;
; 6.263 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 3.525      ;
; 6.263 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 3.525      ;
; 6.263 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 3.525      ;
; 6.322 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.625      ;
; 6.322 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.625      ;
; 6.325 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.622      ;
; 6.331 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.616      ;
; 6.347 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 3.437      ;
; 6.347 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 3.437      ;
; 6.347 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.203     ; 3.437      ;
; 6.360 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.587      ;
; 6.368 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.579      ;
; 6.368 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.579      ;
; 6.369 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.578      ;
; 6.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.206     ; 3.371      ;
; 6.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.206     ; 3.371      ;
; 6.410 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.206     ; 3.371      ;
; 6.437 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.358      ;
; 6.437 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.358      ;
; 6.439 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.362      ;
; 6.439 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.362      ;
; 6.439 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 3.362      ;
; 6.444 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.341      ;
; 6.444 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.341      ;
; 6.444 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.202     ; 3.341      ;
; 6.444 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.512      ;
; 6.444 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.512      ;
; 6.447 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.339      ;
; 6.447 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.339      ;
; 6.447 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.201     ; 3.339      ;
; 6.447 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.509      ;
; 6.453 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.503      ;
; 6.471 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.485      ;
; 6.472 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.302      ;
; 6.472 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.302      ;
; 6.472 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.213     ; 3.302      ;
; 6.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.477      ;
; 6.479 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.477      ;
; 6.481 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.475      ;
; 6.491 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 3.281      ;
; 6.491 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 3.281      ;
; 6.491 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.215     ; 3.281      ;
; 6.496 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|roundRobin[1] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.450      ;
; 6.500 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.459      ;
; 6.500 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.459      ;
; 6.503 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.456      ;
; 6.509 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.450      ;
; 6.516 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[0]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.443      ;
; 6.521 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 3.270      ;
; 6.521 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 3.270      ;
; 6.523 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 3.274      ;
; 6.523 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 3.274      ;
; 6.523 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 3.274      ;
; 6.524 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[1]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.435      ;
; 6.524 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[4]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.435      ;
; 6.526 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[5]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.433      ;
; 6.531 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[13] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.251      ;
; 6.531 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[14] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.251      ;
; 6.531 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[15] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.205     ; 3.251      ;
; 6.536 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 3.240      ;
; 6.536 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 3.240      ;
; 6.536 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 3.240      ;
; 6.548 ; SRAM_controller:SRAM|roundRobin[1]                                                                                                                                              ; SRAM_controller:SRAM|roundRobin[1] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.398      ;
; 6.565 ; SRAM_controller:SRAM|roundRobin[0]                                                                                                                                              ; SRAM_controller:SRAM|roundRobin[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.381      ;
; 6.568 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[1]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 3.202      ;
; 6.568 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[2]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 3.202      ;
; 6.568 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[4]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.217     ; 3.202      ;
; 6.570 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.374      ;
; 6.570 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.374      ;
; 6.573 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.371      ;
; 6.578 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.371      ;
; 6.578 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.371      ;
; 6.579 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[6]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.365      ;
; 6.581 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.368      ;
; 6.581 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.370      ;
; 6.581 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.370      ;
; 6.583 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[2]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.364      ;
; 6.583 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; SRAM_controller:SRAM|FIFOread[3]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.364      ;
; 6.584 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; SRAM_controller:SRAM|FIFOread[7]   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.367      ;
; 6.584 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[8]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 3.204      ;
; 6.584 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[12] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 3.204      ;
; 6.586 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[9]  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 3.208      ;
; 6.586 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[10] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 3.208      ;
; 6.586 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; SRAM_controller:SRAM|DQ_buffer[11] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 3.208      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BOARD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; 0.147 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.235      ; 0.486      ;
; 0.150 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.236      ; 0.490      ;
; 0.154 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.230      ; 0.488      ;
; 0.157 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.221      ; 0.482      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; dummyCounter[0]                                                                                                                                                    ; dummyCounter[0]                                                                                                                                                                 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.315      ;
; 0.196 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.322      ;
; 0.200 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.329      ;
; 0.208 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.333      ;
; 0.212 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.337      ;
; 0.249 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.374      ;
; 0.256 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.231      ; 0.591      ;
; 0.263 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.236      ; 0.604      ;
; 0.264 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.236      ; 0.604      ;
; 0.265 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.225      ; 0.594      ;
; 0.266 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.224      ; 0.597      ;
; 0.271 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.043      ; 0.398      ;
; 0.271 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.396      ;
; 0.273 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.401      ;
; 0.276 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.043      ; 0.403      ;
; 0.276 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.402      ;
; 0.277 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.402      ;
; 0.277 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; debugState.check                                                                                                                                                   ; debugState.init                                                                                                                                                                 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.225      ; 0.608      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.230      ; 0.614      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.042      ; 0.406      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.405      ;
; 0.280 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.405      ;
; 0.281 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.406      ;
; 0.282 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.407      ;
; 0.283 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.043      ; 0.410      ;
; 0.283 ; debugState.bigwait                                                                                                                                                 ; debugState.fetch                                                                                                                                                                ; debugState.bigwait ; BOARD_CLK   ; 0.000        ; 1.636      ; 2.138      ;
; 0.287 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.236      ; 0.627      ;
; 0.287 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                                               ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.412      ;
; 0.289 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5                      ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.414      ;
; 0.302 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.227      ; 0.633      ;
; 0.303 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~porta_address_reg0 ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.236      ; 0.645      ;
; 0.308 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.433      ;
; 0.310 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.435      ;
; 0.313 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.438      ;
; 0.313 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.438      ;
; 0.314 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.439      ;
; 0.316 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.441      ;
; 0.320 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5         ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.445      ;
; 0.320 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0]              ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1                   ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.446      ;
; 0.334 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                                  ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1]                                       ; BOARD_CLK          ; BOARD_CLK   ; 0.000        ; 0.041      ; 0.459      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'myTest|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.169 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.451      ;
; 0.176 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.454      ;
; 0.177 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.459      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                     ; SRAM_controller:SRAM|SRAM_WE_N                                                                                                                                                  ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|lastOpRead                                                                                                                                    ; SRAM_controller:SRAM|lastOpRead                                                                                                                                                 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[6]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[4]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[7]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[1]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[2]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[0]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[5]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                   ; SRAM_controller:SRAM|FIFOread[3]                                                                                                                                                ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                  ; SRAM_controller:SRAM|DataReady[0]                                                                                                                                               ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a4                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a3                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1      ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a1                   ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a2      ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a0~portb_address_reg0 ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.477      ;
; 0.188 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[1] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity3a[0] ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2                      ; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'debugState.bigwait'                                                                                    ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node             ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+
; 0.204 ; debugState.fetch        ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 0.602      ; 0.836      ;
; 0.205 ; debugState.fetch        ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 0.601      ; 0.836      ;
; 0.211 ; debugState.memFetchWait ; DataToSRAM[1][2]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 0.602      ; 0.843      ;
; 0.212 ; debugState.memFetchWait ; AddressToSRAM[1][8] ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 0.601      ; 0.843      ;
; 0.219 ; debugState.fetch        ; DataToSRAM[1][0]    ; BOARD_CLK    ; debugState.bigwait ; 0.000        ; 0.600      ; 0.849      ;
+-------+-------------------------+---------------------+--------------+--------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.017 ns




+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -1.446 ; 0.147 ; N/A      ; N/A     ; 0.313               ;
;  BOARD_CLK                                          ; -1.446 ; 0.147 ; N/A      ; N/A     ; 9.373               ;
;  debugState.bigwait                                 ; -0.903 ; 0.204 ; N/A      ; N/A     ; 0.313               ;
;  myTest|altpll_component|auto_generated|pll1|clk[0] ; 2.035  ; 0.169 ; N/A      ; N/A     ; 4.707               ;
; Design-wide TNS                                     ; -9.166 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  BOARD_CLK                                          ; -6.750 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  debugState.bigwait                                 ; -2.416 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  myTest|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BOARD_CLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.09 V              ; -0.00492 V          ; 0.227 V                              ; 0.303 V                              ; 5.69e-09 s                  ; 5.43e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.09 V             ; -0.00492 V         ; 0.227 V                             ; 0.303 V                             ; 5.69e-09 s                 ; 5.43e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.002 V            ; 0.086 V                              ; 0.191 V                              ; 6.9e-09 s                   ; 6.85e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.002 V           ; 0.086 V                             ; 0.191 V                             ; 6.9e-09 s                  ; 6.85e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; BOARD_CLK                                          ; BOARD_CLK                                          ; 595      ; 0        ; 0        ; 0        ;
; debugState.bigwait                                 ; BOARD_CLK                                          ; 20       ; 10       ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK                                          ; 46       ; 0        ; 0        ; 0        ;
; BOARD_CLK                                          ; debugState.bigwait                                 ; 5        ; 0        ; 0        ; 0        ;
; BOARD_CLK                                          ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 20518    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; BOARD_CLK                                          ; BOARD_CLK                                          ; 595      ; 0        ; 0        ; 0        ;
; debugState.bigwait                                 ; BOARD_CLK                                          ; 20       ; 10       ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; BOARD_CLK                                          ; 46       ; 0        ; 0        ; 0        ;
; BOARD_CLK                                          ; debugState.bigwait                                 ; 5        ; 0        ; 0        ; 0        ;
; BOARD_CLK                                          ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; 20518    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; BOARD_CLK                                          ; BOARD_CLK                                          ; Base      ; Constrained ;
; debugState.bigwait                                 ; debugState.bigwait                                 ; Base      ; Constrained ;
; myTest|altpll_component|auto_generated|pll1|clk[0] ; myTest|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 24 22:10:46 2018
Info: Command: quartus_sta Typhoon -c Typhoon
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'Typhoon.sdc'
Warning (332174): Ignored filter at Typhoon.sdc(2): CLOCK_50 could not be matched with a port File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 2
Warning (332049): Ignored create_clock at Typhoon.sdc(2): Argument <targets> is an empty collection File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 2
    Info (332050): create_clock -name {Clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {CLOCK_50}] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 2
Warning (332174): Ignored filter at Typhoon.sdc(5): Clk could not be matched with a clock File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 5
Warning (332049): Ignored set_input_delay at Typhoon.sdc(5): Argument -clock is not an object ID File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 5
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 5
Warning (332049): Ignored set_input_delay at Typhoon.sdc(6): Argument -clock is not an object ID File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 6
    Info (332050): set_input_delay -clock {Clk} -min 2 [all_inputs] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 6
Warning (332049): Ignored set_output_delay at Typhoon.sdc(9): Argument -clock is not an object ID File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 9
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs] File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sdc Line: 9
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name BOARD_CLK BOARD_CLK
    Info (332110): create_generated_clock -source {myTest|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {myTest|altpll_component|auto_generated|pll1|clk[0]} {myTest|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name debugState.bigwait debugState.bigwait
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.446              -6.750 BOARD_CLK 
    Info (332119):    -0.903              -2.416 debugState.bigwait 
    Info (332119):     2.035               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 BOARD_CLK 
    Info (332119):     0.388               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.471               0.000 debugState.bigwait 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.395               0.000 debugState.bigwait 
    Info (332119):     4.707               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.628               0.000 BOARD_CLK 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.365 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.231              -5.716 BOARD_CLK 
    Info (332119):    -0.704              -1.920 debugState.bigwait 
    Info (332119):     2.666               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 BOARD_CLK 
    Info (332119):     0.353               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.416               0.000 debugState.bigwait 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 debugState.bigwait 
    Info (332119):     4.709               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.649               0.000 BOARD_CLK 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.632 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.664              -2.128 BOARD_CLK 
    Info (332119):    -0.007              -0.007 debugState.bigwait 
    Info (332119):     6.072               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 BOARD_CLK 
    Info (332119):     0.169               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.204               0.000 debugState.bigwait 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 debugState.bigwait 
    Info (332119):     4.754               0.000 myTest|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.373               0.000 BOARD_CLK 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.017 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Sat Nov 24 22:10:50 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


