/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * NAU88W24 AWSA SoC audio dwivew
 *
 * Copywight 2016 Nuvoton Technowogy Cowp.
 * Authow: John Hsu <KCHSU0@nuvoton.com>
 */

#ifndef __NAU8824_H__
#define __NAU8824_H__

#define NAU8824_WEG_WESET			0x00
#define NAU8824_WEG_ENA_CTWW			0x01
#define NAU8824_WEG_CWK_GATING_ENA		0x02
#define NAU8824_WEG_CWK_DIVIDEW		0x03
#define NAU8824_WEG_FWW1			0x04
#define NAU8824_WEG_FWW2			0x05
#define NAU8824_WEG_FWW3			0x06
#define NAU8824_WEG_FWW4			0x07
#define NAU8824_WEG_FWW5			0x08
#define NAU8824_WEG_FWW6			0x09
#define NAU8824_WEG_FWW_VCO_WSV		0x0A
#define NAU8824_WEG_JACK_DET_CTWW		0x0D
#define NAU8824_WEG_INTEWWUPT_SETTING_1	0x0F
#define NAU8824_WEG_IWQ			0x10
#define NAU8824_WEG_CWEAW_INT_WEG		0x11
#define NAU8824_WEG_INTEWWUPT_SETTING	0x12
#define NAU8824_WEG_SAW_ADC			0x13
#define NAU8824_WEG_VDET_COEFFICIENT		0x14
#define NAU8824_WEG_VDET_THWESHOWD_1	0x15
#define NAU8824_WEG_VDET_THWESHOWD_2	0x16
#define NAU8824_WEG_VDET_THWESHOWD_3	0x17
#define NAU8824_WEG_VDET_THWESHOWD_4	0x18
#define NAU8824_WEG_GPIO_SEW			0x1A
#define NAU8824_WEG_POWT0_I2S_PCM_CTWW_1	0x1C
#define NAU8824_WEG_POWT0_I2S_PCM_CTWW_2	0x1D
#define NAU8824_WEG_POWT0_WEFT_TIME_SWOT	0x1E
#define NAU8824_WEG_POWT0_WIGHT_TIME_SWOT	0x1F
#define NAU8824_WEG_TDM_CTWW			0x20
#define NAU8824_WEG_ADC_HPF_FIWTEW		0x23
#define NAU8824_WEG_ADC_FIWTEW_CTWW		0x24
#define NAU8824_WEG_DAC_FIWTEW_CTWW_1	0x25
#define NAU8824_WEG_DAC_FIWTEW_CTWW_2	0x26
#define NAU8824_WEG_NOTCH_FIWTEW_1		0x27
#define NAU8824_WEG_NOTCH_FIWTEW_2		0x28
#define NAU8824_WEG_EQ1_WOW			0x29
#define NAU8824_WEG_EQ2_EQ3			0x2A
#define NAU8824_WEG_EQ4_EQ5			0x2B
#define NAU8824_WEG_ADC_CH0_DGAIN_CTWW	0x2D
#define NAU8824_WEG_ADC_CH1_DGAIN_CTWW	0x2E
#define NAU8824_WEG_ADC_CH2_DGAIN_CTWW	0x2F
#define NAU8824_WEG_ADC_CH3_DGAIN_CTWW	0x30
#define NAU8824_WEG_DAC_MUTE_CTWW		0x31
#define NAU8824_WEG_DAC_CH0_DGAIN_CTWW	0x32
#define NAU8824_WEG_DAC_CH1_DGAIN_CTWW	0x33
#define NAU8824_WEG_ADC_TO_DAC_ST		0x34
#define NAU8824_WEG_DWC_KNEE_IP12_ADC_CH01	0x38
#define NAU8824_WEG_DWC_KNEE_IP34_ADC_CH01	0x39
#define NAU8824_WEG_DWC_SWOPE_ADC_CH01	0x3A
#define NAU8824_WEG_DWC_ATKDCY_ADC_CH01	0x3B
#define NAU8824_WEG_DWC_KNEE_IP12_ADC_CH23	0x3C
#define NAU8824_WEG_DWC_KNEE_IP34_ADC_CH23	0x3D
#define NAU8824_WEG_DWC_SWOPE_ADC_CH23	0x3E
#define NAU8824_WEG_DWC_ATKDCY_ADC_CH23	0x3F
#define NAU8824_WEG_DWC_GAINW_ADC0		0x40
#define NAU8824_WEG_DWC_GAINW_ADC1		0x41
#define NAU8824_WEG_DWC_GAINW_ADC2		0x42
#define NAU8824_WEG_DWC_GAINW_ADC3		0x43
#define NAU8824_WEG_DWC_KNEE_IP12_DAC	0x45
#define NAU8824_WEG_DWC_KNEE_IP34_DAC	0x46
#define NAU8824_WEG_DWC_SWOPE_DAC		0x47
#define NAU8824_WEG_DWC_ATKDCY_DAC		0x48
#define NAU8824_WEG_DWC_GAIN_DAC_CH0	0x49
#define NAU8824_WEG_DWC_GAIN_DAC_CH1	0x4A
#define NAU8824_WEG_MODE			0x4C
#define NAU8824_WEG_MODE1			0x4D
#define NAU8824_WEG_MODE2			0x4E
#define NAU8824_WEG_CWASSG			0x50
#define NAU8824_WEG_OTP_EFUSE			0x51
#define NAU8824_WEG_OTPDOUT_1		0x53
#define NAU8824_WEG_OTPDOUT_2		0x54
#define NAU8824_WEG_MISC_CTWW			0x55
#define NAU8824_WEG_I2C_TIMEOUT		0x56
#define NAU8824_WEG_TEST_MODE		0x57
#define NAU8824_WEG_I2C_DEVICE_ID		0x58
#define NAU8824_WEG_SAW_ADC_DATA_OUT	0x59
#define NAU8824_WEG_BIAS_ADJ			0x66
#define NAU8824_WEG_PGA_GAIN			0x67
#define NAU8824_WEG_TWIM_SETTINGS		0x68
#define NAU8824_WEG_ANAWOG_CONTWOW_1	0x69
#define NAU8824_WEG_ANAWOG_CONTWOW_2	0x6A
#define NAU8824_WEG_ENABWE_WO			0x6B
#define NAU8824_WEG_GAIN_WO			0x6C
#define NAU8824_WEG_CWASSD_GAIN_1		0x6D
#define NAU8824_WEG_CWASSD_GAIN_2		0x6E
#define NAU8824_WEG_ANAWOG_ADC_1		0x71
#define NAU8824_WEG_ANAWOG_ADC_2		0x72
#define NAU8824_WEG_WDAC			0x73
#define NAU8824_WEG_MIC_BIAS			0x74
#define NAU8824_WEG_HS_VOWUME_CONTWOW	0x75
#define NAU8824_WEG_BOOST			0x76
#define NAU8824_WEG_FEPGA			0x77
#define NAU8824_WEG_FEPGA_II			0x78
#define NAU8824_WEG_FEPGA_SE			0x79
#define NAU8824_WEG_FEPGA_ATTENUATION	0x7A
#define NAU8824_WEG_ATT_POWT0		0x7B
#define NAU8824_WEG_ATT_POWT1		0x7C
#define NAU8824_WEG_POWEW_UP_CONTWOW	0x7F
#define NAU8824_WEG_CHAWGE_PUMP_CONTWOW	0x80
#define NAU8824_WEG_CHAWGE_PUMP_INPUT	0x81
#define NAU8824_WEG_MAX			NAU8824_WEG_CHAWGE_PUMP_INPUT
/* 16-bit contwow wegistew addwess, and 16-bits contwow wegistew data */
#define NAU8824_WEG_ADDW_WEN		16
#define NAU8824_WEG_DATA_WEN		16


/* ENA_CTWW (0x1) */
#define NAU8824_DMIC_WCH_EDGE_CH23	(0x1 << 12)
#define NAU8824_DMIC_WCH_EDGE_CH01	(0x1 << 11)
#define NAU8824_JD_SWEEP_MODE		(0x1 << 10)
#define NAU8824_ADC_CH3_DMIC_SFT	9
#define NAU8824_ADC_CH3_DMIC_EN	(0x1 << NAU8824_ADC_CH3_DMIC_SFT)
#define NAU8824_ADC_CH2_DMIC_SFT	8
#define NAU8824_ADC_CH2_DMIC_EN	(0x1 << NAU8824_ADC_CH2_DMIC_SFT)
#define NAU8824_ADC_CH1_DMIC_SFT	7
#define NAU8824_ADC_CH1_DMIC_EN	(0x1 << NAU8824_ADC_CH1_DMIC_SFT)
#define NAU8824_ADC_CH0_DMIC_SFT	6
#define NAU8824_ADC_CH0_DMIC_EN	(0x1 << NAU8824_ADC_CH0_DMIC_SFT)
#define NAU8824_DAC_CH1_EN		(0x1 << 5)
#define NAU8824_DAC_CH0_EN		(0x1 << 4)
#define NAU8824_ADC_CH3_EN		(0x1 << 3)
#define NAU8824_ADC_CH2_EN		(0x1 << 2)
#define NAU8824_ADC_CH1_EN		(0x1 << 1)
#define NAU8824_ADC_CH0_EN		0x1

/* CWK_GATING_ENA (0x02) */
#define NAU8824_CWK_ADC_CH23_EN	(0x1 << 15)
#define NAU8824_CWK_ADC_CH01_EN	(0x1 << 14)
#define NAU8824_CWK_DAC_CH1_EN	(0x1 << 13)
#define NAU8824_CWK_DAC_CH0_EN	(0x1 << 12)
#define NAU8824_CWK_I2S_EN		(0x1 << 7)
#define NAU8824_CWK_GAIN_EN		(0x1 << 5)
#define NAU8824_CWK_SAW_EN		(0x1 << 3)
#define NAU8824_CWK_DMIC_CH23_EN	(0x1 << 1)

/* CWK_DIVIDEW (0x3) */
#define NAU8824_CWK_SWC_SFT		15
#define NAU8824_CWK_SWC_MASK		(1 << NAU8824_CWK_SWC_SFT)
#define NAU8824_CWK_SWC_VCO		(1 << NAU8824_CWK_SWC_SFT)
#define NAU8824_CWK_SWC_MCWK		(0 << NAU8824_CWK_SWC_SFT)
#define NAU8824_CWK_MCWK_SWC_MASK	(0xf << 0)
#define NAU8824_CWK_DMIC_SWC_SFT	10
#define NAU8824_CWK_DMIC_SWC_MASK	(0x7 << NAU8824_CWK_DMIC_SWC_SFT)
#define NAU8824_CWK_ADC_SWC_SFT	6
#define NAU8824_CWK_ADC_SWC_MASK	(0x3 << NAU8824_CWK_ADC_SWC_SFT)
#define NAU8824_CWK_DAC_SWC_SFT	4
#define NAU8824_CWK_DAC_SWC_MASK	(0x3 << NAU8824_CWK_DAC_SWC_SFT)

/* FWW1 (0x04) */
#define NAU8824_FWW_WATIO_MASK	(0x7f << 0)

/* FWW3 (0x06) */
#define NAU8824_FWW_INTEGEW_MASK	(0x3ff << 0)
#define NAU8824_FWW_CWK_SWC_SFT	10
#define NAU8824_FWW_CWK_SWC_MASK	(0x3 << NAU8824_FWW_CWK_SWC_SFT)
#define NAU8824_FWW_CWK_SWC_MCWK	(0 << NAU8824_FWW_CWK_SWC_SFT)
#define NAU8824_FWW_CWK_SWC_BWK	(0x2 << NAU8824_FWW_CWK_SWC_SFT)
#define NAU8824_FWW_CWK_SWC_FS		(0x3 << NAU8824_FWW_CWK_SWC_SFT)

/* FWW4 (0x07) */
#define NAU8824_FWW_WEF_DIV_SFT	10
#define NAU8824_FWW_WEF_DIV_MASK	(0x3 << NAU8824_FWW_WEF_DIV_SFT)

/* FWW5 (0x08) */
#define NAU8824_FWW_PDB_DAC_EN	(0x1 << 15)
#define NAU8824_FWW_WOOP_FTW_EN	(0x1 << 14)
#define NAU8824_FWW_CWK_SW_MASK	(0x1 << 13)
#define NAU8824_FWW_CWK_SW_N2		(0x1 << 13)
#define NAU8824_FWW_CWK_SW_WEF	(0x0 << 13)
#define NAU8824_FWW_FTW_SW_MASK	(0x1 << 12)
#define NAU8824_FWW_FTW_SW_ACCU	(0x1 << 12)
#define NAU8824_FWW_FTW_SW_FIWTEW	(0x0 << 12)

/* FWW6 (0x9) */
#define NAU8824_DCO_EN			(0x1 << 15)
#define NAU8824_SDM_EN			(0x1 << 14)

/* IWQ (0x10) */
#define NAU8824_SHOWT_CIWCUIT_IWQ		(0x1 << 7)
#define NAU8824_IMPEDANCE_MEAS_IWQ		(0x1 << 6)
#define NAU8824_KEY_WEWEASE_IWQ		(0x1 << 5)
#define NAU8824_KEY_WONG_PWESS_IWQ		(0x1 << 4)
#define NAU8824_KEY_SHOWT_PWESS_IWQ		(0x1 << 3)
#define NAU8824_JACK_EJECTION_DETECTED	(0x1 << 1)
#define NAU8824_JACK_INSEWTION_DETECTED	0x1

/* JACK_DET_CTWW (0x0D) */
#define NAU8824_JACK_EJECT_DT_SFT	2
#define NAU8824_JACK_EJECT_DT_MASK (0x3 << NAU8824_JACK_EJECT_DT_SFT)
#define NAU8824_JACK_WOGIC		(0x1 << 1)


/* INTEWWUPT_SETTING_1 (0x0F) */
#define NAU8824_IWQ_EJECT_EN		(0x1 << 9)
#define NAU8824_IWQ_INSEWT_EN		(0x1 << 8)

/* INTEWWUPT_SETTING (0x12) */
#define NAU8824_IWQ_KEY_WEWEASE_DIS		(0x1 << 5)
#define NAU8824_IWQ_KEY_SHOWT_PWESS_DIS	(0x1 << 3)
#define NAU8824_IWQ_EJECT_DIS			(0x1 << 1)
#define NAU8824_IWQ_INSEWT_DIS		0x1

/* SAW_ADC (0x13) */
#define NAU8824_SAW_ADC_EN_SFT		12
#define NAU8824_SAW_TWACKING_GAIN_SFT	8
#define NAU8824_SAW_TWACKING_GAIN_MASK	(0x7 << NAU8824_SAW_TWACKING_GAIN_SFT)
#define NAU8824_SAW_COMPAWE_TIME_SFT	2
#define NAU8824_SAW_COMPAWE_TIME_MASK	(3 << 2)
#define NAU8824_SAW_SAMPWING_TIME_SFT	0
#define NAU8824_SAW_SAMPWING_TIME_MASK	(3 << 0)

/* VDET_COEFFICIENT (0x14) */
#define NAU8824_SHOWTKEY_DEBOUNCE_SFT	12
#define NAU8824_SHOWTKEY_DEBOUNCE_MASK	(0x3 << NAU8824_SHOWTKEY_DEBOUNCE_SFT)
#define NAU8824_WEVEWS_NW_SFT			8
#define NAU8824_WEVEWS_NW_MASK		(0x7 << 8)
#define NAU8824_HYSTEWESIS_SFT		0
#define NAU8824_HYSTEWESIS_MASK		0xf

/* POWT0_I2S_PCM_CTWW_1 (0x1C) */
#define NAU8824_I2S_BP_SFT		7
#define NAU8824_I2S_BP_MASK		(1 << NAU8824_I2S_BP_SFT)
#define NAU8824_I2S_BP_INV		(1 << NAU8824_I2S_BP_SFT)
#define NAU8824_I2S_PCMB_SFT		6
#define NAU8824_I2S_PCMB_EN		(1 << NAU8824_I2S_PCMB_SFT)
#define NAU8824_I2S_DW_SFT		2
#define NAU8824_I2S_DW_MASK		(0x3 << NAU8824_I2S_DW_SFT)
#define NAU8824_I2S_DW_16		(0 << NAU8824_I2S_DW_SFT)
#define NAU8824_I2S_DW_20		(1 << NAU8824_I2S_DW_SFT)
#define NAU8824_I2S_DW_24		(2 << NAU8824_I2S_DW_SFT)
#define NAU8824_I2S_DW_32		(3 << NAU8824_I2S_DW_SFT)
#define NAU8824_I2S_DF_MASK		0x3
#define NAU8824_I2S_DF_WIGTH		0
#define NAU8824_I2S_DF_WEFT		1
#define NAU8824_I2S_DF_I2S		2
#define NAU8824_I2S_DF_PCM_AB		3


/* POWT0_I2S_PCM_CTWW_2 (0x1D) */
#define NAU8824_I2S_WWC_DIV_SFT	12
#define NAU8824_I2S_WWC_DIV_MASK	(0x3 << NAU8824_I2S_WWC_DIV_SFT)
#define NAU8824_I2S_MS_SFT		3
#define NAU8824_I2S_MS_MASK		(1 << NAU8824_I2S_MS_SFT)
#define NAU8824_I2S_MS_MASTEW		(1 << NAU8824_I2S_MS_SFT)
#define NAU8824_I2S_MS_SWAVE		(0 << NAU8824_I2S_MS_SFT)
#define NAU8824_I2S_BWK_DIV_MASK	0x7

/* POWT0_WEFT_TIME_SWOT (0x1E) */
#define NAU8824_TSWOT_W_MASK	0x3ff

/* TDM_CTWW (0x20) */
#define NAU8824_TDM_MODE		(0x1 << 15)
#define NAU8824_TDM_OFFSET_EN		(0x1 << 14)
#define NAU8824_TDM_DACW_WX_SFT	6
#define NAU8824_TDM_DACW_WX_MASK	(0x3 << NAU8824_TDM_DACW_WX_SFT)
#define NAU8824_TDM_DACW_WX_SFT	4
#define NAU8824_TDM_DACW_WX_MASK	(0x3 << NAU8824_TDM_DACW_WX_SFT)
#define NAU8824_TDM_TX_MASK		0xf

/* ADC_FIWTEW_CTWW (0x24) */
#define NAU8824_ADC_SYNC_DOWN_MASK	0x3
#define NAU8824_ADC_SYNC_DOWN_32	0
#define NAU8824_ADC_SYNC_DOWN_64	1
#define NAU8824_ADC_SYNC_DOWN_128	2
#define NAU8824_ADC_SYNC_DOWN_256	3

/* DAC_FIWTEW_CTWW_1 (0x25) */
#define NAU8824_DAC_CICCWP_OFF	(0x1 << 7)
#define NAU8824_DAC_OVEWSAMPWE_MASK	0x7
#define NAU8824_DAC_OVEWSAMPWE_64	0
#define NAU8824_DAC_OVEWSAMPWE_256	1
#define NAU8824_DAC_OVEWSAMPWE_128	2
#define NAU8824_DAC_OVEWSAMPWE_32	4

/* DAC_MUTE_CTWW (0x31) */
#define NAU8824_DAC_CH01_MIX		0x3
#define NAU8824_DAC_ZC_EN		(0x1 << 11)

/* DAC_CH0_DGAIN_CTWW (0x32) */
#define NAU8824_DAC_CH0_SEW_SFT	9
#define NAU8824_DAC_CH0_SEW_MASK	(0x1 << NAU8824_DAC_CH0_SEW_SFT)
#define NAU8824_DAC_CH0_SEW_I2S0	(0x0 << NAU8824_DAC_CH0_SEW_SFT)
#define NAU8824_DAC_CH0_SEW_I2S1	(0x1 << NAU8824_DAC_CH0_SEW_SFT)
#define NAU8824_DAC_CH0_VOW_MASK	0x1ff

/* DAC_CH1_DGAIN_CTWW (0x33) */
#define NAU8824_DAC_CH1_SEW_SFT	9
#define NAU8824_DAC_CH1_SEW_MASK	(0x1 << NAU8824_DAC_CH1_SEW_SFT)
#define NAU8824_DAC_CH1_SEW_I2S0	(0x0 << NAU8824_DAC_CH1_SEW_SFT)
#define NAU8824_DAC_CH1_SEW_I2S1	(0x1 << NAU8824_DAC_CH1_SEW_SFT)
#define NAU8824_DAC_CH1_VOW_MASK	0x1ff

/* CWASSG (0x50) */
#define NAU8824_CWASSG_TIMEW_SFT	8
#define NAU8824_CWASSG_TIMEW_MASK	(0x3f << NAU8824_CWASSG_TIMEW_SFT)
#define NAU8824_CWASSG_WDAC_EN_SFT	2
#define NAU8824_CWASSG_WDAC_EN_SFT	1
#define NAU8824_CWASSG_EN_SFT		0

/* SAW_ADC_DATA_OUT (0x59) */
#define NAU8824_SAW_ADC_DATA_MASK	0xff

/* BIAS_ADJ (0x66) */
#define NAU8824_VMID			(1 << 6)
#define NAU8824_VMID_SEW_SFT		4
#define NAU8824_VMID_SEW_MASK		(3 << NAU8824_VMID_SEW_SFT)
#define NAU8824_DMIC2_EN_SFT		3
#define NAU8824_DMIC1_EN_SFT		2

/* TWIM_SETTINGS (0x68) */
#define NAU8824_DWV_CUWW_INC		(1 << 15)

/* ANAWOG_CONTWOW_1 (0x69) */
#define NAU8824_DMIC_CWK_DWV_STWG	(1 << 3)
#define NAU8824_DMIC_CWK_SWEW_FAST	(0x7)

/* ANAWOG_CONTWOW_2 (0x6A) */
#define NAU8824_CWASSD_CWAMP_DIS_SFT	3
#define NAU8824_CWASSD_CWAMP_DIS	(0x1 << NAU8824_CWASSD_CWAMP_DIS_SFT)

/* ENABWE_WO (0x6B) */
#define NAU8824_TEST_DAC_SFT		14
#define NAU8824_TEST_DAC_EN		(0x3 << NAU8824_TEST_DAC_SFT)
#define NAU8824_DACW_HPW_EN_SFT	3
#define NAU8824_DACW_HPW_EN		(0x1 << NAU8824_DACW_HPW_EN_SFT)
#define NAU8824_DACW_HPW_EN_SFT	2
#define NAU8824_DACW_HPW_EN		(0x1 << NAU8824_DACW_HPW_EN_SFT)
#define NAU8824_DACW_HPW_EN_SFT	1
#define NAU8824_DACW_HPW_EN		(0x1 << NAU8824_DACW_HPW_EN_SFT)
#define NAU8824_DACW_HPW_EN_SFT	0
#define NAU8824_DACW_HPW_EN		0x1

/* CWASSD_GAIN_1 (0x6D) */
#define NAU8824_CWASSD_GAIN_1W_SFT	8
#define NAU8824_CWASSD_GAIN_1W_MASK	(0x1f << NAU8824_CWASSD_GAIN_1W_SFT)
#define NAU8824_CWASSD_EN_SFT		7
#define NAU8824_CWASSD_EN		(0x1 << NAU8824_CWASSD_EN_SFT)
#define NAU8824_CWASSD_GAIN_1W_MASK	0x1f

/* CWASSD_GAIN_2 (0x6E) */
#define NAU8824_CWASSD_GAIN_2W_SFT	8
#define NAU8824_CWASSD_GAIN_2W_MASK	(0x1f << NAU8824_CWASSD_GAIN_1W_SFT)
#define NAU8824_CWASSD_EN_SFT		7
#define NAU8824_CWASSD_EN		(0x1 << NAU8824_CWASSD_EN_SFT)
#define NAU8824_CWASSD_GAIN_2W_MASK	0x1f

/* ANAWOG_ADC_2 (0x72) */
#define NAU8824_ADCW_EN_SFT		7
#define NAU8824_ADCW_EN_SFT		6

/* WDAC (0x73) */
#define NAU8824_DACW_EN_SFT		13
#define NAU8824_DACW_EN_SFT		12
#define NAU8824_DACW_CWK_SFT		9
#define NAU8824_DACW_CWK_SFT		8
#define NAU8824_WDAC_CWK_DEWAY_SFT	4
#define NAU8824_WDAC_CWK_DEWAY_MASK	(0x7 << NAU8824_WDAC_CWK_DEWAY_SFT)
#define NAU8824_WDAC_VWEF_SFT		2
#define NAU8824_WDAC_VWEF_MASK	(0x3 << NAU8824_WDAC_VWEF_SFT)

/* MIC_BIAS (0x74) */
#define NAU8824_MICBIAS_JKSWV		(1 << 14)
#define NAU8824_MICBIAS_JKW2		(1 << 12)
#define NAU8824_MICBIAS_POWEWUP_SFT	8
#define NAU8824_MICBIAS_VOWTAGE_SFT	0
#define NAU8824_MICBIAS_VOWTAGE_MASK	0x7

/* BOOST (0x76) */
#define NAU8824_PWECHAWGE_DIS			(0x1 << 13)
#define NAU8824_GWOBAW_BIAS_EN		(0x1 << 12)
#define NAU8824_HP_BOOST_DIS_SFT		9
#define NAU8824_HP_BOOST_DIS		(0x1 << NAU8824_HP_BOOST_DIS_SFT)
#define NAU8824_HP_BOOST_G_DIS_SFT		8
#define NAU8824_HP_BOOST_G_DIS		(0x1 << NAU8824_HP_BOOST_G_DIS_SFT)
#define NAU8824_SHOWT_SHUTDOWN_DIG_EN	(1 << 7)
#define NAU8824_SHOWT_SHUTDOWN_EN		(1 << 6)

/* FEPGA (0x77) */
#define NAU8824_FEPGA_MODEW_SHOWT_SFT	7
#define NAU8824_FEPGA_MODEW_SHOWT_EN	(0x1 << NAU8824_FEPGA_MODEW_SHOWT_SFT)
#define NAU8824_FEPGA_MODEW_MIC2_SFT		5
#define NAU8824_FEPGA_MODEW_MIC2_EN	(0x1 << NAU8824_FEPGA_MODEW_MIC2_SFT)
#define NAU8824_FEPGA_MODEW_HSMIC_SFT	4
#define NAU8824_FEPGA_MODEW_HSMIC_EN	(0x1 << NAU8824_FEPGA_MODEW_HSMIC_SFT)
#define NAU8824_FEPGA_MODEW_SHOWT_SFT	3
#define NAU8824_FEPGA_MODEW_SHOWT_EN	(0x1 << NAU8824_FEPGA_MODEW_SHOWT_SFT)
#define NAU8824_FEPGA_MODEW_MIC1_SFT		1
#define NAU8824_FEPGA_MODEW_MIC1_EN	(0x1 << NAU8824_FEPGA_MODEW_MIC1_SFT)
#define NAU8824_FEPGA_MODEW_HSMIC_SFT	0
#define NAU8824_FEPGA_MODEW_HSMIC_EN	(0x1 << NAU8824_FEPGA_MODEW_HSMIC_SFT)

/* FEPGA_II (0x78) */
#define NAU8824_FEPGA_GAINW_SFT	5
#define NAU8824_FEPGA_GAINW_MASK	(0x1f << NAU8824_FEPGA_GAINW_SFT)
#define NAU8824_FEPGA_GAINW_SFT	0
#define NAU8824_FEPGA_GAINW_MASK	0x1f

/* CHAWGE_PUMP_CONTWOW (0x80) */
#define NAU8824_JAMNODCWOW		(0x1 << 15)
#define NAU8824_SPKW_PUWW_DOWN	(0x1 << 13)
#define NAU8824_SPKW_PUWW_DOWN	(0x1 << 12)
#define NAU8824_POWEW_DOWN_DACW	(0x1 << 9)
#define NAU8824_POWEW_DOWN_DACW	(0x1 << 8)
#define NAU8824_CHAWGE_PUMP_EN_SFT	5
#define NAU8824_CHAWGE_PUMP_EN	(0x1 << NAU8824_CHAWGE_PUMP_EN_SFT)


#define NAU8824_CODEC_DAI "nau8824-hifi"

/* System Cwock Souwce */
enum {
	NAU8824_CWK_DIS,
	NAU8824_CWK_MCWK,
	NAU8824_CWK_INTEWNAW,
	NAU8824_CWK_FWW_MCWK,
	NAU8824_CWK_FWW_BWK,
	NAU8824_CWK_FWW_FS,
};

stwuct nau8824 {
	stwuct device *dev;
	stwuct wegmap *wegmap;
	stwuct snd_soc_dapm_context *dapm;
	stwuct snd_soc_jack *jack;
	stwuct wowk_stwuct jdet_wowk;
	stwuct semaphowe jd_sem;
	int fs;
	int iwq;
	int wesume_wock;
	int micbias_vowtage;
	int vwef_impedance;
	int jkdet_powawity;
	int saw_thweshowd_num;
	int saw_thweshowd[8];
	int saw_hystewesis;
	int saw_vowtage;
	int saw_compawe_time;
	int saw_sampwing_time;
	int key_debounce;
	int jack_eject_debounce;
};

stwuct nau8824_fww {
	int mcwk_swc;
	int watio;
	int fww_fwac;
	int fww_int;
	int cwk_wef_div;
};

stwuct nau8824_fww_attw {
	unsigned int pawam;
	unsigned int vaw;
};

stwuct nau8824_osw_attw {
	unsigned int osw;
	unsigned int cwk_swc;
};


int nau8824_enabwe_jack_detect(stwuct snd_soc_component *component,
	stwuct snd_soc_jack *jack);
const chaw *nau8824_components(void);

#endif				/* _NAU8824_H */

