Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May 17 08:21:59 2022
| Host         : lam running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file s005_rgbblink_timing.rpt
| Design       : s005_rgbblink
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.176        0.000                      0                  198        0.179        0.000                      0                  198        2.855        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk156_p  {0.000 3.205}        6.410           156.006         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk156_p            4.176        0.000                      0                  198        0.179        0.000                      0                  198        2.855        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk156_p
  To Clock:  clk156_p

Setup :            0  Failing Endpoints,  Worst Slack        4.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.223ns (12.063%)  route 1.626ns (87.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 10.321 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.626     6.094    int_rst
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.562    10.321    sys_clk_BUFG
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[10]/C
                         clock pessimism              0.288    10.609    
                         clock uncertainty           -0.035    10.574    
    SLICE_X153Y92        FDRE (Setup_fdre_C_R)       -0.304    10.270    blink_g_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.223ns (12.063%)  route 1.626ns (87.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 10.321 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.626     6.094    int_rst
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.562    10.321    sys_clk_BUFG
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[11]/C
                         clock pessimism              0.288    10.609    
                         clock uncertainty           -0.035    10.574    
    SLICE_X153Y92        FDRE (Setup_fdre_C_R)       -0.304    10.270    blink_g_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.223ns (12.063%)  route 1.626ns (87.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 10.321 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.626     6.094    int_rst
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.562    10.321    sys_clk_BUFG
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[5]/C
                         clock pessimism              0.288    10.609    
                         clock uncertainty           -0.035    10.574    
    SLICE_X153Y92        FDRE (Setup_fdre_C_R)       -0.304    10.270    blink_g_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.223ns (12.118%)  route 1.617ns (87.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.320 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.617     6.085    int_rst
    SLICE_X153Y90        FDRE                                         r  blink_g_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.561    10.320    sys_clk_BUFG
    SLICE_X153Y90        FDRE                                         r  blink_g_counter_reg[0]/C
                         clock pessimism              0.288    10.608    
                         clock uncertainty           -0.035    10.573    
    SLICE_X153Y90        FDRE (Setup_fdre_C_R)       -0.304    10.269    blink_g_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.223ns (12.648%)  route 1.540ns (87.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.320 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.540     6.008    int_rst
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.561    10.320    sys_clk_BUFG
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[1]/C
                         clock pessimism              0.288    10.608    
                         clock uncertainty           -0.035    10.573    
    SLICE_X153Y91        FDRE (Setup_fdre_C_R)       -0.304    10.269    blink_g_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.223ns (12.648%)  route 1.540ns (87.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.320 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.540     6.008    int_rst
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.561    10.320    sys_clk_BUFG
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[3]/C
                         clock pessimism              0.288    10.608    
                         clock uncertainty           -0.035    10.573    
    SLICE_X153Y91        FDRE (Setup_fdre_C_R)       -0.304    10.269    blink_g_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.223ns (12.648%)  route 1.540ns (87.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.320 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.223     4.468 r  int_rst_reg/Q
                         net (fo=99, routed)          1.540     6.008    int_rst
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.561    10.320    sys_clk_BUFG
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[4]/C
                         clock pessimism              0.288    10.608    
                         clock uncertainty           -0.035    10.573    
    SLICE_X153Y91        FDRE (Setup_fdre_C_R)       -0.304    10.269    blink_g_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 blink_g_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.352ns (16.778%)  route 1.746ns (83.222%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.322 - 6.410 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.699     4.246    sys_clk_BUFG
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     4.469 f  blink_g_counter_reg[4]/Q
                         net (fo=2, routed)           0.447     4.916    blink_g_counter_reg_n_0_[4]
    SLICE_X153Y92        LUT4 (Prop_lut4_I1_O)        0.043     4.959 r  blink_g_counter[31]_i_9/O
                         net (fo=1, routed)           0.228     5.187    blink_g_counter[31]_i_9_n_0
    SLICE_X153Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.230 r  blink_g_counter[31]_i_4/O
                         net (fo=32, routed)          1.071     6.301    blink_g_counter[31]_i_4_n_0
    SLICE_X151Y97        LUT5 (Prop_lut5_I2_O)        0.043     6.344 r  blink_g_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     6.344    blink_g_counter[29]
    SLICE_X151Y97        FDRE                                         r  blink_g_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.563    10.322    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  blink_g_counter_reg[29]/C
                         clock pessimism              0.311    10.633    
                         clock uncertainty           -0.035    10.598    
    SLICE_X151Y97        FDRE (Setup_fdre_C_D)        0.033    10.631    blink_g_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 blink_g_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.352ns (16.778%)  route 1.746ns (83.222%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.322 - 6.410 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.699     4.246    sys_clk_BUFG
    SLICE_X153Y91        FDRE                                         r  blink_g_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y91        FDRE (Prop_fdre_C_Q)         0.223     4.469 f  blink_g_counter_reg[4]/Q
                         net (fo=2, routed)           0.447     4.916    blink_g_counter_reg_n_0_[4]
    SLICE_X153Y92        LUT4 (Prop_lut4_I1_O)        0.043     4.959 r  blink_g_counter[31]_i_9/O
                         net (fo=1, routed)           0.228     5.187    blink_g_counter[31]_i_9_n_0
    SLICE_X153Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.230 r  blink_g_counter[31]_i_4/O
                         net (fo=32, routed)          1.071     6.301    blink_g_counter[31]_i_4_n_0
    SLICE_X151Y97        LUT5 (Prop_lut5_I2_O)        0.043     6.344 r  blink_g_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     6.344    blink_g_counter[28]
    SLICE_X151Y97        FDRE                                         r  blink_g_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.563    10.322    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  blink_g_counter_reg[28]/C
                         clock pessimism              0.311    10.633    
                         clock uncertainty           -0.035    10.598    
    SLICE_X151Y97        FDRE (Setup_fdre_C_D)        0.034    10.632    blink_g_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 blink_b_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_b_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (clk156_p rise@6.410ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.352ns (17.126%)  route 1.703ns (82.874%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.320 - 6.410 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.698     4.245    sys_clk_BUFG
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y91        FDRE (Prop_fdre_C_Q)         0.223     4.468 f  blink_b_counter_reg[4]/Q
                         net (fo=2, routed)           0.447     4.915    blink_b_counter_reg_n_0_[4]
    SLICE_X149Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.958 r  blink_b_counter[31]_i_9/O
                         net (fo=1, routed)           0.228     5.186    blink_b_counter[31]_i_9_n_0
    SLICE_X149Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.229 r  blink_b_counter[31]_i_4/O
                         net (fo=32, routed)          1.028     6.258    blink_b_counter[31]_i_4_n_0
    SLICE_X149Y98        LUT5 (Prop_lut5_I2_O)        0.043     6.301 r  blink_b_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     6.301    blink_b_counter[31]
    SLICE_X149Y98        FDRE                                         r  blink_b_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.410    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.676    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.759 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         1.561    10.320    sys_clk_BUFG
    SLICE_X149Y98        FDRE                                         r  blink_b_counter_reg[31]/C
                         clock pessimism              0.312    10.632    
                         clock uncertainty           -0.035    10.597    
    SLICE_X149Y98        FDRE (Setup_fdre_C_D)        0.034    10.631    blink_b_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -6.301    
  -------------------------------------------------------------------
                         slack                                  4.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 user_led0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            user_led0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.728     1.915    sys_clk_BUFG
    SLICE_X151Y95        FDRE                                         r  user_led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y95        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  user_led0_reg/Q
                         net (fo=2, routed)           0.111     2.126    user_led0_OBUF
    SLICE_X151Y95        LUT5 (Prop_lut5_I4_O)        0.028     2.154 r  user_led0_i_1/O
                         net (fo=1, routed)           0.000     2.154    user_led0_i_1_n_0
    SLICE_X151Y95        FDRE                                         r  user_led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.968     2.299    sys_clk_BUFG
    SLICE_X151Y95        FDRE                                         r  user_led0_reg/C
                         clock pessimism             -0.384     1.915    
    SLICE_X151Y95        FDRE (Hold_fdre_C_D)         0.060     1.975    user_led0_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_r_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.086%)  route 0.104ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.725     1.912    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.100     2.012 r  int_rst_reg/Q
                         net (fo=99, routed)          0.104     2.116    int_rst
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.966     2.297    sys_clk_BUFG
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[0]/C
                         clock pessimism             -0.371     1.926    
    SLICE_X148Y90        FDRE (Hold_fdre_C_R)         0.006     1.932    blink_r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_r_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.086%)  route 0.104ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.725     1.912    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.100     2.012 r  int_rst_reg/Q
                         net (fo=99, routed)          0.104     2.116    int_rst
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.966     2.297    sys_clk_BUFG
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[2]/C
                         clock pessimism             -0.371     1.926    
    SLICE_X148Y90        FDRE (Hold_fdre_C_R)         0.006     1.932    blink_r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 blink_g_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.727     1.914    sys_clk_BUFG
    SLICE_X153Y90        FDRE                                         r  blink_g_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y90        FDRE (Prop_fdre_C_Q)         0.100     2.014 f  blink_g_counter_reg[0]/Q
                         net (fo=3, routed)           0.136     2.150    blink_g_counter_reg_n_0_[0]
    SLICE_X153Y90        LUT1 (Prop_lut1_I0_O)        0.028     2.178 r  blink_g_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.178    blink_g_counter[0]
    SLICE_X153Y90        FDRE                                         r  blink_g_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.967     2.298    sys_clk_BUFG
    SLICE_X153Y90        FDRE                                         r  blink_g_counter_reg[0]/C
                         clock pessimism             -0.384     1.914    
    SLICE_X153Y90        FDRE (Hold_fdre_C_D)         0.060     1.974    blink_g_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 blink_r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.725     1.912    sys_clk_BUFG
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y90        FDRE (Prop_fdre_C_Q)         0.118     2.030 f  blink_r_counter_reg[0]/Q
                         net (fo=3, routed)           0.146     2.176    blink_r_counter_reg_n_0_[0]
    SLICE_X148Y90        LUT1 (Prop_lut1_I0_O)        0.028     2.204 r  blink_r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.204    blink_r_counter[0]
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.966     2.297    sys_clk_BUFG
    SLICE_X148Y90        FDRE                                         r  blink_r_counter_reg[0]/C
                         clock pessimism             -0.385     1.912    
    SLICE_X148Y90        FDRE (Hold_fdre_C_D)         0.087     1.999    blink_r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 user_led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            user_led2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.362%)  route 0.142ns (52.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  user_led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  user_led2_reg/Q
                         net (fo=2, routed)           0.142     2.157    user_led2_OBUF
    SLICE_X150Y93        LUT5 (Prop_lut5_I4_O)        0.028     2.185 r  user_led2_i_1/O
                         net (fo=1, routed)           0.000     2.185    user_led2_i_1_n_0
    SLICE_X150Y93        FDRE                                         r  user_led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.968     2.299    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  user_led2_reg/C
                         clock pessimism             -0.384     1.915    
    SLICE_X150Y93        FDRE (Hold_fdre_C_D)         0.060     1.975    user_led2_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_b_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.725     1.912    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.100     2.012 r  int_rst_reg/Q
                         net (fo=99, routed)          0.151     2.163    int_rst
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.966     2.297    sys_clk_BUFG
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[1]/C
                         clock pessimism             -0.371     1.926    
    SLICE_X149Y91        FDRE (Hold_fdre_C_R)        -0.014     1.912    blink_b_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_b_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.725     1.912    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.100     2.012 r  int_rst_reg/Q
                         net (fo=99, routed)          0.151     2.163    int_rst
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.966     2.297    sys_clk_BUFG
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[3]/C
                         clock pessimism             -0.371     1.926    
    SLICE_X149Y91        FDRE (Hold_fdre_C_R)        -0.014     1.912    blink_b_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_b_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.811%)  route 0.151ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.725     1.912    sys_clk_BUFG
    SLICE_X146Y90        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y90        FDRE (Prop_fdre_C_Q)         0.100     2.012 r  int_rst_reg/Q
                         net (fo=99, routed)          0.151     2.163    int_rst
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.966     2.297    sys_clk_BUFG
    SLICE_X149Y91        FDRE                                         r  blink_b_counter_reg[4]/C
                         clock pessimism             -0.371     1.926    
    SLICE_X149Y91        FDRE (Hold_fdre_C_R)        -0.014     1.912    blink_b_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 blink_g_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            blink_g_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.156ns (47.423%)  route 0.173ns (52.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.727     1.914    sys_clk_BUFG
    SLICE_X153Y92        FDRE                                         r  blink_g_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y92        FDRE (Prop_fdre_C_Q)         0.100     2.014 r  blink_g_counter_reg[11]/Q
                         net (fo=2, routed)           0.097     2.111    blink_g_counter_reg_n_0_[11]
    SLICE_X153Y93        LUT5 (Prop_lut5_I0_O)        0.028     2.139 r  blink_g_counter[31]_i_5/O
                         net (fo=32, routed)          0.076     2.215    blink_g_counter[31]_i_5_n_0
    SLICE_X153Y93        LUT5 (Prop_lut5_I3_O)        0.028     2.243 r  blink_g_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.243    blink_g_counter[9]
    SLICE_X153Y93        FDRE                                         r  blink_g_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=100, routed)         0.968     2.299    sys_clk_BUFG
    SLICE_X153Y93        FDRE                                         r  blink_g_counter_reg[9]/C
                         clock pessimism             -0.370     1.929    
    SLICE_X153Y93        FDRE (Hold_fdre_C_D)         0.060     1.989    blink_g_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156_p
Waveform(ns):       { 0.000 3.205 }
Period(ns):         6.410
Sources:            { clk156_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.410       5.001      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X150Y91  blink_b_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X149Y94  blink_b_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X149Y93  blink_b_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X149Y94  blink_b_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X149Y94  blink_b_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X150Y94  blink_b_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X150Y94  blink_b_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X150Y95  blink_b_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.410       5.710      SLICE_X149Y95  blink_b_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X150Y91  blink_b_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y91  blink_b_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X150Y91  blink_b_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y91  blink_b_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y91  blink_b_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y92  blink_b_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y92  blink_b_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y92  blink_b_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X150Y92  blink_b_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X153Y90  blink_g_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X150Y91  blink_b_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y94  blink_b_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y94  blink_b_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y93  blink_b_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y93  blink_b_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y94  blink_b_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y94  blink_b_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y94  blink_b_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X149Y94  blink_b_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.205       2.855      SLICE_X150Y94  blink_b_counter_reg[14]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk156_p  | user_led0 | FDRE   | -     |      7.763 (r) | SLOW    |      3.537 (r) | FAST    |          |
clk156_p  | user_led1 | FDRE   | -     |      7.724 (r) | SLOW    |      3.519 (r) | FAST    |          |
clk156_p  | user_led2 | FDRE   | -     |      7.681 (r) | SLOW    |      3.482 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk156_p | clk156_p    |         2.234 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



