INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:18:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 buffer43/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            fork18/control/generateBlocks[3].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 1.350ns (16.081%)  route 7.045ns (83.919%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=842, unset)          0.508     0.508    buffer43/clk
    SLICE_X3Y129         FDRE                                         r  buffer43/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer43/outs_reg[4]/Q
                         net (fo=5, routed)           0.450     1.174    buffer43/outs_reg_n_0_[4]
    SLICE_X2Y129         LUT6 (Prop_lut6_I0_O)        0.043     1.217 r  buffer43/result0_i_1/O
                         net (fo=1, routed)           0.271     1.488    cmpi1/DI[1]
    SLICE_X2Y130         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.684 f  cmpi1/result0/CO[3]
                         net (fo=24, routed)          0.675     2.359    control_merge0/tehb/control/CO[0]
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.043     2.402 r  control_merge0/tehb/control/dataReg[5]_i_3__1/O
                         net (fo=9, routed)           0.543     2.945    buffer4/control/dataReg_reg[0]_1
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.043     2.988 f  buffer4/control/transmitValue_i_2__43/O
                         net (fo=10, routed)          0.324     3.312    buffer4/control/fullReg_reg_5
    SLICE_X4Y128         LUT6 (Prop_lut6_I2_O)        0.043     3.355 f  buffer4/control/dataReg[1]_i_2/O
                         net (fo=7, routed)           0.437     3.792    buffer4/control/fullReg_reg_1
    SLICE_X7Y130         LUT4 (Prop_lut4_I1_O)        0.043     3.835 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, routed)           0.212     4.047    buffer4/control/dataReg[4]_i_2_n_0
    SLICE_X7Y130         LUT2 (Prop_lut2_I0_O)        0.043     4.090 r  buffer4/control/dataReg[6]_i_5/O
                         net (fo=2, routed)           0.219     4.309    buffer4/control/dataReg[6]_i_5_n_0
    SLICE_X7Y130         LUT6 (Prop_lut6_I0_O)        0.043     4.352 f  buffer4/control/dataReg[5]_i_1__2/O
                         net (fo=4, routed)           0.287     4.639    buffer13/control/mux2_outs[5]
    SLICE_X7Y131         LUT5 (Prop_lut5_I2_O)        0.043     4.682 r  buffer13/control/out0_valid_INST_0_i_9/O
                         net (fo=1, routed)           0.000     4.682    cmpi2/S[2]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.870 r  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=35, routed)          0.712     5.581    buffer23/fifo/result[0]
    SLICE_X9Y139         LUT3 (Prop_lut3_I0_O)        0.053     5.634 r  buffer23/fifo/ctrlEnd_ready_i_4/O
                         net (fo=3, routed)           0.359     5.993    control_merge2/tehb/control/outs_reg[5]_5
    SLICE_X7Y137         LUT5 (Prop_lut5_I1_O)        0.131     6.124 f  control_merge2/tehb/control/transmitValue_i_5__5/O
                         net (fo=19, routed)          0.477     6.601    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.043     6.644 r  control_merge2/tehb/control/outputValid_i_3/O
                         net (fo=39, routed)          0.311     6.955    control_merge2/tehb/control/p_1_in
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.043     6.998 r  control_merge2/tehb/control/transmitValue_i_2__7/O
                         net (fo=3, routed)           0.438     7.436    control_merge2/tehb/control/buffer31_outs_ready
    SLICE_X9Y135         LUT4 (Prop_lut4_I2_O)        0.043     7.479 f  control_merge2/tehb/control/fullReg_i_5__1/O
                         net (fo=3, routed)           0.507     7.986    control_merge2/tehb/control/fullReg_i_5__1_n_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I1_O)        0.043     8.029 r  control_merge2/tehb/control/transmitValue_i_2__20/O
                         net (fo=6, routed)           0.523     8.552    control_merge2/tehb/control/transmitValue_reg_1
    SLICE_X9Y135         LUT4 (Prop_lut4_I3_O)        0.050     8.602 r  control_merge2/tehb/control/transmitValue_i_1__47/O
                         net (fo=1, routed)           0.301     8.903    fork18/control/generateBlocks[3].regblock/transmitValue_reg_0
    SLICE_X9Y135         FDSE                                         r  fork18/control/generateBlocks[3].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=842, unset)          0.483    11.683    fork18/control/generateBlocks[3].regblock/clk
    SLICE_X9Y135         FDSE                                         r  fork18/control/generateBlocks[3].regblock/transmitValue_reg/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X9Y135         FDSE (Setup_fdse_C_D)       -0.098    11.549    fork18/control/generateBlocks[3].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  2.646    




