
*** Running vivado
    with args -log cpm_qdma_ep_part_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cpm_qdma_ep_part_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpm_qdma_ep_part_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 697.367 ; gain = 113.727
Command: link_design -top cpm_qdma_ep_part_wrapper -part xcvp1202-vsva2785-3HP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-3HP-e-S
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2543.895 ; gain = 6.547
INFO: [Netlist 29-17] Analyzing 5929 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Reading NOC Solution File 'C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/cpm_qdma_ep_part_wrapper/cpm_qdma_ep_part_wrapper.ncr'
Reading Traffic File 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/nsln/cpm_qdma_ep_part.nts' for cell 'cpm_qdma_ep_part_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 6 insts (0 INI), 8 paths (0 INI). After Merge: 6 insts (0 INI), 8 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/nsln/cpm_qdma_ep_part.ncr' for cell 'cpm_qdma_ep_part_i'
INFO: [Constraints 18-5243] Reading ELF File 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/bd_8dca_MC0_ddrc_0_phy_ddrmc.elf' for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.mem' for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst'
INFO: [Constraints 18-5160] Reading Static MEM File 'c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.mem' for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0'. The XDC file c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_waivers.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc] for cell 'cpm_qdma_ep_part_i/axi_bram_ctrl_0_bram/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S00_AXI_nmu/bd_8dca_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S00_AXI_nmu/bd_8dca_S00_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S01_AXI_nmu/bd_8dca_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/S01_AXI_nmu/bd_8dca_S01_AXI_nmu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:122]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc:143]
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc:6]
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc:6]
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc] for cell 'cpm_qdma_ep_part_i/smartconnect_1/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc] for cell 'cpm_qdma_ep_part_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst'
Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:52]
INFO: [Timing 38-2] Deriving generated clocks [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:52]
INFO: [Device 21-8972] Using routethru equations. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:52]
get_clocks: Time (s): cpu = 00:01:19 ; elapsed = 00:01:47 . Memory (MB): peak = 6327.414 ; gain = 3114.539
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:53]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc:53]
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc] for cell 'cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst'
Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]
Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]
INFO: [Project 1-1714] 104 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 444 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 6327.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5921 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 4 instances
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 3 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 5132 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 398 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 277 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 87 instances
  RAM64X1D => RAM64X1D (RAMD64E5(x2), VCC): 4 instances

The system cannot find the path specified.
25 Infos, 123 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 6327.414 ; gain = 5630.047
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6327.414 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 117e82df9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6327.414 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_8dca_MC0_ddrc_0_phy, cache-ID = 49a937b32ca93e51
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 6327.414 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 6327.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 2853641f7

Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 1.1 Core Generation And Design Setup | Checksum: 2853641f7

Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 6327.414 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2853641f7

Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 1 Initialization | Checksum: 2853641f7

Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 6327.414 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2853641f7

Time (s): cpu = 00:00:09 ; elapsed = 00:01:49 . Memory (MB): peak = 6327.414 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2853641f7

Time (s): cpu = 00:00:10 ; elapsed = 00:01:50 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2853641f7

Time (s): cpu = 00:00:10 ; elapsed = 00:01:50 . Memory (MB): peak = 6327.414 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 1251 pins
INFO: [Opt 31-138] Pushed 74 inverter(s) to 17567 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 171d1678e

Time (s): cpu = 00:00:11 ; elapsed = 00:01:51 . Memory (MB): peak = 6327.414 ; gain = 0.000
Retarget | Checksum: 171d1678e
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Retarget, 43 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c1d455d7

Time (s): cpu = 00:00:11 ; elapsed = 00:01:52 . Memory (MB): peak = 6327.414 ; gain = 0.000
Constant propagation | Checksum: 1c1d455d7
INFO: [Opt 31-389] Phase Constant propagation created 20 cells and removed 606 cells
INFO: [Opt 31-1021] In phase Constant propagation, 421 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c293c943

Time (s): cpu = 00:00:18 ; elapsed = 00:02:07 . Memory (MB): peak = 6327.414 ; gain = 0.000
Sweep | Checksum: 1c293c943
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7129 cells
INFO: [Opt 31-1021] In phase Sweep, 1047 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1c293c943

Time (s): cpu = 00:00:20 ; elapsed = 00:02:09 . Memory (MB): peak = 6327.414 ; gain = 0.000
BUFG optimization | Checksum: 1c293c943
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c293c943

Time (s): cpu = 00:00:20 ; elapsed = 00:02:09 . Memory (MB): peak = 6327.414 ; gain = 0.000
Shift Register Optimization | Checksum: 1c293c943
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15ed3f71f

Time (s): cpu = 00:00:21 ; elapsed = 00:02:09 . Memory (MB): peak = 6327.414 ; gain = 0.000
Post Processing Netlist | Checksum: 15ed3f71f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 285b76870

Time (s): cpu = 00:00:23 ; elapsed = 00:02:12 . Memory (MB): peak = 6327.414 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 285b76870

Time (s): cpu = 00:00:23 ; elapsed = 00:02:12 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 9 Finalization | Checksum: 285b76870

Time (s): cpu = 00:00:23 ; elapsed = 00:02:12 . Memory (MB): peak = 6327.414 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |             115  |                                             43  |
|  Constant propagation         |              20  |             606  |                                            421  |
|  Sweep                        |               0  |            7129  |                                           1047  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 285b76870

Time (s): cpu = 00:00:23 ; elapsed = 00:02:12 . Memory (MB): peak = 6327.414 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 6327.414 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 285b76870

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6327.414 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 285b76870

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 6327.414 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 6327.414 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 285b76870

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 6327.414 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 191 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:02:31 . Memory (MB): peak = 6327.414 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file cpm_qdma_ep_part_wrapper_drc_opted.rpt -pb cpm_qdma_ep_part_wrapper_drc_opted.pb -rpx cpm_qdma_ep_part_wrapper_drc_opted.rpx
Command: report_drc -file cpm_qdma_ep_part_wrapper_drc_opted.rpt -pb cpm_qdma_ep_part_wrapper_drc_opted.pb -rpx cpm_qdma_ep_part_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6327.414 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 6327.414 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6327.414 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6327.414 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 6327.414 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 6327.414 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.005 . Memory (MB): peak = 6327.414 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 6327.414 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 6327.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 6327.414 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 632 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 6327.414 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 188f6a524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 6327.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 6327.414 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 75bb2bb8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 6360.566 ; gain = 33.152

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c37603a3

Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 7034.707 ; gain = 707.293

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c37603a3

Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 7034.707 ; gain = 707.293
Phase 1 Placer Initialization | Checksum: c37603a3

Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 7034.707 ; gain = 707.293

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15d46eca2

Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 7034.707 ; gain = 707.293

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Constraints 18-12186] Loading custom configuration Clock VTree template file : ClockVTree_smaxInterSlrContained.cfg
INFO: [Constraints 18-9882] Loading clock Vtree routing template for device xcvp1202.
INFO: [Constraints 18-11903] Loading Contained Vtree config file : ClockVTree_smaxInterSlrContained.cfg with revision : 2023.10.12
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 7277.160 ; gain = 0.000
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ebf016aa

Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 7277.160 ; gain = 949.746

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 17ad665fc

Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 7277.160 ; gain = 949.746

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 17ad665fc

Time (s): cpu = 00:01:03 ; elapsed = 00:01:31 . Memory (MB): peak = 7539.902 ; gain = 1212.488

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 22ec0dbba

Time (s): cpu = 00:01:03 ; elapsed = 00:01:32 . Memory (MB): peak = 7540.781 ; gain = 1213.367

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1ae56c678

Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 7550.125 ; gain = 1222.711

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1ae56c678

Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 7550.125 ; gain = 1222.711
Phase 2.1.1 Partition Driven Placement | Checksum: 1ae56c678

Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 7550.125 ; gain = 1222.711
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: b955cd54
NoC Constraints | Checksum: 6273c50c
NoC Incremental Solution | Checksum: eb63b3bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 3d6d482e
Phase 2.1 Floorplanning | Checksum: 17f8bd98d

Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 7607.422 ; gain = 1280.008

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1801113d2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:37 . Memory (MB): peak = 7607.422 ; gain = 1280.008

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16a06518f

Time (s): cpu = 00:01:08 ; elapsed = 00:01:37 . Memory (MB): peak = 7607.422 ; gain = 1280.008

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2035ec172

Time (s): cpu = 00:05:13 ; elapsed = 00:04:47 . Memory (MB): peak = 7860.672 ; gain = 1533.258

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1861 LUTNM shape to break, 1060 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 436, two critical 1425, total 1520, new lutff created 29
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1974 nets or LUTs. Breaked 1520 LUTs, combined 454 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 81 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 181 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 181 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 7860.672 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net dma1_qdma_app_i/user_control_i/user_l3fwd_en. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/rem_cnt_reg[2]_0[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2. Replicated 59 times.
INFO: [Physopt 32-81] Processed net dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net cpm_qdma_ep_part_i/proc_sys_reset_0/U0/interconnect_aresetn[0]. Replicated 41 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 120 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 120 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 7860.672 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 7860.672 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 7860.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 7860.672 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1520  |            454  |                  1974  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              5  |                    42  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |          120  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            3  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Total                                            |         1643  |            459  |                  2022  |           0  |          11  |  00:00:12  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 25ebfa669

Time (s): cpu = 00:05:25 ; elapsed = 00:05:03 . Memory (MB): peak = 7860.672 ; gain = 1533.258
Phase 2.4 Global Placement Core | Checksum: 2ca15aafa

Time (s): cpu = 00:05:39 ; elapsed = 00:05:13 . Memory (MB): peak = 7860.672 ; gain = 1533.258
Phase 2 Global Placement | Checksum: 28920dd86

Time (s): cpu = 00:05:39 ; elapsed = 00:05:13 . Memory (MB): peak = 7860.672 ; gain = 1533.258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a10acad4

Time (s): cpu = 00:06:00 ; elapsed = 00:05:28 . Memory (MB): peak = 7860.672 ; gain = 1533.258

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 301ef0513

Time (s): cpu = 00:06:07 ; elapsed = 00:05:35 . Memory (MB): peak = 7860.672 ; gain = 1533.258

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2bc49d4db

Time (s): cpu = 00:06:38 ; elapsed = 00:06:07 . Memory (MB): peak = 7862.359 ; gain = 1534.945

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2b03dcc83

Time (s): cpu = 00:06:50 ; elapsed = 00:06:25 . Memory (MB): peak = 7870.992 ; gain = 1543.578
Phase 3.3.2 Slice Area Swap | Checksum: 2b03dcc83

Time (s): cpu = 00:06:50 ; elapsed = 00:06:25 . Memory (MB): peak = 7870.992 ; gain = 1543.578
Phase 3.3 Small Shape DP | Checksum: 275db5b24

Time (s): cpu = 00:08:29 ; elapsed = 00:07:23 . Memory (MB): peak = 7879.480 ; gain = 1552.066

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 2a0e093fb

Time (s): cpu = 00:10:10 ; elapsed = 00:08:37 . Memory (MB): peak = 7886.121 ; gain = 1558.707

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 318bcebc1

Time (s): cpu = 00:10:11 ; elapsed = 00:08:39 . Memory (MB): peak = 7886.121 ; gain = 1558.707

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 29f8b6348

Time (s): cpu = 00:12:05 ; elapsed = 00:10:16 . Memory (MB): peak = 7886.121 ; gain = 1558.707
Phase 3 Detail Placement | Checksum: 29f8b6348

Time (s): cpu = 00:12:05 ; elapsed = 00:10:17 . Memory (MB): peak = 7886.121 ; gain = 1558.707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 8026.324 ; gain = 0.000

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e0534c68

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.350 | TNS=-1641.723 |
Phase 1 Physical Synthesis Initialization | Checksum: 127d482bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8141.988 ; gain = 0.973
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 14ab6f3be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8141.988 ; gain = 0.973
Phase 4.1.1.1 BUFG Insertion | Checksum: e0534c68

Time (s): cpu = 00:12:27 ; elapsed = 00:10:48 . Memory (MB): peak = 8141.988 ; gain = 1814.574

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: e0534c68

Time (s): cpu = 00:12:27 ; elapsed = 00:10:49 . Memory (MB): peak = 8141.988 ; gain = 1814.574

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.871. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 12f373445

Time (s): cpu = 00:13:40 ; elapsed = 00:13:11 . Memory (MB): peak = 8368.309 ; gain = 2040.895

Time (s): cpu = 00:13:40 ; elapsed = 00:13:11 . Memory (MB): peak = 8368.309 ; gain = 2040.895
Phase 4.1 Post Commit Optimization | Checksum: 12f373445

Time (s): cpu = 00:13:40 ; elapsed = 00:13:11 . Memory (MB): peak = 8368.309 ; gain = 2040.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 8423.484 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1583103f7

Time (s): cpu = 00:13:53 ; elapsed = 00:13:25 . Memory (MB): peak = 8423.926 ; gain = 2096.512

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1583103f7

Time (s): cpu = 00:13:53 ; elapsed = 00:13:25 . Memory (MB): peak = 8423.949 ; gain = 2096.535
Phase 4.3 Placer Reporting | Checksum: 1583103f7

Time (s): cpu = 00:13:54 ; elapsed = 00:13:26 . Memory (MB): peak = 8423.949 ; gain = 2096.535

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 8423.949 ; gain = 0.000

Time (s): cpu = 00:13:54 ; elapsed = 00:13:26 . Memory (MB): peak = 8423.949 ; gain = 2096.535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a8592f4e

Time (s): cpu = 00:13:55 ; elapsed = 00:13:27 . Memory (MB): peak = 8423.949 ; gain = 2096.535
Ending Placer Task | Checksum: 145d3c99a

Time (s): cpu = 00:13:55 ; elapsed = 00:13:28 . Memory (MB): peak = 8423.949 ; gain = 2096.535
124 Infos, 191 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:03 ; elapsed = 00:13:35 . Memory (MB): peak = 8423.949 ; gain = 2096.535
INFO: [runtcl-4] Executing : report_io -file cpm_qdma_ep_part_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.642 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpm_qdma_ep_part_wrapper_utilization_placed.rpt -pb cpm_qdma_ep_part_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpm_qdma_ep_part_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.209 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8423.949 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.727 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 8423.949 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 8423.949 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 8423.949 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 46.00s |  WALL: 29.78s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 8423.949 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-1172.280 |
Phase 1 Physical Synthesis Initialization | Checksum: 11ad06baa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-1172.280 |

Phase 2 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-1172.280 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1_n_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.863 | TNS=-1135.528 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/sram_radr_reg[0][5]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.844 | TNS=-1135.430 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/sram_radr_reg_n_0_[0][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.837 | TNS=-1134.846 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]_INST_0_i_1_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[12]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-1134.796 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.824 | TNS=-1134.595 |
INFO: [Physopt 32-702] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_vld_ff[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.812 | TNS=-1129.275 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.808 | TNS=-1129.074 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/free_cnts_reg[51]_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[29]_INST_0_i_9_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/free_cnts_reg[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.808 | TNS=-1129.064 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/c2h_tready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-1120.493 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-1120.201 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_h2c_tl_slv/ch_sink_fifo[0].u_ch_fifo/RAM_INST[0].u_ram/NON_REG_OUTPUT.NONUPF_OUTPUT.out_vld_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-1116.432 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.796 | TNS=-1116.398 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.795 | TNS=-1116.179 |
INFO: [Physopt 32-702] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[662]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.793 | TNS=-1116.272 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_repN_2. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2_replica_2_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.788 | TNS=-1114.758 |
INFO: [Physopt 32-702] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[9]_INST_0_i_40/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.786 | TNS=-1114.685 |
INFO: [Physopt 32-702] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[31]_INST_0_i_105/O5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[10]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.785 | TNS=-1114.627 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.784 | TNS=-1114.380 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-1114.307 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/batch_inp_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.780 | TNS=-1114.161 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_16_n_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_16_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.776 | TNS=-1113.993 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.768 | TNS=-1113.920 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_mdma_c2h_crc[30]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.766 | TNS=-1113.918 |
INFO: [Physopt 32-702] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_mdma_c2h_crc[30]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/user_control_i/user_l3fwd_en_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.765 | TNS=-1113.851 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.765 | TNS=-1113.717 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.761 | TNS=-1113.644 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[663]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.758 | TNS=-1113.329 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[663]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-1113.584 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[660]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.755 | TNS=-1113.951 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/dsc_req_val[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.755 | TNS=-1113.750 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[29]_INST_0_i_23_n_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[29]_INST_0_i_23_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[29]_INST_0_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.751 | TNS=-1113.695 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/user_control_i/dbg_userctrl_credits[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-1113.585 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]_INST_0_i_92_n_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]_INST_0_i_92_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[27]_INST_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-1113.503 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/axi_resetn. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.749 | TNS=-1113.094 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.746 | TNS=-1112.980 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.743 | TNS=-1112.839 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-1112.725 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/batch_cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.740 | TNS=-1112.360 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-1112.287 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-1112.214 |
INFO: [Physopt 32-702] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/c2h_tready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_repN_1. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2_replica_1_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.728 | TNS=-1110.809 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.727 | TNS=-1110.657 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.726 | TNS=-1110.584 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-1110.517 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[29]_INST_0_i_25_n_0. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[29]_INST_0_i_25_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][676]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-1110.435 |
INFO: [Physopt 32-710] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/p_1_out_inferred__5/aln_seg_dat_ff[4][1]_i_4_n_0. Critical path length was reduced through logic transformation on cell cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/p_1_out_inferred__5/aln_seg_dat_ff[4][1]_i_4_comp.
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/no_dnf_in_rdy.in_rdy_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-1110.356 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-1110.356 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 8423.949 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: 7ad6390a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 8423.949 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-1110.356 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-1110.283 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/E[0]. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/qid[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/c2h_qid_rdy. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.717 | TNS=-1096.387 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.715 | TNS=-1096.314 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.713 | TNS=-1095.979 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[676]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.711 | TNS=-1096.103 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.707 | TNS=-1095.962 |
INFO: [Physopt 32-710] Processed net dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/c2h_tready. Critical path length was reduced through logic transformation on cell dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/ST_c2h_0_i_1_comp.
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.706 | TNS=-1031.016 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-1030.949 |
INFO: [Physopt 32-710] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/no_dnf_in_rdy.in_rdy_reg_0. Critical path length was reduced through logic transformation on cell cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/no_dnf_in_rdy.in_rdy_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-859.448 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.703 | TNS=-859.307 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.700 | TNS=-859.234 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.699 | TNS=-859.167 |
INFO: [Physopt 32-702] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[662]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-859.355 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/batch_inp_reg_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-859.279 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-859.272 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[661]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-859.666 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-859.478 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.689 | TNS=-859.431 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-859.358 |
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.687 | TNS=-859.320 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/dsc_req_val[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-859.253 |
INFO: [Physopt 32-735] Processed net dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.684 | TNS=-859.195 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.684 | TNS=-859.195 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 8423.949 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 110f3dd91

Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 8423.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.684 | TNS=-859.195 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.187  |        313.084  |            0  |              0  |                    68  |           0  |           2  |  00:00:38  |
|  Total          |          0.187  |        313.084  |            0  |              0  |                    68  |           0  |           2  |  00:00:38  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 8423.949 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 236fa13c1

Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
297 Infos, 191 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:34 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8423.949 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 8423.949 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 8423.949 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 8423.949 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dad2baa3 ConstDB: 0 ShapeSum: 4eca87b4 RouteDB: da301f1a
INFO: [DRC 23-27] Running DRC with 2 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8423.949 ; gain = 0.000
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ32RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ32RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ32TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ32TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ33RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ33RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ33TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ33TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ30RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ30RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ30TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ30TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ31RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ31RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ31TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ31TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ21RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ21RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ21TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ21TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ23RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ23TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ22RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ22RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ22TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ22TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ23RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ23RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20RXFINEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ20RXFINEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20RXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ20RXPHASEALIGNDONESF that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/IFFCQ20TXPHASEALIGNDONESF is mapped to the CPM5_X0Y0/IFFCQ20TXPHASEALIGNDONESF that is directly connected to the VCC/GND source
Post Restoration Checksum: NetGraph: cbe75455 | NumContArr: b3e1ea86 | Constraints: 7dd7881b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c049c193

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 8423.949 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c049c193

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 8423.949 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c049c193

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 8423.949 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1dc0aeffb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 8500.184 ; gain = 76.234

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e0907c4c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 8736.172 ; gain = 312.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.585 | TNS=-181.090| WHS=-0.152 | THS=-71.808|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 29cfbfea3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 8922.543 ; gain = 498.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.585 | TNS=-564.942| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 227655b15

Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 8922.543 ; gain = 498.594

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 1.00968e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 77128
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 58500
  Number of Partially Routed Nets     = 18628
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d4590efa

Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 8929.035 ; gain = 505.086

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1d4590efa

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 8929.035 ; gain = 505.086
Phase 3.1 Global Routing | Checksum: 1d4590efa

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 8929.035 ; gain = 505.086

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1e9060113

Time (s): cpu = 00:01:20 ; elapsed = 00:01:11 . Memory (MB): peak = 8980.195 ; gain = 556.246
Phase 3 Initial Routing | Checksum: 21d98fa1a

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 8980.195 ; gain = 556.246

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.06|     2x2|      0.03|     8x8|      0.20|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.14|     4x4|      0.04|   16x16|      0.30|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.13|     4x4|      0.08|   16x16|      0.29|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.11|     8x8|      0.20|   16x16|      0.21|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X38Y176->INT_X53Y191 (CLE_E_CORE_X38Y176->INTF_ROCF_TR_TILE_X53Y191)
	INT_X40Y184->INT_X47Y191 (INTF_ROCF_TL_TILE_X40Y184->CLE_W_CORE_X47Y191)
	INT_X40Y176->INT_X47Y183 (INTF_ROCF_TL_TILE_X40Y176->CLE_W_CORE_X47Y183)
	INT_X40Y183->INT_X47Y190 (INTF_ROCF_TL_TILE_X40Y183->CLE_W_CORE_X47Y190)
	INT_X40Y175->INT_X47Y182 (INTF_ROCF_TL_TILE_X40Y175->CLE_W_CORE_X47Y182)
EAST
	INT_X40Y176->INT_X47Y191 (INTF_ROCF_TL_TILE_X40Y176->CLE_W_CORE_X47Y191)
	INT_X40Y184->INT_X47Y191 (INTF_ROCF_TL_TILE_X40Y184->CLE_W_CORE_X47Y191)
	INT_X40Y176->INT_X47Y183 (INTF_ROCF_TL_TILE_X40Y176->CLE_W_CORE_X47Y183)
	INT_X40Y183->INT_X47Y190 (INTF_ROCF_TL_TILE_X40Y183->CLE_W_CORE_X47Y190)
	INT_X40Y182->INT_X47Y189 (INTF_ROCF_TL_TILE_X40Y182->CLE_W_CORE_X47Y189)
WEST
	INT_X41Y176->INT_X48Y191 (CLE_E_CORE_X41Y176->CLE_W_CORE_X48Y191)
	INT_X40Y184->INT_X47Y191 (INTF_ROCF_TL_TILE_X40Y184->CLE_W_CORE_X47Y191)
	INT_X40Y183->INT_X47Y190 (INTF_ROCF_TL_TILE_X40Y183->CLE_W_CORE_X47Y190)
	INT_X40Y182->INT_X47Y189 (INTF_ROCF_TL_TILE_X40Y182->CLE_W_CORE_X47Y189)
	INT_X40Y181->INT_X47Y188 (INTF_ROCF_TL_TILE_X40Y181->CLE_W_CORE_X47Y188)
INFO: [Route 35-580] Design has 28 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                         |
+====================+===================+=============================================================================================================================+
| clk_pl_0           | clk_pl_0          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[12]/D |
| clk_pl_0           | clk_pl_0          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[17]/D |
| clk_pl_0           | clk_pl_0          | cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[23]/D |
| clk_pl_0           | clk_pl_0          | dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_vld_reg/D                                                                   |
| clk_pl_0           | clk_pl_0          | dma1_qdma_app_i/user_control_i/queue_cnts_i/queued_ids_reg[115]/D                                                           |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11673
 Number of Nodes with overlaps = 1295
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.398 | TNS=-1921.807| WHS=-0.023 | THS=-0.054 |

Phase 4.1 Global Iteration 0 | Checksum: 257c27759

Time (s): cpu = 00:04:10 ; elapsed = 00:03:29 . Memory (MB): peak = 9009.645 ; gain = 585.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 970
 Number of Nodes with overlaps = 317
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.038 | TNS=-1905.349| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23d6a2b04

Time (s): cpu = 00:06:40 ; elapsed = 00:05:17 . Memory (MB): peak = 9019.066 ; gain = 595.117

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 943
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.976 | TNS=-1833.863| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25ddf576a

Time (s): cpu = 00:09:27 ; elapsed = 00:07:49 . Memory (MB): peak = 9019.066 ; gain = 595.117

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 485
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-1833.218| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 189424a71

Time (s): cpu = 00:12:31 ; elapsed = 00:10:21 . Memory (MB): peak = 9019.066 ; gain = 595.117

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1090
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.977 | TNS=-1813.535| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2b7985e82

Time (s): cpu = 00:17:41 ; elapsed = 00:14:32 . Memory (MB): peak = 9025.965 ; gain = 602.016
Phase 4 Rip-up And Reroute | Checksum: 2b7985e82

Time (s): cpu = 00:17:41 ; elapsed = 00:14:32 . Memory (MB): peak = 9025.965 ; gain = 602.016

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2745267c9

Time (s): cpu = 00:17:48 ; elapsed = 00:14:42 . Memory (MB): peak = 9025.965 ; gain = 602.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-1833.218| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1f03910ed

Time (s): cpu = 00:17:52 ; elapsed = 00:14:47 . Memory (MB): peak = 9025.965 ; gain = 602.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-1833.218| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.3 Update Timing
Phase 5.1.3 Update Timing | Checksum: 1b48080f6

Time (s): cpu = 00:17:58 ; elapsed = 00:14:54 . Memory (MB): peak = 9029.074 ; gain = 605.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-1840.525| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b0bf3761

Time (s): cpu = 00:18:00 ; elapsed = 00:14:56 . Memory (MB): peak = 9029.074 ; gain = 605.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b0bf3761

Time (s): cpu = 00:18:00 ; elapsed = 00:14:56 . Memory (MB): peak = 9029.074 ; gain = 605.125
Phase 5 Delay and Skew Optimization | Checksum: 1b0bf3761

Time (s): cpu = 00:18:01 ; elapsed = 00:14:56 . Memory (MB): peak = 9029.074 ; gain = 605.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ad4a1b1

Time (s): cpu = 00:18:05 ; elapsed = 00:15:01 . Memory (MB): peak = 9029.074 ; gain = 605.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.902 | TNS=-1834.757| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 207edc2bc

Time (s): cpu = 00:18:06 ; elapsed = 00:15:01 . Memory (MB): peak = 9029.074 ; gain = 605.125
Phase 6 Post Hold Fix | Checksum: 207edc2bc

Time (s): cpu = 00:18:06 ; elapsed = 00:15:01 . Memory (MB): peak = 9029.074 ; gain = 605.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.42006 %
  Global Horizontal Routing Utilization  = 1.81649 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 79.2857%, No Congested Regions.
South Dir 2x2 Area, Max Cong = 90.2679%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X44Y184 -> INT_X45Y185
   INT_X44Y182 -> INT_X45Y183
   INT_X44Y180 -> INT_X45Y181
   INT_X44Y178 -> INT_X45Y179
East Dir 1x1 Area, Max Cong = 92.1875%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X45Y189 -> INT_X45Y189
   INT_X42Y187 -> INT_X42Y187
   INT_X45Y184 -> INT_X45Y184
   INT_X45Y183 -> INT_X45Y183
   INT_X45Y182 -> INT_X45Y182
West Dir 1x1 Area, Max Cong = 94.5312%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X45Y185 -> INT_X45Y185
   INT_X45Y183 -> INT_X45Y183
   INT_X46Y183 -> INT_X46Y183
   INT_X45Y182 -> INT_X45Y182
   INT_X46Y182 -> INT_X46Y182

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.545455 Sparse Ratio: 1.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.2 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.285714 Sparse Ratio: 0.625

Phase 7 Route finalize | Checksum: 207edc2bc

Time (s): cpu = 00:18:07 ; elapsed = 00:15:01 . Memory (MB): peak = 9029.074 ; gain = 605.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 207edc2bc

Time (s): cpu = 00:18:07 ; elapsed = 00:15:02 . Memory (MB): peak = 9029.074 ; gain = 605.125

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK0_LCPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_RPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK0_RPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK1_LCPLLNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_RPLLGTREFCLK0 to physical pin GTYP_QUAD_X0Y5/HSCLK1_RPLLNORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 18713674e

Time (s): cpu = 00:18:14 ; elapsed = 00:15:07 . Memory (MB): peak = 9038.695 ; gain = 614.746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.902 | TNS=-1834.757| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18713674e

Time (s): cpu = 00:18:16 ; elapsed = 00:15:09 . Memory (MB): peak = 9038.695 ; gain = 614.746
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.903 | TNS=-1833.479 | WHS=0.009 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 18713674e

Time (s): cpu = 00:18:39 ; elapsed = 00:15:33 . Memory (MB): peak = 9111.688 ; gain = 687.738
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.903 | TNS=-1833.479 | WHS=0.009 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.898. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.897. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.894. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.875. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.869. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.859. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.851. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.850. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.845. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.838. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.838. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.837. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.832. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.831. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.830. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.828. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.826. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.825. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.823. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.821. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.820. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.820. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.819. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.812. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[11].
INFO: [Physopt 32-952] Improved path group WNS = -0.807. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.806. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.805. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[31].
INFO: [Physopt 32-952] Improved path group WNS = -0.803. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.802. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.802. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.801. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.800. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.800. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.799. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.798. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.045. Path group: **async_default**. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: **async_default**. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_3.
INFO: [Physopt 32-952] Improved path group WNS = -0.011. Path group: **async_default**. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_1.
INFO: [Physopt 32-735] Processed net cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.798 | TNS=-1829.917 | WHS=0.009 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.794. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.793. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[11].
INFO: [Physopt 32-952] Improved path group WNS = -0.792. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.791. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.790. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.789. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.788. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.787. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.787. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.784. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.783. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.781. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[9].
INFO: [Physopt 32-952] Improved path group WNS = -0.780. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.779. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.778. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.776. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.774. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[19].
INFO: [Physopt 32-952] Improved path group WNS = -0.773. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.771. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.771. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[31].
INFO: [Physopt 32-952] Improved path group WNS = -0.769. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.768. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[22].
INFO: [Physopt 32-952] Improved path group WNS = -0.768. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.765. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[31].
INFO: [Physopt 32-952] Improved path group WNS = -0.765. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.763. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.762. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.760. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.760. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.758. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.756. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[10].
INFO: [Physopt 32-952] Improved path group WNS = -0.755. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.753. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[21].
INFO: [Physopt 32-952] Improved path group WNS = -0.753. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[13].
INFO: [Physopt 32-952] Improved path group WNS = -0.752. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.751. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.748. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.747. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.747. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/narrow_addr_int[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.746. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.746. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[11].
INFO: [Physopt 32-952] Improved path group WNS = -0.745. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.743. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.741. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[30].
INFO: [Physopt 32-952] Improved path group WNS = -0.740. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.740. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.739. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[23].
INFO: [Physopt 32-952] Improved path group WNS = -0.739. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.738. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.736. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.735. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.735. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.734. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.733. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.733. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[31].
INFO: [Physopt 32-952] Improved path group WNS = -0.732. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[20].
INFO: [Physopt 32-952] Improved path group WNS = -0.732. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.730. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.728. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.727. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.727. Path group: clk_pl_0. Processed net: cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.727. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[19].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/Q[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/O5.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_13_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.655 | TNS=-1948.873 | WHS=0.007 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 9478.926 ; gain = 0.000
Phase 11.2 Critical Path Optimization | Checksum: 1e78e8e46

Time (s): cpu = 00:18:56 ; elapsed = 00:15:56 . Memory (MB): peak = 9478.926 ; gain = 1054.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.655 | TNS=-1948.873 | WHS=0.007 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 2ac95b45c

Time (s): cpu = 00:18:57 ; elapsed = 00:15:58 . Memory (MB): peak = 9478.926 ; gain = 1054.977
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 166bf82d1

Time (s): cpu = 00:19:02 ; elapsed = 00:16:03 . Memory (MB): peak = 9478.926 ; gain = 1054.977
Ending Routing Task | Checksum: 166bf82d1

Time (s): cpu = 00:19:03 ; elapsed = 00:16:05 . Memory (MB): peak = 9478.926 ; gain = 1054.977
INFO: [Common 17-83] Releasing license: Implementation
468 Infos, 193 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:19:18 ; elapsed = 00:16:16 . Memory (MB): peak = 9478.926 ; gain = 1054.977
INFO: [runtcl-4] Executing : report_drc -file cpm_qdma_ep_part_wrapper_drc_routed.rpt -pb cpm_qdma_ep_part_wrapper_drc_routed.pb -rpx cpm_qdma_ep_part_wrapper_drc_routed.rpx
Command: report_drc -file cpm_qdma_ep_part_wrapper_drc_routed.rpt -pb cpm_qdma_ep_part_wrapper_drc_routed.pb -rpx cpm_qdma_ep_part_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file cpm_qdma_ep_part_wrapper_methodology_drc_routed.rpt -pb cpm_qdma_ep_part_wrapper_methodology_drc_routed.pb -rpx cpm_qdma_ep_part_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cpm_qdma_ep_part_wrapper_methodology_drc_routed.rpt -pb cpm_qdma_ep_part_wrapper_methodology_drc_routed.pb -rpx cpm_qdma_ep_part_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file cpm_qdma_ep_part_wrapper_power_routed.rpt -pb cpm_qdma_ep_part_wrapper_power_summary_routed.pb -rpx cpm_qdma_ep_part_wrapper_power_routed.rpx
Command: report_power -file cpm_qdma_ep_part_wrapper_power_routed.rpt -pb cpm_qdma_ep_part_wrapper_power_summary_routed.pb -rpx cpm_qdma_ep_part_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for IO_VREF[0].I_VREF
INFO: [Power 33-23] Power model is not available for u_ddrmc_riu
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
480 Infos, 194 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file cpm_qdma_ep_part_wrapper_route_status.rpt -pb cpm_qdma_ep_part_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cpm_qdma_ep_part_wrapper_timing_summary_routed.rpt -pb cpm_qdma_ep_part_wrapper_timing_summary_routed.pb -rpx cpm_qdma_ep_part_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3HP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpm_qdma_ep_part_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpm_qdma_ep_part_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpm_qdma_ep_part_wrapper_bus_skew_routed.rpt -pb cpm_qdma_ep_part_wrapper_bus_skew_routed.pb -rpx cpm_qdma_ep_part_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3HP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 9478.926 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 9478.926 ; gain = 0.000
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 9478.926 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9478.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9478.926 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 9478.926 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 9478.926 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/impl_1/cpm_qdma_ep_part_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 9478.926 ; gain = 0.000
INFO: [Memdata 28-167] Found XPM memory block dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma1_qdma_app_i/user_control_i/queue_cnts_i/qid_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_ST_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma1_qdma_app_i/dsc_byp_h2c_i/xpm_fifo_desc_h2c_MM_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_ST_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma1_qdma_app_i/dsc_byp_c2h_i/xpm_fifo_desc_c2h_MM_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[8].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[6].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[5].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[4].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[3].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[2].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <cpm_qdma_ep_part_i/pcie_qdma_mailbox_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_device_image -force cpm_qdma_ep_part_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvp1202'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[2].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[3].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[4].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[5].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[6].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[8].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_int_ctrl/u_int_queue/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC CSUC-1] Unconnected channel: HW Debug port cpm_qdma_ep_part_i/versal_cips_0/pl0_resetn is unconnected.  Unconnected channels may cause errors during implementation.  Since this port cannot be removed, please connect this port or remove the associated debug core.
WARNING: [DRC DPIP-3] Input pipelining: DSP cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg input cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg input cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_mty_nxt0 input cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_mty_nxt0/C[57:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIR-3] Asynchronous driver check: DSP cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_mty1_reg has RESET_MODE set to SYNC, input pin cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_mty1_reg/RSTP is connected to FF cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_23 which is asynchronous type FlipFlop. Both the FF's and DSP's synchronous properties should match, please check your design.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_mty_nxt0 output cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_mty_nxt0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-78] WIDTH_B_18_36_72_ADDRB0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_B=18/36/72 or READ_WIDTH_B=18/36/72, the ADDR_B[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-85] WIDTH_A_72_ADDRA2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_A=72 or READ_WIDTH_A=72, the ADDR_A[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-87] WIDTH_A_36_72_ADDRA1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_A=36/72 or READ_WIDTH_A=36/72, the ADDR_A[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-90] WIDTH_B_72_ADDRB2_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_B=72 or READ_WIDTH_B=72, the ADDR_B[2] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-93] WIDTH_A_18_36_72_ADDRA0_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_A=18/36/72 or READ_WIDTH_A=18/36/72, the ADDR_A[0] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-96] WIDTH_B_36_72_ADDRB1_CONN: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: When WRITE_WIDTH_B=36/72 or READ_WIDTH_B=36/72, the ADDR_B[1] pin should be connected to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-100] WR_WIDTH_A_36_DINA_BWE_CONN: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: When WRITE_WIDTH_A=36, the DIN_A[71:36] and BWE_A[8:4] pins should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC RTSTAT-10] No routable loads: 7 net(s) have no routable loads. The problem bus(es) and/or net(s) are s_axis_c2h_cmpt_ctrl_qid[12], s_axis_c2h_cmpt_tlast, cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset, cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset, cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset, cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset, and cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 639 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Generating PS PMC files.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
Writing NPI partition ./cpm_gtyp.rcdo...
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 23103872 bits
Writing CDO partition ./cpm_qdma_ep_part_wrapper.rcdo...
Writing NPI partition ./cpm_qdma_ep_part_wrapper.rnpi...
Generating bif file cpm_qdma_ep_part_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds
WARNING : No interface that uses file system is available 

C:/Xilinx/Vivado/2023.2/gnu/microblaze/nt
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DMATYPE' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_CSUDMA_CLK_FREQ_HZ' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT1_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT2_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT3_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_PIT4_EXPIRED_MASK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NUM_INSTANCES' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.' because this property is not valid in conjunction with other property setting on this object.
WARNING: Pmonpsv driver is being deprecated from 2024.1 release. It will be made obsolete in 2025.1 release.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.QSPI_FBCLK' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.DEVICE_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.NAME' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_0' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_0_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_1' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_1_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_2' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_2_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_3' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_3_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_4' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_4_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_5' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_5_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_6' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_6_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_7_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_8_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_9_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_10_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_11_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_12_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_13_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_14_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_15_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_16_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_17_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_18_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_19_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_20_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_21_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_22_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_23_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_24_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_25_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_26_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_27_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_28' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_28_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_29' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_29_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_30' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_30_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_31' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_31_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_32' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_32_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_33' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_33_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_34' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_34_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_35' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_35_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_36' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_36_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_37' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Common 17-673] Cannot get value of property 'CONFIG.C_MEAS_37_ROOT_ID' because this property is not valid in conjunction with other property setting on this object.
INFO: [Common 17-14] Message 'Common 17-673' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src"
"Include files for this library have already been copied."
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src"
"Include files for this library have already been copied."
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src"
"Compiling XilCert Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src"
"Compiling XilLoader Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src"
"Compiling XilNvm Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src"
"Compiling XilOcp Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src"
"Compiling Xilpdi Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src"
"Compiling XilPLMI Library"
xplmi_debug.c:79:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
   79 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:85:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
   85 | #if (XPLMI_UART_NUM_INSTANCES > 1U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c: In function 'XPlmi_InitUart':
xplmi_debug.c:118:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  118 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:108:14: warning: unused variable 'UartBaseAddr' [-Wunused-variable]
  108 |         u32 *UartBaseAddr = XPlmi_GetUartBaseAddr();
      |              ^~~~~~~~~~~~
xplmi_debug.c: In function 'XPlmi_ConfigUart':
xplmi_debug.c:212:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  212 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:209:25: warning: unused parameter 'UartSelect' [-Wunused-parameter]
  209 | int XPlmi_ConfigUart(u8 UartSelect, u8 UartEnable)
      |                      ~~~^~~~~~~~~~
xplmi_debug.c:209:40: warning: unused parameter 'UartEnable' [-Wunused-parameter]
  209 | int XPlmi_ConfigUart(u8 UartSelect, u8 UartEnable)
      |                                     ~~~^~~~~~~~~~
xplmi_debug.c: In function 'outbyte':
xplmi_debug.c:268:6: warning: "XPLMI_UART_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  268 | #if (XPLMI_UART_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c: At top level:
xplmi_debug.c:77: warning: macro "XPLMI_UART_SELECT_CURRENT" is not used [-Wunused-macros]
   77 | #define XPLMI_UART_SELECT_CURRENT       (0U) /**< Flag indicates current uart is selected */
      | 
xplmi_debug.c:75: warning: macro "XPLMI_SPP_INPUT_CLK_FREQ" is not used [-Wunused-macros]
   75 | #define XPLMI_SPP_INPUT_CLK_FREQ        (25000000U) /**< SPP Input Clk Freq
      | 
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src"
"Compiling XilPM Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src"
"Compiling XilPuf Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src"
"Compiling XilSecure Library"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src"
'Finished building libraries sequentially.'
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_8/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_9/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_1/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_2/src"
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_8/src"
"Include files for this library have already been copied."
"Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src"
"Include files for this library have already been copied."
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_5/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_6/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_9/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_18/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_14/src"
xcoresightpsdcc.c:40:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   40 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_5/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_15/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_14/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_3/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_18/src"
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1138:67: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1138 | #define XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                   ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_13/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v9_0/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_1/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_4/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_9/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_1/src"
"Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_17/src"
"Compiling xsysmonpsv"
microblaze_sleep.c:82:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   82 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"
'Finished building libraries parallelly.'
c:\xilinx\vivado\2023.2\gnu\microblaze\nt\x86_64-oesdk-mingw32\usr\bin\microblaze-xilinx-elf\../../libexec/microblaze-xilinx-elf/gcc/microblaze-xilinx-elf/12.2.0/ar.exe: creating versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
'Finished building libraries'
APU IPIs are not enabled. Linux boot would not work.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_proc.c -o xplm_proc.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_plat.c -o xplm_plat.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_hooks.c -o xplm_hooks.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_main.c -o xplm_main.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_pm.c -o xplm_pm.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_sem_init.c -o xplm_sem_init.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_module.c -o xplm_module.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_loader.c -o xplm_loader.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_stl.c -o xplm_stl.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v10.0 -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects  -c xplm_startup.c -o xplm_startup.o -Iversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/include -I.
mb-gcc -o executable.elf xplm_hooks.o xplm_loader.o xplm_main.o xplm_module.o xplm_plat.o xplm_pm.o xplm_proc.o xplm_sem_init.o xplm_startup.o xplm_stl.o -MMD -MP               -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mno-xl-soft-div -mcpu=v10.0 -mno-xl-soft-mul -mxl-multiply-high -Os -flto -ffat-lto-objects   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilocp,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilcert,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group                                                                                                   -Wl,--no-relax  -Wl,--gc-sections -Lversal_plm_bsp/versal_cips_0_pspmc_0_psv_pmc_0/lib -Tlscript.ld
lto-wrapper.exe: warning: using serial compilation of 6 LTRANS jobs
lto-wrapper.exe: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating cpm_qdma_ep_part_wrapper.bif file ...
Running bootgen.
Found bootgen at C:/Xilinx/Vivado/2023.2/bin/bootgen
Running 'C:/Xilinx/Vivado/2023.2/bin/bootgen -arch versal -image cpm_qdma_ep_part_wrapper.bif -w -o cpm_qdma_ep_part_wrapper.pdi'


****** Bootgen v2023.2
  **** Build date : Oct 11 2023-12:51:58
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
533 Infos, 934 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:02:54 ; elapsed = 00:03:29 . Memory (MB): peak = 11830.566 ; gain = 2351.641
INFO: [Common 17-206] Exiting Vivado at Wed May  8 18:19:42 2024...
