
FRA262.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007854  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080079ec  080079ec  000179ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a04  08007a04  00020474  2**0
                  CONTENTS
  4 .ARM          00000008  08007a04  08007a04  00017a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a0c  08007a0c  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a0c  08007a0c  00017a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a10  08007a10  00017a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  20000000  08007a14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000478  08007e88  00020478  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006f4  08007e88  000206f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016591  00000000  00000000  000204a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ed0  00000000  00000000  00036a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00039908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f90  00000000  00000000  0003a9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017470  00000000  00000000  0003b948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148ae  00000000  00000000  00052db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092a61  00000000  00000000  00067666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  000fa0c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004658  00000000  00000000  000fa18c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000016fd  00000000  00000000  000fe7e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000478 	.word	0x20000478
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080079d4 	.word	0x080079d4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000047c 	.word	0x2000047c
 80001d4:	080079d4 	.word	0x080079d4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295
 8000a28:	f000 b974 	b.w	8000d14 <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9d08      	ldr	r5, [sp, #32]
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	468e      	mov	lr, r1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d14d      	bne.n	8000aee <__udivmoddi4+0xaa>
 8000a52:	428a      	cmp	r2, r1
 8000a54:	4694      	mov	ip, r2
 8000a56:	d969      	bls.n	8000b2c <__udivmoddi4+0xe8>
 8000a58:	fab2 f282 	clz	r2, r2
 8000a5c:	b152      	cbz	r2, 8000a74 <__udivmoddi4+0x30>
 8000a5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000a62:	f1c2 0120 	rsb	r1, r2, #32
 8000a66:	fa20 f101 	lsr.w	r1, r0, r1
 8000a6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000a72:	4094      	lsls	r4, r2
 8000a74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a78:	0c21      	lsrs	r1, r4, #16
 8000a7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000a7e:	fa1f f78c 	uxth.w	r7, ip
 8000a82:	fb08 e316 	mls	r3, r8, r6, lr
 8000a86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a8a:	fb06 f107 	mul.w	r1, r6, r7
 8000a8e:	4299      	cmp	r1, r3
 8000a90:	d90a      	bls.n	8000aa8 <__udivmoddi4+0x64>
 8000a92:	eb1c 0303 	adds.w	r3, ip, r3
 8000a96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a9a:	f080 811f 	bcs.w	8000cdc <__udivmoddi4+0x298>
 8000a9e:	4299      	cmp	r1, r3
 8000aa0:	f240 811c 	bls.w	8000cdc <__udivmoddi4+0x298>
 8000aa4:	3e02      	subs	r6, #2
 8000aa6:	4463      	add	r3, ip
 8000aa8:	1a5b      	subs	r3, r3, r1
 8000aaa:	b2a4      	uxth	r4, r4
 8000aac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ab0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ab4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab8:	fb00 f707 	mul.w	r7, r0, r7
 8000abc:	42a7      	cmp	r7, r4
 8000abe:	d90a      	bls.n	8000ad6 <__udivmoddi4+0x92>
 8000ac0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ac4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ac8:	f080 810a 	bcs.w	8000ce0 <__udivmoddi4+0x29c>
 8000acc:	42a7      	cmp	r7, r4
 8000ace:	f240 8107 	bls.w	8000ce0 <__udivmoddi4+0x29c>
 8000ad2:	4464      	add	r4, ip
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ada:	1be4      	subs	r4, r4, r7
 8000adc:	2600      	movs	r6, #0
 8000ade:	b11d      	cbz	r5, 8000ae8 <__udivmoddi4+0xa4>
 8000ae0:	40d4      	lsrs	r4, r2
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ae8:	4631      	mov	r1, r6
 8000aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aee:	428b      	cmp	r3, r1
 8000af0:	d909      	bls.n	8000b06 <__udivmoddi4+0xc2>
 8000af2:	2d00      	cmp	r5, #0
 8000af4:	f000 80ef 	beq.w	8000cd6 <__udivmoddi4+0x292>
 8000af8:	2600      	movs	r6, #0
 8000afa:	e9c5 0100 	strd	r0, r1, [r5]
 8000afe:	4630      	mov	r0, r6
 8000b00:	4631      	mov	r1, r6
 8000b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b06:	fab3 f683 	clz	r6, r3
 8000b0a:	2e00      	cmp	r6, #0
 8000b0c:	d14a      	bne.n	8000ba4 <__udivmoddi4+0x160>
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d302      	bcc.n	8000b18 <__udivmoddi4+0xd4>
 8000b12:	4282      	cmp	r2, r0
 8000b14:	f200 80f9 	bhi.w	8000d0a <__udivmoddi4+0x2c6>
 8000b18:	1a84      	subs	r4, r0, r2
 8000b1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b1e:	2001      	movs	r0, #1
 8000b20:	469e      	mov	lr, r3
 8000b22:	2d00      	cmp	r5, #0
 8000b24:	d0e0      	beq.n	8000ae8 <__udivmoddi4+0xa4>
 8000b26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b2a:	e7dd      	b.n	8000ae8 <__udivmoddi4+0xa4>
 8000b2c:	b902      	cbnz	r2, 8000b30 <__udivmoddi4+0xec>
 8000b2e:	deff      	udf	#255	; 0xff
 8000b30:	fab2 f282 	clz	r2, r2
 8000b34:	2a00      	cmp	r2, #0
 8000b36:	f040 8092 	bne.w	8000c5e <__udivmoddi4+0x21a>
 8000b3a:	eba1 010c 	sub.w	r1, r1, ip
 8000b3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b42:	fa1f fe8c 	uxth.w	lr, ip
 8000b46:	2601      	movs	r6, #1
 8000b48:	0c20      	lsrs	r0, r4, #16
 8000b4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000b52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b56:	fb0e f003 	mul.w	r0, lr, r3
 8000b5a:	4288      	cmp	r0, r1
 8000b5c:	d908      	bls.n	8000b70 <__udivmoddi4+0x12c>
 8000b5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000b62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b66:	d202      	bcs.n	8000b6e <__udivmoddi4+0x12a>
 8000b68:	4288      	cmp	r0, r1
 8000b6a:	f200 80cb 	bhi.w	8000d04 <__udivmoddi4+0x2c0>
 8000b6e:	4643      	mov	r3, r8
 8000b70:	1a09      	subs	r1, r1, r0
 8000b72:	b2a4      	uxth	r4, r4
 8000b74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b78:	fb07 1110 	mls	r1, r7, r0, r1
 8000b7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b80:	fb0e fe00 	mul.w	lr, lr, r0
 8000b84:	45a6      	cmp	lr, r4
 8000b86:	d908      	bls.n	8000b9a <__udivmoddi4+0x156>
 8000b88:	eb1c 0404 	adds.w	r4, ip, r4
 8000b8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b90:	d202      	bcs.n	8000b98 <__udivmoddi4+0x154>
 8000b92:	45a6      	cmp	lr, r4
 8000b94:	f200 80bb 	bhi.w	8000d0e <__udivmoddi4+0x2ca>
 8000b98:	4608      	mov	r0, r1
 8000b9a:	eba4 040e 	sub.w	r4, r4, lr
 8000b9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ba2:	e79c      	b.n	8000ade <__udivmoddi4+0x9a>
 8000ba4:	f1c6 0720 	rsb	r7, r6, #32
 8000ba8:	40b3      	lsls	r3, r6
 8000baa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000bb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000bba:	431c      	orrs	r4, r3
 8000bbc:	40f9      	lsrs	r1, r7
 8000bbe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bc2:	fa00 f306 	lsl.w	r3, r0, r6
 8000bc6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bca:	0c20      	lsrs	r0, r4, #16
 8000bcc:	fa1f fe8c 	uxth.w	lr, ip
 8000bd0:	fb09 1118 	mls	r1, r9, r8, r1
 8000bd4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bd8:	fb08 f00e 	mul.w	r0, r8, lr
 8000bdc:	4288      	cmp	r0, r1
 8000bde:	fa02 f206 	lsl.w	r2, r2, r6
 8000be2:	d90b      	bls.n	8000bfc <__udivmoddi4+0x1b8>
 8000be4:	eb1c 0101 	adds.w	r1, ip, r1
 8000be8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bec:	f080 8088 	bcs.w	8000d00 <__udivmoddi4+0x2bc>
 8000bf0:	4288      	cmp	r0, r1
 8000bf2:	f240 8085 	bls.w	8000d00 <__udivmoddi4+0x2bc>
 8000bf6:	f1a8 0802 	sub.w	r8, r8, #2
 8000bfa:	4461      	add	r1, ip
 8000bfc:	1a09      	subs	r1, r1, r0
 8000bfe:	b2a4      	uxth	r4, r4
 8000c00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c04:	fb09 1110 	mls	r1, r9, r0, r1
 8000c08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c10:	458e      	cmp	lr, r1
 8000c12:	d908      	bls.n	8000c26 <__udivmoddi4+0x1e2>
 8000c14:	eb1c 0101 	adds.w	r1, ip, r1
 8000c18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c1c:	d26c      	bcs.n	8000cf8 <__udivmoddi4+0x2b4>
 8000c1e:	458e      	cmp	lr, r1
 8000c20:	d96a      	bls.n	8000cf8 <__udivmoddi4+0x2b4>
 8000c22:	3802      	subs	r0, #2
 8000c24:	4461      	add	r1, ip
 8000c26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c2e:	eba1 010e 	sub.w	r1, r1, lr
 8000c32:	42a1      	cmp	r1, r4
 8000c34:	46c8      	mov	r8, r9
 8000c36:	46a6      	mov	lr, r4
 8000c38:	d356      	bcc.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c3a:	d053      	beq.n	8000ce4 <__udivmoddi4+0x2a0>
 8000c3c:	b15d      	cbz	r5, 8000c56 <__udivmoddi4+0x212>
 8000c3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000c42:	eb61 010e 	sbc.w	r1, r1, lr
 8000c46:	fa01 f707 	lsl.w	r7, r1, r7
 8000c4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000c4e:	40f1      	lsrs	r1, r6
 8000c50:	431f      	orrs	r7, r3
 8000c52:	e9c5 7100 	strd	r7, r1, [r5]
 8000c56:	2600      	movs	r6, #0
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	f1c2 0320 	rsb	r3, r2, #32
 8000c62:	40d8      	lsrs	r0, r3
 8000c64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c68:	fa21 f303 	lsr.w	r3, r1, r3
 8000c6c:	4091      	lsls	r1, r2
 8000c6e:	4301      	orrs	r1, r0
 8000c70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c74:	fa1f fe8c 	uxth.w	lr, ip
 8000c78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000c80:	0c0b      	lsrs	r3, r1, #16
 8000c82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c86:	fb00 f60e 	mul.w	r6, r0, lr
 8000c8a:	429e      	cmp	r6, r3
 8000c8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0x260>
 8000c92:	eb1c 0303 	adds.w	r3, ip, r3
 8000c96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c9a:	d22f      	bcs.n	8000cfc <__udivmoddi4+0x2b8>
 8000c9c:	429e      	cmp	r6, r3
 8000c9e:	d92d      	bls.n	8000cfc <__udivmoddi4+0x2b8>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	4463      	add	r3, ip
 8000ca4:	1b9b      	subs	r3, r3, r6
 8000ca6:	b289      	uxth	r1, r1
 8000ca8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cac:	fb07 3316 	mls	r3, r7, r6, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x28a>
 8000cbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000cc4:	d216      	bcs.n	8000cf4 <__udivmoddi4+0x2b0>
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d914      	bls.n	8000cf4 <__udivmoddi4+0x2b0>
 8000cca:	3e02      	subs	r6, #2
 8000ccc:	4461      	add	r1, ip
 8000cce:	1ac9      	subs	r1, r1, r3
 8000cd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000cd4:	e738      	b.n	8000b48 <__udivmoddi4+0x104>
 8000cd6:	462e      	mov	r6, r5
 8000cd8:	4628      	mov	r0, r5
 8000cda:	e705      	b.n	8000ae8 <__udivmoddi4+0xa4>
 8000cdc:	4606      	mov	r6, r0
 8000cde:	e6e3      	b.n	8000aa8 <__udivmoddi4+0x64>
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	e6f8      	b.n	8000ad6 <__udivmoddi4+0x92>
 8000ce4:	454b      	cmp	r3, r9
 8000ce6:	d2a9      	bcs.n	8000c3c <__udivmoddi4+0x1f8>
 8000ce8:	ebb9 0802 	subs.w	r8, r9, r2
 8000cec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000cf0:	3801      	subs	r0, #1
 8000cf2:	e7a3      	b.n	8000c3c <__udivmoddi4+0x1f8>
 8000cf4:	4646      	mov	r6, r8
 8000cf6:	e7ea      	b.n	8000cce <__udivmoddi4+0x28a>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	e794      	b.n	8000c26 <__udivmoddi4+0x1e2>
 8000cfc:	4640      	mov	r0, r8
 8000cfe:	e7d1      	b.n	8000ca4 <__udivmoddi4+0x260>
 8000d00:	46d0      	mov	r8, sl
 8000d02:	e77b      	b.n	8000bfc <__udivmoddi4+0x1b8>
 8000d04:	3b02      	subs	r3, #2
 8000d06:	4461      	add	r1, ip
 8000d08:	e732      	b.n	8000b70 <__udivmoddi4+0x12c>
 8000d0a:	4630      	mov	r0, r6
 8000d0c:	e709      	b.n	8000b22 <__udivmoddi4+0xde>
 8000d0e:	4464      	add	r4, ip
 8000d10:	3802      	subs	r0, #2
 8000d12:	e742      	b.n	8000b9a <__udivmoddi4+0x156>

08000d14 <__aeabi_idiv0>:
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop

08000d18 <KalmanMatrixInit>:
#include "main.h"
#include "Kalman.h"
#include "arm_math.h"

void KalmanMatrixInit(KalmanFilterVar *KalmanVar)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	  arm_mat_init_f32(&(KalmanVar ->MatA), 3, 3, KalmanVar ->MatA_Data);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2203      	movs	r2, #3
 8000d2a:	2103      	movs	r1, #3
 8000d2c:	f006 fdb8 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatB), 3, 1, KalmanVar ->MatB_Data);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f503 701a 	add.w	r0, r3, #616	; 0x268
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	3324      	adds	r3, #36	; 0x24
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	2103      	movs	r1, #3
 8000d3e:	f006 fdaf 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatC), 1, 3, KalmanVar ->MatC_Data);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	f503 701c 	add.w	r0, r3, #624	; 0x270
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3330      	adds	r3, #48	; 0x30
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	2101      	movs	r1, #1
 8000d50:	f006 fda6 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatD), 1, 1, KalmanVar ->MatD_Data);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f503 701e 	add.w	r0, r3, #632	; 0x278
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	333c      	adds	r3, #60	; 0x3c
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2101      	movs	r1, #1
 8000d62:	f006 fd9d 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatQ), 3, 3, KalmanVar ->MatQ_Data);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f503 7020 	add.w	r0, r3, #640	; 0x280
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3340      	adds	r3, #64	; 0x40
 8000d70:	2203      	movs	r2, #3
 8000d72:	2103      	movs	r1, #3
 8000d74:	f006 fd94 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatR), 1, 1, KalmanVar ->MatR_Data);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	f503 7022 	add.w	r0, r3, #648	; 0x288
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	3364      	adds	r3, #100	; 0x64
 8000d82:	2201      	movs	r2, #1
 8000d84:	2101      	movs	r1, #1
 8000d86:	f006 fd8b 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatG), 3, 3, KalmanVar ->MatG_Data);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f503 7024 	add.w	r0, r3, #656	; 0x290
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3368      	adds	r3, #104	; 0x68
 8000d94:	2203      	movs	r2, #3
 8000d96:	2103      	movs	r1, #3
 8000d98:	f006 fd82 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatState), 3, 1, KalmanVar ->MatState_Data);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f503 7026 	add.w	r0, r3, #664	; 0x298
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	338c      	adds	r3, #140	; 0x8c
 8000da6:	2201      	movs	r2, #1
 8000da8:	2103      	movs	r1, #3
 8000daa:	f006 fd79 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatStateLast), 3, 1, KalmanVar ->MatStateLast_Data);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3398      	adds	r3, #152	; 0x98
 8000db8:	2201      	movs	r2, #1
 8000dba:	2103      	movs	r1, #3
 8000dbc:	f006 fd70 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredict), 3, 3, KalmanVar ->MatPredict_Data);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f503 702a 	add.w	r0, r3, #680	; 0x2a8
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	33a4      	adds	r3, #164	; 0xa4
 8000dca:	2203      	movs	r2, #3
 8000dcc:	2103      	movs	r1, #3
 8000dce:	f006 fd67 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredictLast), 3, 3, KalmanVar ->MatPredictLast_Data);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	33c8      	adds	r3, #200	; 0xc8
 8000ddc:	2203      	movs	r2, #3
 8000dde:	2103      	movs	r1, #3
 8000de0:	f006 fd5e 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatY), 1, 1, KalmanVar ->MatY_Data);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f503 702e 	add.w	r0, r3, #696	; 0x2b8
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	33ec      	adds	r3, #236	; 0xec
 8000dee:	2201      	movs	r2, #1
 8000df0:	2101      	movs	r1, #1
 8000df2:	f006 fd55 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatZ), 1, 1, KalmanVar ->MatZ_Data);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f503 7030 	add.w	r0, r3, #704	; 0x2c0
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	33f0      	adds	r3, #240	; 0xf0
 8000e00:	2201      	movs	r2, #1
 8000e02:	2101      	movs	r1, #1
 8000e04:	f006 fd4c 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatS), 1, 1, KalmanVar ->MatS_Data);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f503 7032 	add.w	r0, r3, #712	; 0x2c8
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	33f4      	adds	r3, #244	; 0xf4
 8000e12:	2201      	movs	r2, #1
 8000e14:	2101      	movs	r1, #1
 8000e16:	f006 fd43 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatK), 3, 1, KalmanVar ->MatK_Data);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	33f8      	adds	r3, #248	; 0xf8
 8000e24:	2201      	movs	r2, #1
 8000e26:	2103      	movs	r1, #3
 8000e28:	f006 fd3a 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI), 3, 3, KalmanVar ->MatI_Data);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f503 7036 	add.w	r0, r3, #728	; 0x2d8
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8000e38:	2203      	movs	r2, #3
 8000e3a:	2103      	movs	r1, #3
 8000e3c:	f006 fd30 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAt), 3, 3, KalmanVar ->MatAt_Data);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f503 7038 	add.w	r0, r3, #736	; 0x2e0
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	2103      	movs	r1, #3
 8000e50:	f006 fd26 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGt), 3, 3, KalmanVar ->MatGt_Data);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f503 703a 	add.w	r0, r3, #744	; 0x2e8
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 8000e60:	2203      	movs	r2, #3
 8000e62:	2103      	movs	r1, #3
 8000e64:	f006 fd1c 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCt), 3, 1, KalmanVar ->MatCt_Data);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8000e74:	2201      	movs	r2, #1
 8000e76:	2103      	movs	r1, #3
 8000e78:	f006 fd12 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGQGt), 3, 3, KalmanVar ->MatGQGt_Data);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f503 7040 	add.w	r0, r3, #768	; 0x300
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000e88:	2203      	movs	r2, #3
 8000e8a:	2103      	movs	r1, #3
 8000e8c:	f006 fd08 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatSinv), 1, 1, KalmanVar ->MatSinv_Data);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f503 703e 	add.w	r0, r3, #760	; 0x2f8
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	f006 fcfe 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPk), 1, 3, KalmanVar ->MatCPk_Data);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f503 7042 	add.w	r0, r3, #776	; 0x308
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	f006 fcf4 	bl	80078a0 <arm_mat_init_f32>

	  arm_mat_init_f32(&(KalmanVar ->MatAPk), 3, 3, KalmanVar ->MatAPk_Data);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f503 7044 	add.w	r0, r3, #784	; 0x310
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	2103      	movs	r1, #3
 8000ec8:	f006 fcea 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAPkAt), 3, 3, KalmanVar ->MatAPkAt_Data);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f503 7046 	add.w	r0, r3, #792	; 0x318
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8000ed8:	2203      	movs	r2, #3
 8000eda:	2103      	movs	r1, #3
 8000edc:	f006 fce0 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCXk), 1, 1, KalmanVar ->MatCXk_Data);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f503 7048 	add.w	r0, r3, #800	; 0x320
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000eec:	2201      	movs	r2, #1
 8000eee:	2101      	movs	r1, #1
 8000ef0:	f006 fcd6 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPkCt), 1, 1, KalmanVar ->MatCPkCt_Data);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f503 704a 	add.w	r0, r3, #808	; 0x328
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8000f00:	2201      	movs	r2, #1
 8000f02:	2101      	movs	r1, #1
 8000f04:	f006 fccc 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPkCt), 3, 1, KalmanVar ->MatPkCt_Data);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f503 704c 	add.w	r0, r3, #816	; 0x330
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f14:	2201      	movs	r2, #1
 8000f16:	2103      	movs	r1, #3
 8000f18:	f006 fcc2 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKYk), 3, 1,KalmanVar ->MatKYk_Data);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f503 704e 	add.w	r0, r3, #824	; 0x338
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2103      	movs	r1, #3
 8000f2c:	f006 fcb8 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKC), 3, 3, KalmanVar ->MatKC_Data);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f503 7050 	add.w	r0, r3, #832	; 0x340
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	2103      	movs	r1, #3
 8000f40:	f006 fcae 	bl	80078a0 <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI_KC), 3, 3, KalmanVar ->MatI_KC_Data);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f503 7052 	add.w	r0, r3, #840	; 0x348
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8000f50:	2203      	movs	r2, #3
 8000f52:	2103      	movs	r1, #3
 8000f54:	f006 fca4 	bl	80078a0 <arm_mat_init_f32>
	  // Get Transpose
	  arm_mat_trans_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatAt));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f503 7338 	add.w	r3, r3, #736	; 0x2e0
 8000f64:	4619      	mov	r1, r3
 8000f66:	4610      	mov	r0, r2
 8000f68:	f006 fa2e 	bl	80073c8 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatGt));
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f503 7224 	add.w	r2, r3, #656	; 0x290
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4610      	mov	r0, r2
 8000f7c:	f006 fa24 	bl	80073c8 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatCt));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f503 721c 	add.w	r2, r3, #624	; 0x270
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4610      	mov	r0, r2
 8000f90:	f006 fa1a 	bl	80073c8 <arm_mat_trans_f32>
	  // Get Buffer
	  arm_mat_mult_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatQ), &(KalmanVar ->MatGQGt));
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f503 7024 	add.w	r0, r3, #656	; 0x290
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f503 7120 	add.w	r1, r3, #640	; 0x280
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	f006 fad4 	bl	8007554 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&(KalmanVar ->MatGQGt), &(KalmanVar ->MatGt), &(KalmanVar ->MatGQGt));
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f503 7040 	add.w	r0, r3, #768	; 0x300
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f503 713a 	add.w	r1, r3, #744	; 0x2e8
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	f006 fac8 	bl	8007554 <arm_mat_mult_f32>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <KalmanFilterFunction>:

void KalmanFilterFunction(KalmanFilterVar *KalmanVar,float32_t PositionDeg)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	ed87 0a00 	vstr	s0, [r7]
	// 1.Prediction
	// Predicted State Estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatStateLast), &(KalmanVar ->MatState)); // A*Xk-1 ,No B*u
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f503 7128 	add.w	r1, r3, #672	; 0x2a0
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000fea:	461a      	mov	r2, r3
 8000fec:	f006 fab2 	bl	8007554 <arm_mat_mult_f32>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Predicted error covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatPredictLast), &(KalmanVar ->MatAPk)); // A*Pk-1
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f503 7344 	add.w	r3, r3, #784	; 0x310
 800100c:	461a      	mov	r2, r3
 800100e:	f006 faa1 	bl	8007554 <arm_mat_mult_f32>
 8001012:	4603      	mov	r3, r0
 8001014:	461a      	mov	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatAPk), &(KalmanVar ->MatAt), &(KalmanVar ->MatAPkAt)); // A*Pk-1*At
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f503 7044 	add.w	r0, r3, #784	; 0x310
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f503 7138 	add.w	r1, r3, #736	; 0x2e0
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800102e:	461a      	mov	r2, r3
 8001030:	f006 fa90 	bl	8007554 <arm_mat_mult_f32>
 8001034:	4603      	mov	r3, r0
 8001036:	461a      	mov	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatAPkAt), &(KalmanVar ->MatGQGt), &(KalmanVar ->MatPredict)); // A*Pk-1*At + GQGt
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f503 7046 	add.w	r0, r3, #792	; 0x318
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f503 7140 	add.w	r1, r3, #768	; 0x300
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8001050:	461a      	mov	r2, r3
 8001052:	f006 fc29 	bl	80078a8 <arm_mat_add_f32>
 8001056:	4603      	mov	r3, r0
 8001058:	461a      	mov	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// 2.Correction
	// Innovation residual
	KalmanVar -> MatZ_Data[0] = PositionDeg; // Sensor Input
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatState), &(KalmanVar ->MatCXk)); // C*Xk
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f503 701c 	add.w	r0, r3, #624	; 0x270
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f503 7126 	add.w	r1, r3, #664	; 0x298
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800107a:	461a      	mov	r2, r3
 800107c:	f006 fa6a 	bl	8007554 <arm_mat_mult_f32>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatZ), &(KalmanVar ->MatCXk), &(KalmanVar ->MatY)); // Zk - C*Xk
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f503 7030 	add.w	r0, r3, #704	; 0x2c0
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f503 7148 	add.w	r1, r3, #800	; 0x320
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f503 732e 	add.w	r3, r3, #696	; 0x2b8
 800109c:	461a      	mov	r2, r3
 800109e:	f006 f9ef 	bl	8007480 <arm_mat_sub_f32>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Innovation covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatCPk)); // C*Pk
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f503 701c 	add.w	r0, r3, #624	; 0x270
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f503 712a 	add.w	r1, r3, #680	; 0x2a8
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f503 7342 	add.w	r3, r3, #776	; 0x308
 80010be:	461a      	mov	r2, r3
 80010c0:	f006 fa48 	bl	8007554 <arm_mat_mult_f32>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatCPk), &(KalmanVar ->MatCt), &(KalmanVar ->MatCPkCt)); // C*Pk*Ct
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f503 7042 	add.w	r0, r3, #776	; 0x308
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f503 713c 	add.w	r1, r3, #752	; 0x2f0
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f503 734a 	add.w	r3, r3, #808	; 0x328
 80010e0:	461a      	mov	r2, r3
 80010e2:	f006 fa37 	bl	8007554 <arm_mat_mult_f32>
 80010e6:	4603      	mov	r3, r0
 80010e8:	461a      	mov	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatCPkCt), &(KalmanVar ->MatR), &(KalmanVar ->MatS)); // C*Pk*Ct + R
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f503 704a 	add.w	r0, r3, #808	; 0x328
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f503 7122 	add.w	r1, r3, #648	; 0x288
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 8001102:	461a      	mov	r2, r3
 8001104:	f006 fbd0 	bl	80078a8 <arm_mat_add_f32>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_inverse_f32(&(KalmanVar ->MatS), &(KalmanVar ->MatSinv)); // S inverse
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f503 7232 	add.w	r2, r3, #712	; 0x2c8
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 800111e:	4619      	mov	r1, r3
 8001120:	4610      	mov	r0, r2
 8001122:	f006 fab7 	bl	8007694 <arm_mat_inverse_f32>
 8001126:	4603      	mov	r3, r0
 8001128:	461a      	mov	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Optimal Kalman gain
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPredict), &(KalmanVar ->MatCt), &(KalmanVar ->MatPkCt)); // Pk*Ct
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f503 702a 	add.w	r0, r3, #680	; 0x2a8
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f503 713c 	add.w	r1, r3, #752	; 0x2f0
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f503 734c 	add.w	r3, r3, #816	; 0x330
 8001142:	461a      	mov	r2, r3
 8001144:	f006 fa06 	bl	8007554 <arm_mat_mult_f32>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPkCt), &(KalmanVar ->MatSinv), &(KalmanVar ->MatK)); // Pk*Ct*Sinv
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f503 704c 	add.w	r0, r3, #816	; 0x330
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f503 713e 	add.w	r1, r3, #760	; 0x2f8
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8001164:	461a      	mov	r2, r3
 8001166:	f006 f9f5 	bl	8007554 <arm_mat_mult_f32>
 800116a:	4603      	mov	r3, r0
 800116c:	461a      	mov	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Corrected state estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatY), &(KalmanVar ->MatKYk)); // K*Yk
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f503 712e 	add.w	r1, r3, #696	; 0x2b8
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8001186:	461a      	mov	r2, r3
 8001188:	f006 f9e4 	bl	8007554 <arm_mat_mult_f32>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatKYk), &(KalmanVar ->MatState), &(KalmanVar ->MatStateLast)); // Xk+K*Yk
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f503 704e 	add.w	r0, r3, #824	; 0x338
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f503 7126 	add.w	r1, r3, #664	; 0x298
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 80011a8:	461a      	mov	r2, r3
 80011aa:	f006 fb7d 	bl	80078a8 <arm_mat_add_f32>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461a      	mov	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	// Corrected estimate covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatC), &(KalmanVar ->MatKC)); //K*C
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f503 711c 	add.w	r1, r3, #624	; 0x270
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f503 7350 	add.w	r3, r3, #832	; 0x340
 80011ca:	461a      	mov	r2, r3
 80011cc:	f006 f9c2 	bl	8007554 <arm_mat_mult_f32>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatI), &(KalmanVar ->MatKC), &(KalmanVar ->MatI_KC)); // I-K*C
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f503 7036 	add.w	r0, r3, #728	; 0x2d8
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f503 7150 	add.w	r1, r3, #832	; 0x340
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80011ec:	461a      	mov	r2, r3
 80011ee:	f006 f947 	bl	8007480 <arm_mat_sub_f32>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatI_KC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatPredictLast)); // (I-K*C)*Pk
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f503 7052 	add.w	r0, r3, #840	; 0x348
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f503 712a 	add.w	r1, r3, #680	; 0x2a8
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800120e:	461a      	mov	r2, r3
 8001210:	f006 f9a0 	bl	8007554 <arm_mat_mult_f32>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <PIDVelocityController_Init>:
 *  Created on: 4 Jun 2022
 *      Author: mobil
 */

#include "PIDVelocity.h"
void  PIDVelocityController_Init(PIDVelocityController *pidVelocity){
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]

	pidVelocity->Last1Error = 0.0f;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	621a      	str	r2, [r3, #32]
	pidVelocity->Last2Error = 0.0f;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	625a      	str	r2, [r3, #36]	; 0x24

	pidVelocity->differentiatorOutput = 0.0f;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	619a      	str	r2, [r3, #24]
	pidVelocity->integratorOutput = 0.0f;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f04f 0200 	mov.w	r2, #0
 800124c:	615a      	str	r2, [r3, #20]
	pidVelocity->proportionalOutput = 0.0f;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	61da      	str	r2, [r3, #28]

	pidVelocity->ControllerOut = 0.0f;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	629a      	str	r2, [r3, #40]	; 0x28
	pidVelocity->ControllerLastOut = 0.0f;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f04f 0200 	mov.w	r2, #0
 8001264:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <PIDVelocityController_Update>:

float PIDVelocityController_Update(PIDVelocityController *pidVelocity, float setpoint, float measurement){
 8001272:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001280:	edc7 0a01 	vstr	s1, [r7, #4]

    float error = setpoint - measurement;
 8001284:	ed97 7a02 	vldr	s14, [r7, #8]
 8001288:	edd7 7a01 	vldr	s15, [r7, #4]
 800128c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001290:	edc7 7a05 	vstr	s15, [r7, #20]

	// Compute error of each term

    pidVelocity->proportionalOutput = (pidVelocity->Kp*error) - (pidVelocity->Kp * pidVelocity->Last1Error);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	ed93 7a00 	vldr	s14, [r3]
 800129a:	edd7 7a05 	vldr	s15, [r7, #20]
 800129e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	edd3 6a00 	vldr	s13, [r3]
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	edd3 7a08 	vldr	s15, [r3, #32]
 80012ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	edc3 7a07 	vstr	s15, [r3, #28]

    pidVelocity->integratorOutput = (pidVelocity->Ki * error);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	ed93 7a01 	vldr	s14, [r3, #4]
 80012c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80012c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	edc3 7a05 	vstr	s15, [r3, #20]

    pidVelocity->differentiatorOutput = ((pidVelocity->Kd*error)) - ((2.0 * pidVelocity->Kd * pidVelocity->Last1Error))
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	ed93 7a02 	vldr	s14, [r3, #8]
 80012d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80012da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012de:	ee17 0a90 	vmov	r0, s15
 80012e2:	f7ff f8dd 	bl	80004a0 <__aeabi_f2d>
 80012e6:	4604      	mov	r4, r0
 80012e8:	460d      	mov	r5, r1
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f8d6 	bl	80004a0 <__aeabi_f2d>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	f7fe ff74 	bl	80001e4 <__adddf3>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4690      	mov	r8, r2
 8001302:	4699      	mov	r9, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f8c9 	bl	80004a0 <__aeabi_f2d>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4640      	mov	r0, r8
 8001314:	4649      	mov	r1, r9
 8001316:	f7ff f91b 	bl	8000550 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4620      	mov	r0, r4
 8001320:	4629      	mov	r1, r5
 8001322:	f7fe ff5d 	bl	80001e0 <__aeabi_dsub>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4614      	mov	r4, r2
 800132c:	461d      	mov	r5, r3
    									+((pidVelocity->Kd * pidVelocity->Last2Error))	;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	ed93 7a02 	vldr	s14, [r3, #8]
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800133a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133e:	ee17 0a90 	vmov	r0, s15
 8001342:	f7ff f8ad 	bl	80004a0 <__aeabi_f2d>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4620      	mov	r0, r4
 800134c:	4629      	mov	r1, r5
 800134e:	f7fe ff49 	bl	80001e4 <__adddf3>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	f7ff fb0b 	bl	8000974 <__aeabi_d2f>
 800135e:	4602      	mov	r2, r0
    pidVelocity->differentiatorOutput = ((pidVelocity->Kd*error)) - ((2.0 * pidVelocity->Kd * pidVelocity->Last1Error))
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	619a      	str	r2, [r3, #24]

	// Compute output and apply limits

    pidVelocity->ControllerOut = pidVelocity->proportionalOutput + pidVelocity->integratorOutput + pidVelocity->differentiatorOutput
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	ed93 7a07 	vldr	s14, [r3, #28]
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	edd3 7a06 	vldr	s15, [r3, #24]
 800137a:	ee37 7a27 	vadd.f32	s14, s14, s15
    								+ pidVelocity->ControllerLastOut;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001384:	ee77 7a27 	vadd.f32	s15, s14, s15
    pidVelocity->ControllerOut = pidVelocity->proportionalOutput + pidVelocity->integratorOutput + pidVelocity->differentiatorOutput
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    if (pidVelocity->ControllerOut > pidVelocity->OutputMax) {
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	edd3 7a04 	vldr	s15, [r3, #16]
 800139a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800139e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a2:	dd04      	ble.n	80013ae <PIDVelocityController_Update+0x13c>

    	pidVelocity->ControllerOut = pidVelocity->OutputMax;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
 80013ac:	e00e      	b.n	80013cc <PIDVelocityController_Update+0x15a>

    } else if (pidVelocity->ControllerOut < pidVelocity->OutputMin) {
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80013ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c2:	d503      	bpl.n	80013cc <PIDVelocityController_Update+0x15a>

    	pidVelocity->ControllerOut = pidVelocity->OutputMin;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	68da      	ldr	r2, [r3, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	629a      	str	r2, [r3, #40]	; 0x28
    }

    // Controller Memory

    pidVelocity->ControllerLastOut = pidVelocity->ControllerOut;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	62da      	str	r2, [r3, #44]	; 0x2c
	pidVelocity->Last1Error = error;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	621a      	str	r2, [r3, #32]
	pidVelocity->Last2Error = pidVelocity->Last1Error;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	6a1a      	ldr	r2, [r3, #32]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	625a      	str	r2, [r3, #36]	; 0x24

	return pidVelocity->ControllerOut;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e6:	ee07 3a90 	vmov	s15, r3
}
 80013ea:	eeb0 0a67 	vmov.f32	s0, s15
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080013f8 <VmaxOptimization>:


#include "Trajectory.h"


float VmaxOptimization(float Qinitial, float Qfinal){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001402:	edc7 0a00 	vstr	s1, [r7]
	float Qrelative = Qfinal - Qinitial;
 8001406:	ed97 7a00 	vldr	s14, [r7]
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001412:	edc7 7a02 	vstr	s15, [r7, #8]
	float Vmax = -1;
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <VmaxOptimization+0xf8>)
 8001418:	60fb      	str	r3, [r7, #12]
	if(Qrelative >= 1.0  && Qrelative < 20.0)
 800141a:	edd7 7a02 	vldr	s15, [r7, #8]
 800141e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001422:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142a:	db0b      	blt.n	8001444 <VmaxOptimization+0x4c>
 800142c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001430:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001434:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143c:	d502      	bpl.n	8001444 <VmaxOptimization+0x4c>
	{
		Vmax = 0.7f;
 800143e:	4b2d      	ldr	r3, [pc, #180]	; (80014f4 <VmaxOptimization+0xfc>)
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	e035      	b.n	80014b0 <VmaxOptimization+0xb8>
	}
	else if(Qrelative >= 20.0  && Qrelative < 60.0)
 8001444:	edd7 7a02 	vldr	s15, [r7, #8]
 8001448:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800144c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001454:	db0b      	blt.n	800146e <VmaxOptimization+0x76>
 8001456:	edd7 7a02 	vldr	s15, [r7, #8]
 800145a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80014f8 <VmaxOptimization+0x100>
 800145e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001466:	d502      	bpl.n	800146e <VmaxOptimization+0x76>
	{
		Vmax = 3.0f;
 8001468:	4b24      	ldr	r3, [pc, #144]	; (80014fc <VmaxOptimization+0x104>)
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	e020      	b.n	80014b0 <VmaxOptimization+0xb8>
	}
	else if(Qrelative >= 60.0  && Qrelative < 160.0)
 800146e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001472:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80014f8 <VmaxOptimization+0x100>
 8001476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147e:	db0b      	blt.n	8001498 <VmaxOptimization+0xa0>
 8001480:	edd7 7a02 	vldr	s15, [r7, #8]
 8001484:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001500 <VmaxOptimization+0x108>
 8001488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800148c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001490:	d502      	bpl.n	8001498 <VmaxOptimization+0xa0>
	{
		Vmax = 6.0f;
 8001492:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <VmaxOptimization+0x10c>)
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	e00b      	b.n	80014b0 <VmaxOptimization+0xb8>
	}
	else if(Qrelative >= 160.0)
 8001498:	edd7 7a02 	vldr	s15, [r7, #8]
 800149c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001500 <VmaxOptimization+0x108>
 80014a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a8:	db02      	blt.n	80014b0 <VmaxOptimization+0xb8>
	{
		Vmax = 8.0f;
 80014aa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80014ae:	60fb      	str	r3, [r7, #12]
	}
	// RPM to deg/sec
	return Vmax *360.0/60.0;
 80014b0:	68f8      	ldr	r0, [r7, #12]
 80014b2:	f7fe fff5 	bl	80004a0 <__aeabi_f2d>
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <VmaxOptimization+0x110>)
 80014bc:	f7ff f848 	bl	8000550 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <VmaxOptimization+0x114>)
 80014ce:	f7ff f969 	bl	80007a4 <__aeabi_ddiv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff fa4b 	bl	8000974 <__aeabi_d2f>
 80014de:	4603      	mov	r3, r0
 80014e0:	ee07 3a90 	vmov	s15, r3
}
 80014e4:	eeb0 0a67 	vmov.f32	s0, s15
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	bf800000 	.word	0xbf800000
 80014f4:	3f333333 	.word	0x3f333333
 80014f8:	42700000 	.word	0x42700000
 80014fc:	40400000 	.word	0x40400000
 8001500:	43200000 	.word	0x43200000
 8001504:	40c00000 	.word	0x40c00000
 8001508:	40768000 	.word	0x40768000
 800150c:	404e0000 	.word	0x404e0000

08001510 <CoefficientAndTimeCalculation>:

void CoefficientAndTimeCalculation(TrajectoryG *traject, float Qinitial, float Qfinal){
 8001510:	b5b0      	push	{r4, r5, r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	ed87 0a02 	vstr	s0, [r7, #8]
 800151c:	edc7 0a01 	vstr	s1, [r7, #4]

	traject -> Qin = Qinitial;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	traject -> Qfinal = Qfinal;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	// Set initial = 0;
	float Qrelative = Qfinal - Qinitial;
 8001530:	ed97 7a01 	vldr	s14, [r7, #4]
 8001534:	edd7 7a02 	vldr	s15, [r7, #8]
 8001538:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153c:	edc7 7a05 	vstr	s15, [r7, #20]
	// Set Vmax
	traject -> Vmax = VmaxOptimization(Qinitial,Qfinal);
 8001540:	edd7 0a01 	vldr	s1, [r7, #4]
 8001544:	ed97 0a02 	vldr	s0, [r7, #8]
 8001548:	f7ff ff56 	bl	80013f8 <VmaxOptimization>
 800154c:	eef0 7a40 	vmov.f32	s15, s0
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	edc3 7a02 	vstr	s15, [r3, #8]

	// Calculate time
	traject -> T[6] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax) + (Qrelative/traject -> Vmax);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	edd3 6a00 	vldr	s13, [r3]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	ed93 6a02 	vldr	s12, [r3, #8]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	edd3 6a00 	vldr	s13, [r3]
 8001572:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001576:	ee37 7a27 	vadd.f32	s14, s14, s15
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001580:	ed97 6a05 	vldr	s12, [r7, #20]
 8001584:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	traject -> T[0] = (traject -> Amax/traject -> Jmax);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	edd3 6a00 	vldr	s13, [r3]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	ed93 7a01 	vldr	s14, [r3, #4]
 800159e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
	traject -> T[1] = (traject -> Vmax/traject -> Amax);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	edd3 6a02 	vldr	s13, [r3, #8]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	ed93 7a00 	vldr	s14, [r3]
 80015b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	traject -> T[2] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80015ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	ed93 6a02 	vldr	s12, [r3, #8]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	edd3 6a00 	vldr	s13, [r3]
 80015da:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80015de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	traject -> T[3] = traject -> T[6] - traject -> T[2];
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80015f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
	traject -> T[4] = traject -> T[6] - traject -> T[1];
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800160a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
	traject -> T[5] = traject -> T[6] - traject -> T[0];
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90

	traject -> A[0] = traject -> Jmax;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	60da      	str	r2, [r3, #12]
	traject -> A[1] = 0;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	611a      	str	r2, [r3, #16]
	traject -> A[2] = -1.0 * traject -> Jmax;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe ff2e 	bl	80004a0 <__aeabi_f2d>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	f7ff f992 	bl	8000974 <__aeabi_d2f>
 8001650:	4603      	mov	r3, r0
 8001652:	ee07 3a90 	vmov	s15, r3
 8001656:	eef1 7a67 	vneg.f32	s15, s15
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	edc3 7a05 	vstr	s15, [r3, #20]
	traject -> A[3] = 0;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	619a      	str	r2, [r3, #24]
	traject -> A[4] = -1.0 * traject -> Jmax;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff17 	bl	80004a0 <__aeabi_f2d>
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4610      	mov	r0, r2
 8001678:	4619      	mov	r1, r3
 800167a:	f7ff f97b 	bl	8000974 <__aeabi_d2f>
 800167e:	4603      	mov	r3, r0
 8001680:	ee07 3a90 	vmov	s15, r3
 8001684:	eef1 7a67 	vneg.f32	s15, s15
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	edc3 7a07 	vstr	s15, [r3, #28]
	traject -> A[5] = 0;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	621a      	str	r2, [r3, #32]
	traject -> A[6] = traject -> Jmax;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	625a      	str	r2, [r3, #36]	; 0x24

	traject -> B[0] = 0;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28
	traject -> B[1] = traject -> Amax;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	62da      	str	r2, [r3, #44]	; 0x2c
	traject -> B[2] = traject -> Amax + (traject -> Jmax * traject -> T[1]);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	ed93 7a00 	vldr	s14, [r3]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	edd3 6a01 	vldr	s13, [r3, #4]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80016c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	traject -> B[3] = 0;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	635a      	str	r2, [r3, #52]	; 0x34
	traject -> B[4] = traject -> Jmax * traject -> T[3];
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80016e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	traject -> B[5] = (-1.0 * traject ->Amax);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe fed5 	bl	80004a0 <__aeabi_f2d>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	4610      	mov	r0, r2
 80016fc:	4619      	mov	r1, r3
 80016fe:	f7ff f939 	bl	8000974 <__aeabi_d2f>
 8001702:	4603      	mov	r3, r0
 8001704:	ee07 3a90 	vmov	s15, r3
 8001708:	eef1 7a67 	vneg.f32	s15, s15
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	traject -> B[6] = (-1.0 * traject ->Amax) - (traject -> Jmax * traject -> T[5]);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fec2 	bl	80004a0 <__aeabi_f2d>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4614      	mov	r4, r2
 8001722:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	ed93 7a01 	vldr	s14, [r3, #4]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001736:	ee17 0a90 	vmov	r0, s15
 800173a:	f7fe feb1 	bl	80004a0 <__aeabi_f2d>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4620      	mov	r0, r4
 8001744:	4629      	mov	r1, r5
 8001746:	f7fe fd4b 	bl	80001e0 <__aeabi_dsub>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff f90f 	bl	8000974 <__aeabi_d2f>
 8001756:	4602      	mov	r2, r0
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	641a      	str	r2, [r3, #64]	; 0x40

	traject -> C[0] = 0;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	645a      	str	r2, [r3, #68]	; 0x44
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	ed93 7a03 	vldr	s14, [r3, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001776:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800177a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800177e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001782:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001792:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001796:	ee37 7a27 	vadd.f32	s14, s14, s15
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80017a0:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[1]*(traject -> T[0] * traject -> T[0]))/2+traject -> B[1]*traject -> T[0]);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	edd3 6a04 	vldr	s13, [r3, #16]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80017b6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80017ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017be:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80017c2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80017d2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80017d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80017da:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	ed93 7a04 	vldr	s14, [r3, #16]
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80017f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017fe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001802:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001820:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[2]*(traject -> T[1] * traject -> T[1]))/2+traject -> B[2]*traject -> T[1]);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	edd3 6a05 	vldr	s13, [r3, #20]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001836:	ee66 7a27 	vmul.f32	s15, s12, s15
 800183a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800183e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001842:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001852:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001856:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800185a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	ed93 7a05 	vldr	s14, [r3, #20]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001876:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001882:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001896:	ee37 7a27 	vadd.f32	s14, s14, s15
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80018a0:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[3]*(traject -> T[2] * traject -> T[2]))/2+traject -> B[3]*traject -> T[2]);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	edd3 6a06 	vldr	s13, [r3, #24]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80018b6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018be:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80018c2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80018d2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80018da:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80018f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001902:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001916:	ee37 7a27 	vadd.f32	s14, s14, s15
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001920:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[4]*(traject -> T[3] * traject -> T[3]))/2+traject -> B[4]*traject -> T[3]);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	edd3 6a07 	vldr	s13, [r3, #28]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001936:	ee66 7a27 	vmul.f32	s15, s12, s15
 800193a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800193e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001942:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001952:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800195a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	ed93 7a07 	vldr	s14, [r3, #28]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001976:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800197a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800197e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001982:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001992:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001996:	ee37 7a27 	vadd.f32	s14, s14, s15
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80019a0:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[5]*(traject -> T[4] * traject -> T[4]))/2+traject -> B[5]*traject -> T[4]);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	edd3 6a08 	vldr	s13, [r3, #32]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80019b6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019be:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80019c2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80019d2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80019da:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	ed93 7a08 	vldr	s14, [r3, #32]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80019f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a02:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001a20:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[6]*(traject -> T[5] * traject -> T[5]))/2+traject -> B[6]*traject -> T[5]);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001a36:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a3e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001a42:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001a52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c

	traject -> D[0] = 0;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	661a      	str	r2, [r3, #96]	; 0x60
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001a7e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001a88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a90:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001a94:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[0]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[0]*(traject -> T[0]) + traject -> D[0])
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001aaa:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001aae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ab2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ab6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001aba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ace:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001ad8:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	edd3 6a04 	vldr	s13, [r3, #16]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001aee:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001af8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001afc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b00:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001b04:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[1]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[1]* traject -> T[0]);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	edd3 5a1f 	vldr	s11, [r3, #124]	; 0x7c
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001b1a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b1e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b22:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b2a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	ed93 6a12 	vldr	s12, [r3, #72]	; 0x48
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001b3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001b42:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001b5e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001b68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b70:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001b74:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[1]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[1]*(traject -> T[1]) + traject -> D[1])
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001b8a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b8e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b92:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001b96:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001b9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	edd3 6a05 	vldr	s13, [r3, #20]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001bce:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001bd8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001bdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001be0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001be4:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[2]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[2]* traject -> T[1]);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	edd3 5a20 	vldr	s11, [r3, #128]	; 0x80
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001bfa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001bfe:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c02:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001c06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001c0a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	ed93 6a13 	vldr	s12, [r3, #76]	; 0x4c
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001c1a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001c22:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001c3e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001c48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c50:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001c54:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[2]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[2]*(traject -> T[2]) + traject -> D[2])
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001c6a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c6e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c72:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001c76:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001c7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8001c98:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	edd3 6a06 	vldr	s13, [r3, #24]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001cae:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001cb8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cc0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001cc4:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[3]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[3]* traject -> T[2]);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	edd3 5a21 	vldr	s11, [r3, #132]	; 0x84
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001cda:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001cde:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ce2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001cea:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	ed93 6a14 	vldr	s12, [r3, #80]	; 0x50
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001cfa:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001d02:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d30:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001d34:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[3]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[3]*(traject -> T[3]) + traject -> D[3])
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d4a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d52:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001d56:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001d78:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	edd3 6a07 	vldr	s13, [r3, #28]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d8e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d98:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001da0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001da4:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[4]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[4]* traject -> T[3]);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	edd3 5a22 	vldr	s11, [r3, #136]	; 0x88
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001dba:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001dbe:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001dc2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	ed93 6a15 	vldr	s12, [r3, #84]	; 0x54
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001dda:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001de2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	ed93 7a07 	vldr	s14, [r3, #28]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001dfe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e10:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001e14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[4]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[4]*(traject -> T[4]) + traject -> D[4])
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e2a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e2e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e32:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001e36:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001e3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001e58:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	edd3 6a08 	vldr	s13, [r3, #32]
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e6e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e78:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e80:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001e84:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[5]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[5]* traject -> T[4]);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	edd3 5a23 	vldr	s11, [r3, #140]	; 0x8c
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e9a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e9e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ea2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001eaa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001eba:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ede:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ee8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef0:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001ef4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[5]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[5]*(traject -> T[5]) + traject -> D[5])
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f12:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001f16:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001f38:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f4e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f58:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f60:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001f64:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[6]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[6]* traject -> T[5]);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	edd3 5a24 	vldr	s11, [r3, #144]	; 0x90
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f7a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001f7e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001f82:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f8a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	ed93 6a17 	vldr	s12, [r3, #92]	; 0x5c
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001f9a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8001fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
}
 8001fac:	bf00      	nop
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bdb0      	pop	{r4, r5, r7, pc}

08001fb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fb8:	f000 ffc8 	bl	8002f4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fbc:	f000 f868 	bl	8002090 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fc0:	f000 fabe 	bl	8002540 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001fc4:	f000 fa92 	bl	80024ec <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001fc8:	f000 f8f8 	bl	80021bc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001fcc:	f000 f97a 	bl	80022c4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001fd0:	f000 f9cc 	bl	800236c <MX_TIM3_Init>
  MX_TIM11_Init();
 8001fd4:	f000 fa66 	bl	80024a4 <MX_TIM11_Init>
  MX_I2C1_Init();
 8001fd8:	f000 f8c2 	bl	8002160 <MX_I2C1_Init>
  MX_TIM4_Init();
 8001fdc:	f000 fa14 	bl	8002408 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  KalmanMatrixInit(&KalmanVar);
 8001fe0:	481c      	ldr	r0, [pc, #112]	; (8002054 <main+0xa0>)
 8001fe2:	f7fe fe99 	bl	8000d18 <KalmanMatrixInit>
  //////////////////////////
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	481b      	ldr	r0, [pc, #108]	; (8002058 <main+0xa4>)
 8001fea:	f003 feed 	bl	8005dc8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT (&htim11);
 8001fee:	481b      	ldr	r0, [pc, #108]	; (800205c <main+0xa8>)
 8001ff0:	f003 fe38 	bl	8005c64 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim3);
 8001ff4:	481a      	ldr	r0, [pc, #104]	; (8002060 <main+0xac>)
 8001ff6:	f003 fe35 	bl	8005c64 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT (&htim4);
 8001ffa:	481a      	ldr	r0, [pc, #104]	; (8002064 <main+0xb0>)
 8001ffc:	f003 fe32 	bl	8005c64 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002000:	213c      	movs	r1, #60	; 0x3c
 8002002:	4819      	ldr	r0, [pc, #100]	; (8002068 <main+0xb4>)
 8002004:	f004 f836 	bl	8006074 <HAL_TIM_Encoder_Start>
  EncoderRawData[0]=TIM2->CNT;
 8002008:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	461a      	mov	r2, r3
 8002010:	4b16      	ldr	r3, [pc, #88]	; (800206c <main+0xb8>)
 8002012:	601a      	str	r2, [r3, #0]
  EncoderRawData[1]=EncoderRawData[0];
 8002014:	4b15      	ldr	r3, [pc, #84]	; (800206c <main+0xb8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a14      	ldr	r2, [pc, #80]	; (800206c <main+0xb8>)
 800201a:	6053      	str	r3, [r2, #4]
  PositionRaw=EncoderRawData[0];
 800201c:	4b13      	ldr	r3, [pc, #76]	; (800206c <main+0xb8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a13      	ldr	r2, [pc, #76]	; (8002070 <main+0xbc>)
 8002022:	6013      	str	r3, [r2, #0]
  PIDVelocityController_Init(&PidVelo);
 8002024:	4813      	ldr	r0, [pc, #76]	; (8002074 <main+0xc0>)
 8002026:	f7ff f8fe 	bl	8001226 <PIDVelocityController_Init>
  PIDVelocityController_Init(&PidPos);
 800202a:	4813      	ldr	r0, [pc, #76]	; (8002078 <main+0xc4>)
 800202c:	f7ff f8fb 	bl	8001226 <PIDVelocityController_Init>

  CoefficientAndTimeCalculation(&traject,0.0,testDes);
 8002030:	eddf 0a12 	vldr	s1, [pc, #72]	; 800207c <main+0xc8>
 8002034:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8002080 <main+0xcc>
 8002038:	4812      	ldr	r0, [pc, #72]	; (8002084 <main+0xd0>)
 800203a:	f7ff fa69 	bl	8001510 <CoefficientAndTimeCalculation>

  btncheck = 0;
 800203e:	4b12      	ldr	r3, [pc, #72]	; (8002088 <main+0xd4>)
 8002040:	2200      	movs	r2, #0
 8002042:	701a      	strb	r2, [r3, #0]
  PWMupdate = 0;
 8002044:	4911      	ldr	r1, [pc, #68]	; (800208c <main+0xd8>)
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	e9c1 2300 	strd	r2, r3, [r1]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002052:	e7fe      	b.n	8002052 <main+0x9e>
 8002054:	20000000 	.word	0x20000000
 8002058:	200004e8 	.word	0x200004e8
 800205c:	20000608 	.word	0x20000608
 8002060:	20000578 	.word	0x20000578
 8002064:	200005c0 	.word	0x200005c0
 8002068:	20000530 	.word	0x20000530
 800206c:	200006a0 	.word	0x200006a0
 8002070:	200006ac 	.word	0x200006ac
 8002074:	20000354 	.word	0x20000354
 8002078:	20000384 	.word	0x20000384
 800207c:	42b40000 	.word	0x42b40000
 8002080:	00000000 	.word	0x00000000
 8002084:	200003b4 	.word	0x200003b4
 8002088:	200006e0 	.word	0x200006e0
 800208c:	200006e8 	.word	0x200006e8

08002090 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b094      	sub	sp, #80	; 0x50
 8002094:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002096:	f107 0320 	add.w	r3, r7, #32
 800209a:	2230      	movs	r2, #48	; 0x30
 800209c:	2100      	movs	r1, #0
 800209e:	4618      	mov	r0, r3
 80020a0:	f005 fc90 	bl	80079c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020a4:	f107 030c 	add.w	r3, r7, #12
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b4:	2300      	movs	r3, #0
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	4b27      	ldr	r3, [pc, #156]	; (8002158 <SystemClock_Config+0xc8>)
 80020ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020bc:	4a26      	ldr	r2, [pc, #152]	; (8002158 <SystemClock_Config+0xc8>)
 80020be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c2:	6413      	str	r3, [r2, #64]	; 0x40
 80020c4:	4b24      	ldr	r3, [pc, #144]	; (8002158 <SystemClock_Config+0xc8>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020d0:	2300      	movs	r3, #0
 80020d2:	607b      	str	r3, [r7, #4]
 80020d4:	4b21      	ldr	r3, [pc, #132]	; (800215c <SystemClock_Config+0xcc>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a20      	ldr	r2, [pc, #128]	; (800215c <SystemClock_Config+0xcc>)
 80020da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020de:	6013      	str	r3, [r2, #0]
 80020e0:	4b1e      	ldr	r3, [pc, #120]	; (800215c <SystemClock_Config+0xcc>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020ec:	2302      	movs	r3, #2
 80020ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020f0:	2301      	movs	r3, #1
 80020f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020f4:	2310      	movs	r3, #16
 80020f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020f8:	2302      	movs	r3, #2
 80020fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020fc:	2300      	movs	r3, #0
 80020fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002100:	2308      	movs	r3, #8
 8002102:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002104:	2364      	movs	r3, #100	; 0x64
 8002106:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002108:	2302      	movs	r3, #2
 800210a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800210c:	2304      	movs	r3, #4
 800210e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002110:	f107 0320 	add.w	r3, r7, #32
 8002114:	4618      	mov	r0, r3
 8002116:	f003 f8bd 	bl	8005294 <HAL_RCC_OscConfig>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002120:	f000 fc8a 	bl	8002a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002124:	230f      	movs	r3, #15
 8002126:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002128:	2302      	movs	r3, #2
 800212a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002134:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002136:	2300      	movs	r3, #0
 8002138:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800213a:	f107 030c 	add.w	r3, r7, #12
 800213e:	2103      	movs	r1, #3
 8002140:	4618      	mov	r0, r3
 8002142:	f003 fb1f 	bl	8005784 <HAL_RCC_ClockConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800214c:	f000 fc74 	bl	8002a38 <Error_Handler>
  }
}
 8002150:	bf00      	nop
 8002152:	3750      	adds	r7, #80	; 0x50
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40023800 	.word	0x40023800
 800215c:	40007000 	.word	0x40007000

08002160 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002164:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002166:	4a13      	ldr	r2, [pc, #76]	; (80021b4 <MX_I2C1_Init+0x54>)
 8002168:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_I2C1_Init+0x50>)
 800216c:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <MX_I2C1_Init+0x58>)
 800216e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002178:	2200      	movs	r2, #0
 800217a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <MX_I2C1_Init+0x50>)
 800217e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002182:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002186:	2200      	movs	r2, #0
 8002188:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MX_I2C1_Init+0x50>)
 800218c:	2200      	movs	r2, #0
 800218e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002190:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002192:	2200      	movs	r2, #0
 8002194:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_I2C1_Init+0x50>)
 8002198:	2200      	movs	r2, #0
 800219a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800219c:	4804      	ldr	r0, [pc, #16]	; (80021b0 <MX_I2C1_Init+0x50>)
 800219e:	f001 fa59 	bl	8003654 <HAL_I2C_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021a8:	f000 fc46 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000494 	.word	0x20000494
 80021b4:	40005400 	.word	0x40005400
 80021b8:	00061a80 	.word	0x00061a80

080021bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b092      	sub	sp, #72	; 0x48
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
 80021dc:	615a      	str	r2, [r3, #20]
 80021de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	2220      	movs	r2, #32
 80021e4:	2100      	movs	r1, #0
 80021e6:	4618      	mov	r0, r3
 80021e8:	f005 fbec 	bl	80079c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021ec:	4b33      	ldr	r3, [pc, #204]	; (80022bc <MX_TIM1_Init+0x100>)
 80021ee:	4a34      	ldr	r2, [pc, #208]	; (80022c0 <MX_TIM1_Init+0x104>)
 80021f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80021f2:	4b32      	ldr	r3, [pc, #200]	; (80022bc <MX_TIM1_Init+0x100>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f8:	4b30      	ldr	r3, [pc, #192]	; (80022bc <MX_TIM1_Init+0x100>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80021fe:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <MX_TIM1_Init+0x100>)
 8002200:	f242 720f 	movw	r2, #9999	; 0x270f
 8002204:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002206:	4b2d      	ldr	r3, [pc, #180]	; (80022bc <MX_TIM1_Init+0x100>)
 8002208:	2200      	movs	r2, #0
 800220a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800220c:	4b2b      	ldr	r3, [pc, #172]	; (80022bc <MX_TIM1_Init+0x100>)
 800220e:	2200      	movs	r2, #0
 8002210:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002212:	4b2a      	ldr	r3, [pc, #168]	; (80022bc <MX_TIM1_Init+0x100>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002218:	4828      	ldr	r0, [pc, #160]	; (80022bc <MX_TIM1_Init+0x100>)
 800221a:	f003 fd85 	bl	8005d28 <HAL_TIM_PWM_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002224:	f000 fc08 	bl	8002a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002228:	2300      	movs	r3, #0
 800222a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222c:	2300      	movs	r3, #0
 800222e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002230:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002234:	4619      	mov	r1, r3
 8002236:	4821      	ldr	r0, [pc, #132]	; (80022bc <MX_TIM1_Init+0x100>)
 8002238:	f004 fd30 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002242:	f000 fbf9 	bl	8002a38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002246:	2360      	movs	r3, #96	; 0x60
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800224e:	2300      	movs	r3, #0
 8002250:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002252:	2300      	movs	r3, #0
 8002254:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002256:	2300      	movs	r3, #0
 8002258:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800225a:	2300      	movs	r3, #0
 800225c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800225e:	2300      	movs	r3, #0
 8002260:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002266:	2200      	movs	r2, #0
 8002268:	4619      	mov	r1, r3
 800226a:	4814      	ldr	r0, [pc, #80]	; (80022bc <MX_TIM1_Init+0x100>)
 800226c:	f004 f898 	bl	80063a0 <HAL_TIM_PWM_ConfigChannel>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002276:	f000 fbdf 	bl	8002a38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800227a:	2300      	movs	r3, #0
 800227c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800228e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002292:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002298:	1d3b      	adds	r3, r7, #4
 800229a:	4619      	mov	r1, r3
 800229c:	4807      	ldr	r0, [pc, #28]	; (80022bc <MX_TIM1_Init+0x100>)
 800229e:	f004 fd6b 	bl	8006d78 <HAL_TIMEx_ConfigBreakDeadTime>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80022a8:	f000 fbc6 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022ac:	4803      	ldr	r0, [pc, #12]	; (80022bc <MX_TIM1_Init+0x100>)
 80022ae:	f000 fd1b 	bl	8002ce8 <HAL_TIM_MspPostInit>

}
 80022b2:	bf00      	nop
 80022b4:	3748      	adds	r7, #72	; 0x48
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200004e8 	.word	0x200004e8
 80022c0:	40010000 	.word	0x40010000

080022c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08c      	sub	sp, #48	; 0x30
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80022ca:	f107 030c 	add.w	r3, r7, #12
 80022ce:	2224      	movs	r2, #36	; 0x24
 80022d0:	2100      	movs	r1, #0
 80022d2:	4618      	mov	r0, r3
 80022d4:	f005 fb76 	bl	80079c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022d8:	1d3b      	adds	r3, r7, #4
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022e0:	4b21      	ldr	r3, [pc, #132]	; (8002368 <MX_TIM2_Init+0xa4>)
 80022e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80022e8:	4b1f      	ldr	r3, [pc, #124]	; (8002368 <MX_TIM2_Init+0xa4>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ee:	4b1e      	ldr	r3, [pc, #120]	; (8002368 <MX_TIM2_Init+0xa4>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11999;
 80022f4:	4b1c      	ldr	r3, [pc, #112]	; (8002368 <MX_TIM2_Init+0xa4>)
 80022f6:	f642 62df 	movw	r2, #11999	; 0x2edf
 80022fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fc:	4b1a      	ldr	r3, [pc, #104]	; (8002368 <MX_TIM2_Init+0xa4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002302:	4b19      	ldr	r3, [pc, #100]	; (8002368 <MX_TIM2_Init+0xa4>)
 8002304:	2200      	movs	r2, #0
 8002306:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002308:	2303      	movs	r3, #3
 800230a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800230c:	2300      	movs	r3, #0
 800230e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002310:	2301      	movs	r3, #1
 8002312:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002314:	2300      	movs	r3, #0
 8002316:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800231c:	2300      	movs	r3, #0
 800231e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002320:	2301      	movs	r3, #1
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002324:	2300      	movs	r3, #0
 8002326:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800232c:	f107 030c 	add.w	r3, r7, #12
 8002330:	4619      	mov	r1, r3
 8002332:	480d      	ldr	r0, [pc, #52]	; (8002368 <MX_TIM2_Init+0xa4>)
 8002334:	f003 fdf8 	bl	8005f28 <HAL_TIM_Encoder_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800233e:	f000 fb7b 	bl	8002a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	4619      	mov	r1, r3
 800234e:	4806      	ldr	r0, [pc, #24]	; (8002368 <MX_TIM2_Init+0xa4>)
 8002350:	f004 fca4 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800235a:	f000 fb6d 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800235e:	bf00      	nop
 8002360:	3730      	adds	r7, #48	; 0x30
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000530 	.word	0x20000530

0800236c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002372:	f107 0308 	add.w	r3, r7, #8
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	605a      	str	r2, [r3, #4]
 800237c:	609a      	str	r2, [r3, #8]
 800237e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002380:	463b      	mov	r3, r7
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002388:	4b1d      	ldr	r3, [pc, #116]	; (8002400 <MX_TIM3_Init+0x94>)
 800238a:	4a1e      	ldr	r2, [pc, #120]	; (8002404 <MX_TIM3_Init+0x98>)
 800238c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9;
 800238e:	4b1c      	ldr	r3, [pc, #112]	; (8002400 <MX_TIM3_Init+0x94>)
 8002390:	2209      	movs	r2, #9
 8002392:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002394:	4b1a      	ldr	r3, [pc, #104]	; (8002400 <MX_TIM3_Init+0x94>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800239a:	4b19      	ldr	r3, [pc, #100]	; (8002400 <MX_TIM3_Init+0x94>)
 800239c:	f242 720f 	movw	r2, #9999	; 0x270f
 80023a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a2:	4b17      	ldr	r3, [pc, #92]	; (8002400 <MX_TIM3_Init+0x94>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a8:	4b15      	ldr	r3, [pc, #84]	; (8002400 <MX_TIM3_Init+0x94>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023ae:	4814      	ldr	r0, [pc, #80]	; (8002400 <MX_TIM3_Init+0x94>)
 80023b0:	f003 fc08 	bl	8005bc4 <HAL_TIM_Base_Init>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80023ba:	f000 fb3d 	bl	8002a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023c4:	f107 0308 	add.w	r3, r7, #8
 80023c8:	4619      	mov	r1, r3
 80023ca:	480d      	ldr	r0, [pc, #52]	; (8002400 <MX_TIM3_Init+0x94>)
 80023cc:	f004 f8aa 	bl	8006524 <HAL_TIM_ConfigClockSource>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80023d6:	f000 fb2f 	bl	8002a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023e2:	463b      	mov	r3, r7
 80023e4:	4619      	mov	r1, r3
 80023e6:	4806      	ldr	r0, [pc, #24]	; (8002400 <MX_TIM3_Init+0x94>)
 80023e8:	f004 fc58 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80023f2:	f000 fb21 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80023f6:	bf00      	nop
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20000578 	.word	0x20000578
 8002404:	40000400 	.word	0x40000400

08002408 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800240e:	f107 0308 	add.w	r3, r7, #8
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800241c:	463b      	mov	r3, r7
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002424:	4b1d      	ldr	r3, [pc, #116]	; (800249c <MX_TIM4_Init+0x94>)
 8002426:	4a1e      	ldr	r2, [pc, #120]	; (80024a0 <MX_TIM4_Init+0x98>)
 8002428:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9;
 800242a:	4b1c      	ldr	r3, [pc, #112]	; (800249c <MX_TIM4_Init+0x94>)
 800242c:	2209      	movs	r2, #9
 800242e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002430:	4b1a      	ldr	r3, [pc, #104]	; (800249c <MX_TIM4_Init+0x94>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8002436:	4b19      	ldr	r3, [pc, #100]	; (800249c <MX_TIM4_Init+0x94>)
 8002438:	f242 720f 	movw	r2, #9999	; 0x270f
 800243c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243e:	4b17      	ldr	r3, [pc, #92]	; (800249c <MX_TIM4_Init+0x94>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002444:	4b15      	ldr	r3, [pc, #84]	; (800249c <MX_TIM4_Init+0x94>)
 8002446:	2200      	movs	r2, #0
 8002448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800244a:	4814      	ldr	r0, [pc, #80]	; (800249c <MX_TIM4_Init+0x94>)
 800244c:	f003 fbba 	bl	8005bc4 <HAL_TIM_Base_Init>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002456:	f000 faef 	bl	8002a38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800245a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800245e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002460:	f107 0308 	add.w	r3, r7, #8
 8002464:	4619      	mov	r1, r3
 8002466:	480d      	ldr	r0, [pc, #52]	; (800249c <MX_TIM4_Init+0x94>)
 8002468:	f004 f85c 	bl	8006524 <HAL_TIM_ConfigClockSource>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002472:	f000 fae1 	bl	8002a38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002476:	2300      	movs	r3, #0
 8002478:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800247a:	2300      	movs	r3, #0
 800247c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800247e:	463b      	mov	r3, r7
 8002480:	4619      	mov	r1, r3
 8002482:	4806      	ldr	r0, [pc, #24]	; (800249c <MX_TIM4_Init+0x94>)
 8002484:	f004 fc0a 	bl	8006c9c <HAL_TIMEx_MasterConfigSynchronization>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800248e:	f000 fad3 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002492:	bf00      	nop
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	200005c0 	.word	0x200005c0
 80024a0:	40000800 	.word	0x40000800

080024a4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80024a8:	4b0e      	ldr	r3, [pc, #56]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024aa:	4a0f      	ldr	r2, [pc, #60]	; (80024e8 <MX_TIM11_Init+0x44>)
 80024ac:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80024ae:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024b0:	2263      	movs	r2, #99	; 0x63
 80024b2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b4:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80024ba:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024c0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c2:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024c8:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80024ce:	4805      	ldr	r0, [pc, #20]	; (80024e4 <MX_TIM11_Init+0x40>)
 80024d0:	f003 fb78 	bl	8005bc4 <HAL_TIM_Base_Init>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80024da:	f000 faad 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000608 	.word	0x20000608
 80024e8:	40014800 	.word	0x40014800

080024ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	; (800253c <MX_USART2_UART_Init+0x50>)
 80024f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024f6:	4b10      	ldr	r3, [pc, #64]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 80024f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024fe:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002506:	2200      	movs	r2, #0
 8002508:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800250a:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002510:	4b09      	ldr	r3, [pc, #36]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002512:	220c      	movs	r2, #12
 8002514:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002518:	2200      	movs	r2, #0
 800251a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800251c:	4b06      	ldr	r3, [pc, #24]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 800251e:	2200      	movs	r2, #0
 8002520:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002522:	4805      	ldr	r0, [pc, #20]	; (8002538 <MX_USART2_UART_Init+0x4c>)
 8002524:	f004 fc8e 	bl	8006e44 <HAL_UART_Init>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800252e:	f000 fa83 	bl	8002a38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000650 	.word	0x20000650
 800253c:	40004400 	.word	0x40004400

08002540 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08a      	sub	sp, #40	; 0x28
 8002544:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
 8002554:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	4b4d      	ldr	r3, [pc, #308]	; (8002690 <MX_GPIO_Init+0x150>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a4c      	ldr	r2, [pc, #304]	; (8002690 <MX_GPIO_Init+0x150>)
 8002560:	f043 0304 	orr.w	r3, r3, #4
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b4a      	ldr	r3, [pc, #296]	; (8002690 <MX_GPIO_Init+0x150>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	4b46      	ldr	r3, [pc, #280]	; (8002690 <MX_GPIO_Init+0x150>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	4a45      	ldr	r2, [pc, #276]	; (8002690 <MX_GPIO_Init+0x150>)
 800257c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002580:	6313      	str	r3, [r2, #48]	; 0x30
 8002582:	4b43      	ldr	r3, [pc, #268]	; (8002690 <MX_GPIO_Init+0x150>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	4b3f      	ldr	r3, [pc, #252]	; (8002690 <MX_GPIO_Init+0x150>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	4a3e      	ldr	r2, [pc, #248]	; (8002690 <MX_GPIO_Init+0x150>)
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	6313      	str	r3, [r2, #48]	; 0x30
 800259e:	4b3c      	ldr	r3, [pc, #240]	; (8002690 <MX_GPIO_Init+0x150>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	607b      	str	r3, [r7, #4]
 80025ae:	4b38      	ldr	r3, [pc, #224]	; (8002690 <MX_GPIO_Init+0x150>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	4a37      	ldr	r2, [pc, #220]	; (8002690 <MX_GPIO_Init+0x150>)
 80025b4:	f043 0302 	orr.w	r3, r3, #2
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ba:	4b35      	ldr	r3, [pc, #212]	; (8002690 <MX_GPIO_Init+0x150>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|PIN_DIR_Pin, GPIO_PIN_RESET);
 80025c6:	2200      	movs	r2, #0
 80025c8:	f44f 7108 	mov.w	r1, #544	; 0x220
 80025cc:	4831      	ldr	r0, [pc, #196]	; (8002694 <MX_GPIO_Init+0x154>)
 80025ce:	f000 fff5 	bl	80035bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pin_Relay1_Pin|Pin_Relay2_Pin, GPIO_PIN_RESET);
 80025d2:	2200      	movs	r2, #0
 80025d4:	2118      	movs	r1, #24
 80025d6:	4830      	ldr	r0, [pc, #192]	; (8002698 <MX_GPIO_Init+0x158>)
 80025d8:	f000 fff0 	bl	80035bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80025dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025e2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80025e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025ec:	f107 0314 	add.w	r3, r7, #20
 80025f0:	4619      	mov	r1, r3
 80025f2:	482a      	ldr	r0, [pc, #168]	; (800269c <MX_GPIO_Init+0x15c>)
 80025f4:	f000 fe5e 	bl	80032b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PIN_DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|PIN_DIR_Pin;
 80025f8:	f44f 7308 	mov.w	r3, #544	; 0x220
 80025fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025fe:	2301      	movs	r3, #1
 8002600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002602:	2300      	movs	r3, #0
 8002604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002606:	2300      	movs	r3, #0
 8002608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260a:	f107 0314 	add.w	r3, r7, #20
 800260e:	4619      	mov	r1, r3
 8002610:	4820      	ldr	r0, [pc, #128]	; (8002694 <MX_GPIO_Init+0x154>)
 8002612:	f000 fe4f 	bl	80032b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_Proxi_Pin */
  GPIO_InitStruct.Pin = Pin_Proxi_Pin;
 8002616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800261a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800261c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002620:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Pin_Proxi_GPIO_Port, &GPIO_InitStruct);
 8002626:	f107 0314 	add.w	r3, r7, #20
 800262a:	4619      	mov	r1, r3
 800262c:	4819      	ldr	r0, [pc, #100]	; (8002694 <MX_GPIO_Init+0x154>)
 800262e:	f000 fe41 	bl	80032b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pin_Relay1_Pin Pin_Relay2_Pin */
  GPIO_InitStruct.Pin = Pin_Relay1_Pin|Pin_Relay2_Pin;
 8002632:	2318      	movs	r3, #24
 8002634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002636:	2301      	movs	r3, #1
 8002638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263e:	2300      	movs	r3, #0
 8002640:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002642:	f107 0314 	add.w	r3, r7, #20
 8002646:	4619      	mov	r1, r3
 8002648:	4813      	ldr	r0, [pc, #76]	; (8002698 <MX_GPIO_Init+0x158>)
 800264a:	f000 fe33 	bl	80032b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_Emer_Pin */
  GPIO_InitStruct.Pin = Pin_Emer_Pin;
 800264e:	2320      	movs	r3, #32
 8002650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002652:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Pin_Emer_GPIO_Port, &GPIO_InitStruct);
 800265c:	f107 0314 	add.w	r3, r7, #20
 8002660:	4619      	mov	r1, r3
 8002662:	480d      	ldr	r0, [pc, #52]	; (8002698 <MX_GPIO_Init+0x158>)
 8002664:	f000 fe26 	bl	80032b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002668:	2200      	movs	r2, #0
 800266a:	2100      	movs	r1, #0
 800266c:	2017      	movs	r0, #23
 800266e:	f000 fdba 	bl	80031e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002672:	2017      	movs	r0, #23
 8002674:	f000 fdd3 	bl	800321e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002678:	2200      	movs	r2, #0
 800267a:	2100      	movs	r1, #0
 800267c:	2028      	movs	r0, #40	; 0x28
 800267e:	f000 fdb2 	bl	80031e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002682:	2028      	movs	r0, #40	; 0x28
 8002684:	f000 fdcb 	bl	800321e <HAL_NVIC_EnableIRQ>

}
 8002688:	bf00      	nop
 800268a:	3728      	adds	r7, #40	; 0x28
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40023800 	.word	0x40023800
 8002694:	40020000 	.word	0x40020000
 8002698:	40020400 	.word	0x40020400
 800269c:	40020800 	.word	0x40020800

080026a0 <EncoderRead>:

/* USER CODE BEGIN 4 */
void EncoderRead()
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
	static int32_t SignalThreshold = 0.6*12000;
	EncoderRawData[0] = TIM2->CNT;
 80026a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026aa:	461a      	mov	r2, r3
 80026ac:	4b3c      	ldr	r3, [pc, #240]	; (80027a0 <EncoderRead+0x100>)
 80026ae:	601a      	str	r2, [r3, #0]
	if(EncoderRawData[0]-EncoderRawData[1]<-SignalThreshold){
 80026b0:	4b3b      	ldr	r3, [pc, #236]	; (80027a0 <EncoderRead+0x100>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b3a      	ldr	r3, [pc, #232]	; (80027a0 <EncoderRead+0x100>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	1ad2      	subs	r2, r2, r3
 80026ba:	4b3a      	ldr	r3, [pc, #232]	; (80027a4 <EncoderRead+0x104>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	425b      	negs	r3, r3
 80026c0:	429a      	cmp	r2, r3
 80026c2:	da07      	bge.n	80026d4 <EncoderRead+0x34>
		WrappingStep+=12000;
 80026c4:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <EncoderRead+0x108>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 80026cc:	3320      	adds	r3, #32
 80026ce:	4a36      	ldr	r2, [pc, #216]	; (80027a8 <EncoderRead+0x108>)
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	e00f      	b.n	80026f4 <EncoderRead+0x54>
	}
	else if(EncoderRawData[0]-EncoderRawData[1]>=SignalThreshold){
 80026d4:	4b32      	ldr	r3, [pc, #200]	; (80027a0 <EncoderRead+0x100>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b31      	ldr	r3, [pc, #196]	; (80027a0 <EncoderRead+0x100>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	1ad2      	subs	r2, r2, r3
 80026de:	4b31      	ldr	r3, [pc, #196]	; (80027a4 <EncoderRead+0x104>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	db06      	blt.n	80026f4 <EncoderRead+0x54>
		WrappingStep-=12000;
 80026e6:	4b30      	ldr	r3, [pc, #192]	; (80027a8 <EncoderRead+0x108>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f5a3 533b 	sub.w	r3, r3, #11968	; 0x2ec0
 80026ee:	3b20      	subs	r3, #32
 80026f0:	4a2d      	ldr	r2, [pc, #180]	; (80027a8 <EncoderRead+0x108>)
 80026f2:	6013      	str	r3, [r2, #0]
	}
	PositionRaw = EncoderRawData[0] + WrappingStep;
 80026f4:	4b2a      	ldr	r3, [pc, #168]	; (80027a0 <EncoderRead+0x100>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4b2b      	ldr	r3, [pc, #172]	; (80027a8 <EncoderRead+0x108>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4413      	add	r3, r2
 80026fe:	4a2b      	ldr	r2, [pc, #172]	; (80027ac <EncoderRead+0x10c>)
 8002700:	6013      	str	r3, [r2, #0]
//	PositionRad = (PositionRaw/12000.0)*2.0*3.14;
	PositionDeg = (PositionRaw/12000.0)*360.0;
 8002702:	4b2a      	ldr	r3, [pc, #168]	; (80027ac <EncoderRead+0x10c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd feb8 	bl	800047c <__aeabi_i2d>
 800270c:	a322      	add	r3, pc, #136	; (adr r3, 8002798 <EncoderRead+0xf8>)
 800270e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002712:	f7fe f847 	bl	80007a4 <__aeabi_ddiv>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4610      	mov	r0, r2
 800271c:	4619      	mov	r1, r3
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	4b23      	ldr	r3, [pc, #140]	; (80027b0 <EncoderRead+0x110>)
 8002724:	f7fd ff14 	bl	8000550 <__aeabi_dmul>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	f7fe f920 	bl	8000974 <__aeabi_d2f>
 8002734:	4603      	mov	r3, r0
 8002736:	4a1f      	ldr	r2, [pc, #124]	; (80027b4 <EncoderRead+0x114>)
 8002738:	6013      	str	r3, [r2, #0]
	VelocityDeg = (((EncoderRawData[0] - EncoderRawData[1])/dt)/12000.0)*360.0;
 800273a:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <EncoderRead+0x100>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4b18      	ldr	r3, [pc, #96]	; (80027a0 <EncoderRead+0x100>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800274c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80027b8 <EncoderRead+0x118>
 8002750:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002754:	ee16 0a90 	vmov	r0, s13
 8002758:	f7fd fea2 	bl	80004a0 <__aeabi_f2d>
 800275c:	a30e      	add	r3, pc, #56	; (adr r3, 8002798 <EncoderRead+0xf8>)
 800275e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002762:	f7fe f81f 	bl	80007a4 <__aeabi_ddiv>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4610      	mov	r0, r2
 800276c:	4619      	mov	r1, r3
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <EncoderRead+0x110>)
 8002774:	f7fd feec 	bl	8000550 <__aeabi_dmul>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	4610      	mov	r0, r2
 800277e:	4619      	mov	r1, r3
 8002780:	f7fe f8f8 	bl	8000974 <__aeabi_d2f>
 8002784:	4603      	mov	r3, r0
 8002786:	4a0d      	ldr	r2, [pc, #52]	; (80027bc <EncoderRead+0x11c>)
 8002788:	6013      	str	r3, [r2, #0]
	EncoderRawData[1] = EncoderRawData[0];
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <EncoderRead+0x100>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a04      	ldr	r2, [pc, #16]	; (80027a0 <EncoderRead+0x100>)
 8002790:	6053      	str	r3, [r2, #4]
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	00000000 	.word	0x00000000
 800279c:	40c77000 	.word	0x40c77000
 80027a0:	200006a0 	.word	0x200006a0
 80027a4:	20000464 	.word	0x20000464
 80027a8:	200006a8 	.word	0x200006a8
 80027ac:	200006ac 	.word	0x200006ac
 80027b0:	40768000 	.word	0x40768000
 80027b4:	200006b0 	.word	0x200006b0
 80027b8:	3a83126f 	.word	0x3a83126f
 80027bc:	200006b4 	.word	0x200006b4

080027c0 <PWMAbs>:

uint32_t PWMAbs(int32_t PWM)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
	if(PWM<0){
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	da02      	bge.n	80027d4 <PWMAbs+0x14>
		return PWM*-1;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	425b      	negs	r3, r3
 80027d2:	e000      	b.n	80027d6 <PWMAbs+0x16>
	}else{
		return PWM;
 80027d4:	687b      	ldr	r3, [r7, #4]
	}
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <Drivemotor>:


void Drivemotor(int32_t PWM){
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
		if(PWM<=0 && PWM>=-PWM_MAX){
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	dc11      	bgt.n	8002816 <Drivemotor+0x32>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a25      	ldr	r2, [pc, #148]	; (800288c <Drivemotor+0xa8>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	db0d      	blt.n	8002816 <Drivemotor+0x32>
			htim1.Instance->CCR1=PWMAbs(PWM);
 80027fa:	4b25      	ldr	r3, [pc, #148]	; (8002890 <Drivemotor+0xac>)
 80027fc:	681c      	ldr	r4, [r3, #0]
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ffde 	bl	80027c0 <PWMAbs>
 8002804:	4603      	mov	r3, r0
 8002806:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 8002808:	2200      	movs	r2, #0
 800280a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800280e:	4821      	ldr	r0, [pc, #132]	; (8002894 <Drivemotor+0xb0>)
 8002810:	f000 fed4 	bl	80035bc <HAL_GPIO_WritePin>
 8002814:	e036      	b.n	8002884 <Drivemotor+0xa0>
		}else if (PWM<-PWM_MAX){
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a1c      	ldr	r2, [pc, #112]	; (800288c <Drivemotor+0xa8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	da0b      	bge.n	8002836 <Drivemotor+0x52>
			htim1.Instance->CCR1=PWM_MAX;
 800281e:	4b1c      	ldr	r3, [pc, #112]	; (8002890 <Drivemotor+0xac>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f242 7210 	movw	r2, #10000	; 0x2710
 8002826:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 8002828:	2200      	movs	r2, #0
 800282a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800282e:	4819      	ldr	r0, [pc, #100]	; (8002894 <Drivemotor+0xb0>)
 8002830:	f000 fec4 	bl	80035bc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
		}else if(PWM>PWM_MAX){
			htim1.Instance->CCR1=PWM_MAX;
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
		}
}
 8002834:	e026      	b.n	8002884 <Drivemotor+0xa0>
		}else if(PWM>=0 && PWM<=PWM_MAX){
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	db12      	blt.n	8002862 <Drivemotor+0x7e>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002842:	4293      	cmp	r3, r2
 8002844:	dc0d      	bgt.n	8002862 <Drivemotor+0x7e>
			htim1.Instance->CCR1=PWMAbs(PWM);
 8002846:	4b12      	ldr	r3, [pc, #72]	; (8002890 <Drivemotor+0xac>)
 8002848:	681c      	ldr	r4, [r3, #0]
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff ffb8 	bl	80027c0 <PWMAbs>
 8002850:	4603      	mov	r3, r0
 8002852:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 8002854:	2201      	movs	r2, #1
 8002856:	f44f 7100 	mov.w	r1, #512	; 0x200
 800285a:	480e      	ldr	r0, [pc, #56]	; (8002894 <Drivemotor+0xb0>)
 800285c:	f000 feae 	bl	80035bc <HAL_GPIO_WritePin>
 8002860:	e010      	b.n	8002884 <Drivemotor+0xa0>
		}else if(PWM>PWM_MAX){
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f242 7210 	movw	r2, #10000	; 0x2710
 8002868:	4293      	cmp	r3, r2
 800286a:	dd0b      	ble.n	8002884 <Drivemotor+0xa0>
			htim1.Instance->CCR1=PWM_MAX;
 800286c:	4b08      	ldr	r3, [pc, #32]	; (8002890 <Drivemotor+0xac>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f242 7210 	movw	r2, #10000	; 0x2710
 8002874:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 8002876:	2201      	movs	r2, #1
 8002878:	f44f 7100 	mov.w	r1, #512	; 0x200
 800287c:	4805      	ldr	r0, [pc, #20]	; (8002894 <Drivemotor+0xb0>)
 800287e:	f000 fe9d 	bl	80035bc <HAL_GPIO_WritePin>
}
 8002882:	e7ff      	b.n	8002884 <Drivemotor+0xa0>
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	bd90      	pop	{r4, r7, pc}
 800288c:	ffffd8f0 	.word	0xffffd8f0
 8002890:	200004e8 	.word	0x200004e8
 8002894:	40020000 	.word	0x40020000

08002898 <ControllLoopAndErrorHandler>:
    return number;
  }
}

void ControllLoopAndErrorHandler()
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	CurrentTime = Micros();
 800289c:	f000 f8b4 	bl	8002a08 <Micros>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	4904      	ldr	r1, [pc, #16]	; (80028b8 <ControllLoopAndErrorHandler+0x20>)
 80028a6:	e9c1 2300 	strd	r2, r3, [r1]
	Drivemotor(2000.0);
 80028aa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80028ae:	f7ff ff99 	bl	80027e4 <Drivemotor>
//		PIDVelocityController_Update(&PidPos,traject.QX, PositionDeg);
//		PIDVelocityController_Update(&PidVelo, traject.QV + PidPos.ControllerOut , KalmanVar.MatState_Data[1]);
//		PWMCHECKER = PidVelo.ControllerOut;
//		Drivemotor(PWMCHECKER);
//	  }
}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200006c0 	.word	0x200006c0

080028bc <HAL_GPIO_EXTI_Callback>:
		I2CEndEffectorReadFlag = 0;
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	80fb      	strh	r3, [r7, #6]
//		I2CEndEffectorWriteFlag = 1;
//		I2CWriteFcn(dumdata,len,Endeff_ADDR);
////		HAL_I2C_Master_Transmit_IT(&hi2c1, Endeff_ADDR, 0b01000101, 1);
////		HAL_I2C_Mem_Write_IT(&hi2c1, Endeff_ADDR, Endeff_TEST, I2C_MEMADD_SIZE_16BIT, pData, Size);
//	}
	if(GPIO_Pin == GPIO_PIN_10)
 80028c6:	88fb      	ldrh	r3, [r7, #6]
 80028c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028cc:	d103      	bne.n	80028d6 <HAL_GPIO_EXTI_Callback+0x1a>
	{
//		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState)
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80028ce:	2108      	movs	r1, #8
 80028d0:	4809      	ldr	r0, [pc, #36]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80028d2:	f000 fe8c 	bl	80035ee <HAL_GPIO_TogglePin>
	}
	if(GPIO_Pin == GPIO_PIN_5)
 80028d6:	88fb      	ldrh	r3, [r7, #6]
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d109      	bne.n	80028f0 <HAL_GPIO_EXTI_Callback+0x34>
	{
//		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState)
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80028dc:	2110      	movs	r1, #16
 80028de:	4806      	ldr	r0, [pc, #24]	; (80028f8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80028e0:	f000 fe85 	bl	80035ee <HAL_GPIO_TogglePin>
		btncheck++;
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_GPIO_EXTI_Callback+0x40>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	3301      	adds	r3, #1
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	4b03      	ldr	r3, [pc, #12]	; (80028fc <HAL_GPIO_EXTI_Callback+0x40>)
 80028ee:	701a      	strb	r2, [r3, #0]
	}
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40020400 	.word	0x40020400
 80028fc:	200006e0 	.word	0x200006e0

08002900 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002900:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a32      	ldr	r2, [pc, #200]	; (80029d8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d10c      	bne.n	800292c <HAL_TIM_PeriodElapsedCallback+0x2c>
		_micro += 65535;
 8002912:	4b32      	ldr	r3, [pc, #200]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002918:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800291c:	eb12 0801 	adds.w	r8, r2, r1
 8002920:	f143 0900 	adc.w	r9, r3, #0
 8002924:	4b2d      	ldr	r3, [pc, #180]	; (80029dc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002926:	e9c3 8900 	strd	r8, r9, [r3]
	//	PWMCHECKER = PidVelo.ControllerOut;
		//
		CheckLoopStopTime = Micros();
		CheckLoopDiffTime = CheckLoopStopTime - CheckLoopStartTime;
		}
}
 800292a:	e04f      	b.n	80029cc <HAL_TIM_PeriodElapsedCallback+0xcc>
	else if (htim == &htim3) {
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a2c      	ldr	r2, [pc, #176]	; (80029e0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d109      	bne.n	8002948 <HAL_TIM_PeriodElapsedCallback+0x48>
		ControllLoopAndErrorHandler();
 8002934:	f7ff ffb0 	bl	8002898 <ControllLoopAndErrorHandler>
		CheckLoopStopTime = Micros();
 8002938:	f000 f866 	bl	8002a08 <Micros>
 800293c:	4602      	mov	r2, r0
 800293e:	460b      	mov	r3, r1
 8002940:	4928      	ldr	r1, [pc, #160]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002942:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002946:	e041      	b.n	80029cc <HAL_TIM_PeriodElapsedCallback+0xcc>
	else if (htim == &htim4) {
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a27      	ldr	r2, [pc, #156]	; (80029e8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d13d      	bne.n	80029cc <HAL_TIM_PeriodElapsedCallback+0xcc>
		CheckLoopStartTime = Micros();
 8002950:	f000 f85a 	bl	8002a08 <Micros>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4924      	ldr	r1, [pc, #144]	; (80029ec <HAL_TIM_PeriodElapsedCallback+0xec>)
 800295a:	e9c1 2300 	strd	r2, r3, [r1]
		EncoderRead();
 800295e:	f7ff fe9f 	bl	80026a0 <EncoderRead>
		KalmanFilterFunction(&KalmanVar,PositionDeg);
 8002962:	4b23      	ldr	r3, [pc, #140]	; (80029f0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	eeb0 0a67 	vmov.f32	s0, s15
 800296c:	4821      	ldr	r0, [pc, #132]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800296e:	f7fe fb2d 	bl	8000fcc <KalmanFilterFunction>
		PIDVelocityController_Update(&PidPos,setpoint, PositionDeg);
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002974:	edd3 7a00 	vldr	s15, [r3]
 8002978:	4b1d      	ldr	r3, [pc, #116]	; (80029f0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800297a:	ed93 7a00 	vldr	s14, [r3]
 800297e:	eef0 0a47 	vmov.f32	s1, s14
 8002982:	eeb0 0a67 	vmov.f32	s0, s15
 8002986:	481d      	ldr	r0, [pc, #116]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002988:	f7fe fc73 	bl	8001272 <PIDVelocityController_Update>
		PIDVelocityController_Update(&PidVelo, PidPos.ControllerOut , KalmanVar.MatState_Data[1]);
 800298c:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800298e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002992:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002994:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8002998:	eef0 0a47 	vmov.f32	s1, s14
 800299c:	eeb0 0a67 	vmov.f32	s0, s15
 80029a0:	4817      	ldr	r0, [pc, #92]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x100>)
 80029a2:	f7fe fc66 	bl	8001272 <PIDVelocityController_Update>
		CheckLoopStopTime = Micros();
 80029a6:	f000 f82f 	bl	8002a08 <Micros>
 80029aa:	4602      	mov	r2, r0
 80029ac:	460b      	mov	r3, r1
 80029ae:	490d      	ldr	r1, [pc, #52]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80029b0:	e9c1 2300 	strd	r2, r3, [r1]
		CheckLoopDiffTime = CheckLoopStopTime - CheckLoopStartTime;
 80029b4:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80029b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029ba:	4b0c      	ldr	r3, [pc, #48]	; (80029ec <HAL_TIM_PeriodElapsedCallback+0xec>)
 80029bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c0:	1a84      	subs	r4, r0, r2
 80029c2:	eb61 0503 	sbc.w	r5, r1, r3
 80029c6:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80029c8:	e9c3 4500 	strd	r4, r5, [r3]
}
 80029cc:	bf00      	nop
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80029d6:	bf00      	nop
 80029d8:	20000608 	.word	0x20000608
 80029dc:	20000698 	.word	0x20000698
 80029e0:	20000578 	.word	0x20000578
 80029e4:	200006d0 	.word	0x200006d0
 80029e8:	200005c0 	.word	0x200005c0
 80029ec:	200006c8 	.word	0x200006c8
 80029f0:	200006b0 	.word	0x200006b0
 80029f4:	20000000 	.word	0x20000000
 80029f8:	200006b8 	.word	0x200006b8
 80029fc:	20000384 	.word	0x20000384
 8002a00:	20000354 	.word	0x20000354
 8002a04:	200006d8 	.word	0x200006d8

08002a08 <Micros>:

uint64_t Micros(){
 8002a08:	b4b0      	push	{r4, r5, r7}
 8002a0a:	af00      	add	r7, sp, #0
	return _micro + TIM11->CNT;
 8002a0c:	4b08      	ldr	r3, [pc, #32]	; (8002a30 <Micros+0x28>)
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a10:	2200      	movs	r2, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	4611      	mov	r1, r2
 8002a16:	4b07      	ldr	r3, [pc, #28]	; (8002a34 <Micros+0x2c>)
 8002a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a1c:	1884      	adds	r4, r0, r2
 8002a1e:	eb41 0503 	adc.w	r5, r1, r3
 8002a22:	4622      	mov	r2, r4
 8002a24:	462b      	mov	r3, r5
}
 8002a26:	4610      	mov	r0, r2
 8002a28:	4619      	mov	r1, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bcb0      	pop	{r4, r5, r7}
 8002a2e:	4770      	bx	lr
 8002a30:	40014800 	.word	0x40014800
 8002a34:	20000698 	.word	0x20000698

08002a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a3c:	b672      	cpsid	i
}
 8002a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a40:	e7fe      	b.n	8002a40 <Error_Handler+0x8>
	...

08002a44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a52:	4a0f      	ldr	r2, [pc, #60]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a58:	6453      	str	r3, [r2, #68]	; 0x44
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a62:	607b      	str	r3, [r7, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	603b      	str	r3, [r7, #0]
 8002a6a:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	4a08      	ldr	r2, [pc, #32]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a74:	6413      	str	r3, [r2, #64]	; 0x40
 8002a76:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <HAL_MspInit+0x4c>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	603b      	str	r3, [r7, #0]
 8002a80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a82:	2007      	movs	r0, #7
 8002a84:	f000 fba4 	bl	80031d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a88:	bf00      	nop
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40023800 	.word	0x40023800

08002a94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	; 0x28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9c:	f107 0314 	add.w	r3, r7, #20
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
 8002aaa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a21      	ldr	r2, [pc, #132]	; (8002b38 <HAL_I2C_MspInit+0xa4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d13c      	bne.n	8002b30 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	613b      	str	r3, [r7, #16]
 8002aba:	4b20      	ldr	r3, [pc, #128]	; (8002b3c <HAL_I2C_MspInit+0xa8>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	4a1f      	ldr	r2, [pc, #124]	; (8002b3c <HAL_I2C_MspInit+0xa8>)
 8002ac0:	f043 0302 	orr.w	r3, r3, #2
 8002ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac6:	4b1d      	ldr	r3, [pc, #116]	; (8002b3c <HAL_I2C_MspInit+0xa8>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ad2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ad8:	2312      	movs	r3, #18
 8002ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002adc:	2300      	movs	r3, #0
 8002ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae8:	f107 0314 	add.w	r3, r7, #20
 8002aec:	4619      	mov	r1, r3
 8002aee:	4814      	ldr	r0, [pc, #80]	; (8002b40 <HAL_I2C_MspInit+0xac>)
 8002af0:	f000 fbe0 	bl	80032b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <HAL_I2C_MspInit+0xa8>)
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	4a0f      	ldr	r2, [pc, #60]	; (8002b3c <HAL_I2C_MspInit+0xa8>)
 8002afe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b02:	6413      	str	r3, [r2, #64]	; 0x40
 8002b04:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <HAL_I2C_MspInit+0xa8>)
 8002b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002b10:	2200      	movs	r2, #0
 8002b12:	2100      	movs	r1, #0
 8002b14:	201f      	movs	r0, #31
 8002b16:	f000 fb66 	bl	80031e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002b1a:	201f      	movs	r0, #31
 8002b1c:	f000 fb7f 	bl	800321e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002b20:	2200      	movs	r2, #0
 8002b22:	2100      	movs	r1, #0
 8002b24:	2020      	movs	r0, #32
 8002b26:	f000 fb5e 	bl	80031e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002b2a:	2020      	movs	r0, #32
 8002b2c:	f000 fb77 	bl	800321e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b30:	bf00      	nop
 8002b32:	3728      	adds	r7, #40	; 0x28
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40005400 	.word	0x40005400
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40020400 	.word	0x40020400

08002b44 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a0e      	ldr	r2, [pc, #56]	; (8002b8c <HAL_TIM_PWM_MspInit+0x48>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d115      	bne.n	8002b82 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <HAL_TIM_PWM_MspInit+0x4c>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5e:	4a0c      	ldr	r2, [pc, #48]	; (8002b90 <HAL_TIM_PWM_MspInit+0x4c>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6453      	str	r3, [r2, #68]	; 0x44
 8002b66:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <HAL_TIM_PWM_MspInit+0x4c>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	60fb      	str	r3, [r7, #12]
 8002b70:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002b72:	2200      	movs	r2, #0
 8002b74:	2100      	movs	r1, #0
 8002b76:	201a      	movs	r0, #26
 8002b78:	f000 fb35 	bl	80031e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002b7c:	201a      	movs	r0, #26
 8002b7e:	f000 fb4e 	bl	800321e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002b82:	bf00      	nop
 8002b84:	3710      	adds	r7, #16
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40010000 	.word	0x40010000
 8002b90:	40023800 	.word	0x40023800

08002b94 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	; 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb4:	d12b      	bne.n	8002c0e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <HAL_TIM_Encoder_MspInit+0x84>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	4a16      	ldr	r2, [pc, #88]	; (8002c18 <HAL_TIM_Encoder_MspInit+0x84>)
 8002bc0:	f043 0301 	orr.w	r3, r3, #1
 8002bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc6:	4b14      	ldr	r3, [pc, #80]	; (8002c18 <HAL_TIM_Encoder_MspInit+0x84>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	613b      	str	r3, [r7, #16]
 8002bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <HAL_TIM_Encoder_MspInit+0x84>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	4a0f      	ldr	r2, [pc, #60]	; (8002c18 <HAL_TIM_Encoder_MspInit+0x84>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6313      	str	r3, [r2, #48]	; 0x30
 8002be2:	4b0d      	ldr	r3, [pc, #52]	; (8002c18 <HAL_TIM_Encoder_MspInit+0x84>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c02:	f107 0314 	add.w	r3, r7, #20
 8002c06:	4619      	mov	r1, r3
 8002c08:	4804      	ldr	r0, [pc, #16]	; (8002c1c <HAL_TIM_Encoder_MspInit+0x88>)
 8002c0a:	f000 fb53 	bl	80032b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002c0e:	bf00      	nop
 8002c10:	3728      	adds	r7, #40	; 0x28
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	40020000 	.word	0x40020000

08002c20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a2a      	ldr	r2, [pc, #168]	; (8002cd8 <HAL_TIM_Base_MspInit+0xb8>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d116      	bne.n	8002c60 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	617b      	str	r3, [r7, #20]
 8002c36:	4b29      	ldr	r3, [pc, #164]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	4a28      	ldr	r2, [pc, #160]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002c3c:	f043 0302 	orr.w	r3, r3, #2
 8002c40:	6413      	str	r3, [r2, #64]	; 0x40
 8002c42:	4b26      	ldr	r3, [pc, #152]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	617b      	str	r3, [r7, #20]
 8002c4c:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2100      	movs	r1, #0
 8002c52:	201d      	movs	r0, #29
 8002c54:	f000 fac7 	bl	80031e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c58:	201d      	movs	r0, #29
 8002c5a:	f000 fae0 	bl	800321e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002c5e:	e036      	b.n	8002cce <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a1e      	ldr	r2, [pc, #120]	; (8002ce0 <HAL_TIM_Base_MspInit+0xc0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d116      	bne.n	8002c98 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	4a1a      	ldr	r2, [pc, #104]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002c74:	f043 0304 	orr.w	r3, r3, #4
 8002c78:	6413      	str	r3, [r2, #64]	; 0x40
 8002c7a:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	2100      	movs	r1, #0
 8002c8a:	201e      	movs	r0, #30
 8002c8c:	f000 faab 	bl	80031e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c90:	201e      	movs	r0, #30
 8002c92:	f000 fac4 	bl	800321e <HAL_NVIC_EnableIRQ>
}
 8002c96:	e01a      	b.n	8002cce <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a11      	ldr	r2, [pc, #68]	; (8002ce4 <HAL_TIM_Base_MspInit+0xc4>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d115      	bne.n	8002cce <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4b0d      	ldr	r3, [pc, #52]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002caa:	4a0c      	ldr	r2, [pc, #48]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002cac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <HAL_TIM_Base_MspInit+0xbc>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	201a      	movs	r0, #26
 8002cc4:	f000 fa8f 	bl	80031e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002cc8:	201a      	movs	r0, #26
 8002cca:	f000 faa8 	bl	800321e <HAL_NVIC_EnableIRQ>
}
 8002cce:	bf00      	nop
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40000400 	.word	0x40000400
 8002cdc:	40023800 	.word	0x40023800
 8002ce0:	40000800 	.word	0x40000800
 8002ce4:	40014800 	.word	0x40014800

08002ce8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b088      	sub	sp, #32
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf0:	f107 030c 	add.w	r3, r7, #12
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	605a      	str	r2, [r3, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
 8002cfc:	60da      	str	r2, [r3, #12]
 8002cfe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a12      	ldr	r2, [pc, #72]	; (8002d50 <HAL_TIM_MspPostInit+0x68>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d11e      	bne.n	8002d48 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <HAL_TIM_MspPostInit+0x6c>)
 8002d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d12:	4a10      	ldr	r2, [pc, #64]	; (8002d54 <HAL_TIM_MspPostInit+0x6c>)
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	6313      	str	r3, [r2, #48]	; 0x30
 8002d1a:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <HAL_TIM_MspPostInit+0x6c>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	60bb      	str	r3, [r7, #8]
 8002d24:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d3c:	f107 030c 	add.w	r3, r7, #12
 8002d40:	4619      	mov	r1, r3
 8002d42:	4805      	ldr	r0, [pc, #20]	; (8002d58 <HAL_TIM_MspPostInit+0x70>)
 8002d44:	f000 fab6 	bl	80032b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002d48:	bf00      	nop
 8002d4a:	3720      	adds	r7, #32
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40010000 	.word	0x40010000
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40020000 	.word	0x40020000

08002d5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08a      	sub	sp, #40	; 0x28
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	60da      	str	r2, [r3, #12]
 8002d72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a19      	ldr	r2, [pc, #100]	; (8002de0 <HAL_UART_MspInit+0x84>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d12b      	bne.n	8002dd6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	4b18      	ldr	r3, [pc, #96]	; (8002de4 <HAL_UART_MspInit+0x88>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	4a17      	ldr	r2, [pc, #92]	; (8002de4 <HAL_UART_MspInit+0x88>)
 8002d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d8e:	4b15      	ldr	r3, [pc, #84]	; (8002de4 <HAL_UART_MspInit+0x88>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	4b11      	ldr	r3, [pc, #68]	; (8002de4 <HAL_UART_MspInit+0x88>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	4a10      	ldr	r2, [pc, #64]	; (8002de4 <HAL_UART_MspInit+0x88>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6313      	str	r3, [r2, #48]	; 0x30
 8002daa:	4b0e      	ldr	r3, [pc, #56]	; (8002de4 <HAL_UART_MspInit+0x88>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002db6:	230c      	movs	r3, #12
 8002db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dba:	2302      	movs	r3, #2
 8002dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dc6:	2307      	movs	r3, #7
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dca:	f107 0314 	add.w	r3, r7, #20
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4805      	ldr	r0, [pc, #20]	; (8002de8 <HAL_UART_MspInit+0x8c>)
 8002dd2:	f000 fa6f 	bl	80032b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002dd6:	bf00      	nop
 8002dd8:	3728      	adds	r7, #40	; 0x28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40004400 	.word	0x40004400
 8002de4:	40023800 	.word	0x40023800
 8002de8:	40020000 	.word	0x40020000

08002dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002df0:	e7fe      	b.n	8002df0 <NMI_Handler+0x4>

08002df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002df2:	b480      	push	{r7}
 8002df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df6:	e7fe      	b.n	8002df6 <HardFault_Handler+0x4>

08002df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dfc:	e7fe      	b.n	8002dfc <MemManage_Handler+0x4>

08002dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e02:	e7fe      	b.n	8002e02 <BusFault_Handler+0x4>

08002e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <UsageFault_Handler+0x4>

08002e0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e26:	b480      	push	{r7}
 8002e28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e2a:	bf00      	nop
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e38:	f000 f8da 	bl	8002ff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pin_Emer_Pin);
 8002e44:	2020      	movs	r0, #32
 8002e46:	f000 fbed 	bl	8003624 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
	...

08002e50 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e54:	4803      	ldr	r0, [pc, #12]	; (8002e64 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002e56:	f003 f99b 	bl	8006190 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002e5a:	4803      	ldr	r0, [pc, #12]	; (8002e68 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002e5c:	f003 f998 	bl	8006190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002e60:	bf00      	nop
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	200004e8 	.word	0x200004e8
 8002e68:	20000608 	.word	0x20000608

08002e6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e70:	4802      	ldr	r0, [pc, #8]	; (8002e7c <TIM3_IRQHandler+0x10>)
 8002e72:	f003 f98d 	bl	8006190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000578 	.word	0x20000578

08002e80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002e84:	4802      	ldr	r0, [pc, #8]	; (8002e90 <TIM4_IRQHandler+0x10>)
 8002e86:	f003 f983 	bl	8006190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	200005c0 	.word	0x200005c0

08002e94 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002e98:	4802      	ldr	r0, [pc, #8]	; (8002ea4 <I2C1_EV_IRQHandler+0x10>)
 8002e9a:	f000 fd1f 	bl	80038dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000494 	.word	0x20000494

08002ea8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002eac:	4802      	ldr	r0, [pc, #8]	; (8002eb8 <I2C1_ER_IRQHandler+0x10>)
 8002eae:	f000 fe86 	bl	8003bbe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000494 	.word	0x20000494

08002ebc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pin_Proxi_Pin);
 8002ec0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002ec4:	f000 fbae 	bl	8003624 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002ec8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002ecc:	f000 fbaa 	bl	8003624 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ed0:	bf00      	nop
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <SystemInit+0x20>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ede:	4a05      	ldr	r2, [pc, #20]	; (8002ef4 <SystemInit+0x20>)
 8002ee0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ee4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ee8:	bf00      	nop
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	e000ed00 	.word	0xe000ed00

08002ef8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ef8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002efc:	480d      	ldr	r0, [pc, #52]	; (8002f34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002efe:	490e      	ldr	r1, [pc, #56]	; (8002f38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f00:	4a0e      	ldr	r2, [pc, #56]	; (8002f3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f04:	e002      	b.n	8002f0c <LoopCopyDataInit>

08002f06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f0a:	3304      	adds	r3, #4

08002f0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f10:	d3f9      	bcc.n	8002f06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f12:	4a0b      	ldr	r2, [pc, #44]	; (8002f40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002f14:	4c0b      	ldr	r4, [pc, #44]	; (8002f44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002f16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f18:	e001      	b.n	8002f1e <LoopFillZerobss>

08002f1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f1c:	3204      	adds	r2, #4

08002f1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f20:	d3fb      	bcc.n	8002f1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f22:	f7ff ffd7 	bl	8002ed4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f26:	f004 fd29 	bl	800797c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f2a:	f7ff f843 	bl	8001fb4 <main>
  bx  lr    
 8002f2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f38:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 8002f3c:	08007a14 	.word	0x08007a14
  ldr r2, =_sbss
 8002f40:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 8002f44:	200006f4 	.word	0x200006f4

08002f48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f48:	e7fe      	b.n	8002f48 <ADC_IRQHandler>
	...

08002f4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f50:	4b0e      	ldr	r3, [pc, #56]	; (8002f8c <HAL_Init+0x40>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a0d      	ldr	r2, [pc, #52]	; (8002f8c <HAL_Init+0x40>)
 8002f56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	; (8002f8c <HAL_Init+0x40>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <HAL_Init+0x40>)
 8002f62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f68:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <HAL_Init+0x40>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a07      	ldr	r2, [pc, #28]	; (8002f8c <HAL_Init+0x40>)
 8002f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f74:	2003      	movs	r0, #3
 8002f76:	f000 f92b 	bl	80031d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f000 f808 	bl	8002f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f80:	f7ff fd60 	bl	8002a44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023c00 	.word	0x40023c00

08002f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f98:	4b12      	ldr	r3, [pc, #72]	; (8002fe4 <HAL_InitTick+0x54>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <HAL_InitTick+0x58>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 f943 	bl	800323a <HAL_SYSTICK_Config>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e00e      	b.n	8002fdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2b0f      	cmp	r3, #15
 8002fc2:	d80a      	bhi.n	8002fda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fcc:	f000 f90b 	bl	80031e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fd0:	4a06      	ldr	r2, [pc, #24]	; (8002fec <HAL_InitTick+0x5c>)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	e000      	b.n	8002fdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20000468 	.word	0x20000468
 8002fe8:	20000470 	.word	0x20000470
 8002fec:	2000046c 	.word	0x2000046c

08002ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ff4:	4b06      	ldr	r3, [pc, #24]	; (8003010 <HAL_IncTick+0x20>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	4b06      	ldr	r3, [pc, #24]	; (8003014 <HAL_IncTick+0x24>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4413      	add	r3, r2
 8003000:	4a04      	ldr	r2, [pc, #16]	; (8003014 <HAL_IncTick+0x24>)
 8003002:	6013      	str	r3, [r2, #0]
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000470 	.word	0x20000470
 8003014:	200006f0 	.word	0x200006f0

08003018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return uwTick;
 800301c:	4b03      	ldr	r3, [pc, #12]	; (800302c <HAL_GetTick+0x14>)
 800301e:	681b      	ldr	r3, [r3, #0]
}
 8003020:	4618      	mov	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	200006f0 	.word	0x200006f0

08003030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800304c:	4013      	ands	r3, r2
 800304e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003058:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800305c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003062:	4a04      	ldr	r2, [pc, #16]	; (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	60d3      	str	r3, [r2, #12]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800307c:	4b04      	ldr	r3, [pc, #16]	; (8003090 <__NVIC_GetPriorityGrouping+0x18>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	f003 0307 	and.w	r3, r3, #7
}
 8003086:	4618      	mov	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	db0b      	blt.n	80030be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	f003 021f 	and.w	r2, r3, #31
 80030ac:	4907      	ldr	r1, [pc, #28]	; (80030cc <__NVIC_EnableIRQ+0x38>)
 80030ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2001      	movs	r0, #1
 80030b6:	fa00 f202 	lsl.w	r2, r0, r2
 80030ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000e100 	.word	0xe000e100

080030d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	6039      	str	r1, [r7, #0]
 80030da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	db0a      	blt.n	80030fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	490c      	ldr	r1, [pc, #48]	; (800311c <__NVIC_SetPriority+0x4c>)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	0112      	lsls	r2, r2, #4
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	440b      	add	r3, r1
 80030f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030f8:	e00a      	b.n	8003110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4908      	ldr	r1, [pc, #32]	; (8003120 <__NVIC_SetPriority+0x50>)
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	3b04      	subs	r3, #4
 8003108:	0112      	lsls	r2, r2, #4
 800310a:	b2d2      	uxtb	r2, r2
 800310c:	440b      	add	r3, r1
 800310e:	761a      	strb	r2, [r3, #24]
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	e000e100 	.word	0xe000e100
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003124:	b480      	push	{r7}
 8003126:	b089      	sub	sp, #36	; 0x24
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	f1c3 0307 	rsb	r3, r3, #7
 800313e:	2b04      	cmp	r3, #4
 8003140:	bf28      	it	cs
 8003142:	2304      	movcs	r3, #4
 8003144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	3304      	adds	r3, #4
 800314a:	2b06      	cmp	r3, #6
 800314c:	d902      	bls.n	8003154 <NVIC_EncodePriority+0x30>
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3b03      	subs	r3, #3
 8003152:	e000      	b.n	8003156 <NVIC_EncodePriority+0x32>
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003158:	f04f 32ff 	mov.w	r2, #4294967295
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	43da      	mvns	r2, r3
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	401a      	ands	r2, r3
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800316c:	f04f 31ff 	mov.w	r1, #4294967295
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	fa01 f303 	lsl.w	r3, r1, r3
 8003176:	43d9      	mvns	r1, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800317c:	4313      	orrs	r3, r2
         );
}
 800317e:	4618      	mov	r0, r3
 8003180:	3724      	adds	r7, #36	; 0x24
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
	...

0800318c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	3b01      	subs	r3, #1
 8003198:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800319c:	d301      	bcc.n	80031a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800319e:	2301      	movs	r3, #1
 80031a0:	e00f      	b.n	80031c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031a2:	4a0a      	ldr	r2, [pc, #40]	; (80031cc <SysTick_Config+0x40>)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031aa:	210f      	movs	r1, #15
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	f7ff ff8e 	bl	80030d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031b4:	4b05      	ldr	r3, [pc, #20]	; (80031cc <SysTick_Config+0x40>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ba:	4b04      	ldr	r3, [pc, #16]	; (80031cc <SysTick_Config+0x40>)
 80031bc:	2207      	movs	r2, #7
 80031be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	e000e010 	.word	0xe000e010

080031d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f7ff ff29 	bl	8003030 <__NVIC_SetPriorityGrouping>
}
 80031de:	bf00      	nop
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b086      	sub	sp, #24
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	4603      	mov	r3, r0
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
 80031f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031f8:	f7ff ff3e 	bl	8003078 <__NVIC_GetPriorityGrouping>
 80031fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	68b9      	ldr	r1, [r7, #8]
 8003202:	6978      	ldr	r0, [r7, #20]
 8003204:	f7ff ff8e 	bl	8003124 <NVIC_EncodePriority>
 8003208:	4602      	mov	r2, r0
 800320a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800320e:	4611      	mov	r1, r2
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff ff5d 	bl	80030d0 <__NVIC_SetPriority>
}
 8003216:	bf00      	nop
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b082      	sub	sp, #8
 8003222:	af00      	add	r7, sp, #0
 8003224:	4603      	mov	r3, r0
 8003226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff ff31 	bl	8003094 <__NVIC_EnableIRQ>
}
 8003232:	bf00      	nop
 8003234:	3708      	adds	r7, #8
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff ffa2 	bl	800318c <SysTick_Config>
 8003248:	4603      	mov	r3, r0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003252:	b480      	push	{r7}
 8003254:	b083      	sub	sp, #12
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d004      	beq.n	8003270 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2280      	movs	r2, #128	; 0x80
 800326a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e00c      	b.n	800328a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2205      	movs	r2, #5
 8003274:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032a4:	b2db      	uxtb	r3, r3
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
	...

080032b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b089      	sub	sp, #36	; 0x24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
 80032ce:	e159      	b.n	8003584 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032d0:	2201      	movs	r2, #1
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4013      	ands	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	f040 8148 	bne.w	800357e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d005      	beq.n	8003306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003302:	2b02      	cmp	r3, #2
 8003304:	d130      	bne.n	8003368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	2203      	movs	r2, #3
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	43db      	mvns	r3, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4013      	ands	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800333c:	2201      	movs	r2, #1
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	091b      	lsrs	r3, r3, #4
 8003352:	f003 0201 	and.w	r2, r3, #1
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 0303 	and.w	r3, r3, #3
 8003370:	2b03      	cmp	r3, #3
 8003372:	d017      	beq.n	80033a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	2203      	movs	r2, #3
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f003 0303 	and.w	r3, r3, #3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d123      	bne.n	80033f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	08da      	lsrs	r2, r3, #3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3208      	adds	r2, #8
 80033b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	220f      	movs	r2, #15
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	08da      	lsrs	r2, r3, #3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	3208      	adds	r2, #8
 80033f2:	69b9      	ldr	r1, [r7, #24]
 80033f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	2203      	movs	r2, #3
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f003 0203 	and.w	r2, r3, #3
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	4313      	orrs	r3, r2
 8003424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80a2 	beq.w	800357e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800343a:	2300      	movs	r3, #0
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	4b57      	ldr	r3, [pc, #348]	; (800359c <HAL_GPIO_Init+0x2e8>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003442:	4a56      	ldr	r2, [pc, #344]	; (800359c <HAL_GPIO_Init+0x2e8>)
 8003444:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003448:	6453      	str	r3, [r2, #68]	; 0x44
 800344a:	4b54      	ldr	r3, [pc, #336]	; (800359c <HAL_GPIO_Init+0x2e8>)
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003456:	4a52      	ldr	r2, [pc, #328]	; (80035a0 <HAL_GPIO_Init+0x2ec>)
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	089b      	lsrs	r3, r3, #2
 800345c:	3302      	adds	r3, #2
 800345e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	220f      	movs	r2, #15
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43db      	mvns	r3, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4013      	ands	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a49      	ldr	r2, [pc, #292]	; (80035a4 <HAL_GPIO_Init+0x2f0>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d019      	beq.n	80034b6 <HAL_GPIO_Init+0x202>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a48      	ldr	r2, [pc, #288]	; (80035a8 <HAL_GPIO_Init+0x2f4>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d013      	beq.n	80034b2 <HAL_GPIO_Init+0x1fe>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a47      	ldr	r2, [pc, #284]	; (80035ac <HAL_GPIO_Init+0x2f8>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d00d      	beq.n	80034ae <HAL_GPIO_Init+0x1fa>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a46      	ldr	r2, [pc, #280]	; (80035b0 <HAL_GPIO_Init+0x2fc>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d007      	beq.n	80034aa <HAL_GPIO_Init+0x1f6>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a45      	ldr	r2, [pc, #276]	; (80035b4 <HAL_GPIO_Init+0x300>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d101      	bne.n	80034a6 <HAL_GPIO_Init+0x1f2>
 80034a2:	2304      	movs	r3, #4
 80034a4:	e008      	b.n	80034b8 <HAL_GPIO_Init+0x204>
 80034a6:	2307      	movs	r3, #7
 80034a8:	e006      	b.n	80034b8 <HAL_GPIO_Init+0x204>
 80034aa:	2303      	movs	r3, #3
 80034ac:	e004      	b.n	80034b8 <HAL_GPIO_Init+0x204>
 80034ae:	2302      	movs	r3, #2
 80034b0:	e002      	b.n	80034b8 <HAL_GPIO_Init+0x204>
 80034b2:	2301      	movs	r3, #1
 80034b4:	e000      	b.n	80034b8 <HAL_GPIO_Init+0x204>
 80034b6:	2300      	movs	r3, #0
 80034b8:	69fa      	ldr	r2, [r7, #28]
 80034ba:	f002 0203 	and.w	r2, r2, #3
 80034be:	0092      	lsls	r2, r2, #2
 80034c0:	4093      	lsls	r3, r2
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034c8:	4935      	ldr	r1, [pc, #212]	; (80035a0 <HAL_GPIO_Init+0x2ec>)
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	089b      	lsrs	r3, r3, #2
 80034ce:	3302      	adds	r3, #2
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034d6:	4b38      	ldr	r3, [pc, #224]	; (80035b8 <HAL_GPIO_Init+0x304>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034fa:	4a2f      	ldr	r2, [pc, #188]	; (80035b8 <HAL_GPIO_Init+0x304>)
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003500:	4b2d      	ldr	r3, [pc, #180]	; (80035b8 <HAL_GPIO_Init+0x304>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003524:	4a24      	ldr	r2, [pc, #144]	; (80035b8 <HAL_GPIO_Init+0x304>)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800352a:	4b23      	ldr	r3, [pc, #140]	; (80035b8 <HAL_GPIO_Init+0x304>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	43db      	mvns	r3, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4013      	ands	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800354e:	4a1a      	ldr	r2, [pc, #104]	; (80035b8 <HAL_GPIO_Init+0x304>)
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003554:	4b18      	ldr	r3, [pc, #96]	; (80035b8 <HAL_GPIO_Init+0x304>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003578:	4a0f      	ldr	r2, [pc, #60]	; (80035b8 <HAL_GPIO_Init+0x304>)
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3301      	adds	r3, #1
 8003582:	61fb      	str	r3, [r7, #28]
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	2b0f      	cmp	r3, #15
 8003588:	f67f aea2 	bls.w	80032d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800358c:	bf00      	nop
 800358e:	bf00      	nop
 8003590:	3724      	adds	r7, #36	; 0x24
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	40013800 	.word	0x40013800
 80035a4:	40020000 	.word	0x40020000
 80035a8:	40020400 	.word	0x40020400
 80035ac:	40020800 	.word	0x40020800
 80035b0:	40020c00 	.word	0x40020c00
 80035b4:	40021000 	.word	0x40021000
 80035b8:	40013c00 	.word	0x40013c00

080035bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	460b      	mov	r3, r1
 80035c6:	807b      	strh	r3, [r7, #2]
 80035c8:	4613      	mov	r3, r2
 80035ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035cc:	787b      	ldrb	r3, [r7, #1]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035d2:	887a      	ldrh	r2, [r7, #2]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035d8:	e003      	b.n	80035e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035da:	887b      	ldrh	r3, [r7, #2]
 80035dc:	041a      	lsls	r2, r3, #16
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	619a      	str	r2, [r3, #24]
}
 80035e2:	bf00      	nop
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b085      	sub	sp, #20
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
 80035f6:	460b      	mov	r3, r1
 80035f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003600:	887a      	ldrh	r2, [r7, #2]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4013      	ands	r3, r2
 8003606:	041a      	lsls	r2, r3, #16
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	43d9      	mvns	r1, r3
 800360c:	887b      	ldrh	r3, [r7, #2]
 800360e:	400b      	ands	r3, r1
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	619a      	str	r2, [r3, #24]
}
 8003616:	bf00      	nop
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
	...

08003624 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	4603      	mov	r3, r0
 800362c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800362e:	4b08      	ldr	r3, [pc, #32]	; (8003650 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003630:	695a      	ldr	r2, [r3, #20]
 8003632:	88fb      	ldrh	r3, [r7, #6]
 8003634:	4013      	ands	r3, r2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d006      	beq.n	8003648 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800363a:	4a05      	ldr	r2, [pc, #20]	; (8003650 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800363c:	88fb      	ldrh	r3, [r7, #6]
 800363e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003640:	88fb      	ldrh	r3, [r7, #6]
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff f93a 	bl	80028bc <HAL_GPIO_EXTI_Callback>
  }
}
 8003648:	bf00      	nop
 800364a:	3708      	adds	r7, #8
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40013c00 	.word	0x40013c00

08003654 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e12b      	b.n	80038be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7ff fa0a 	bl	8002a94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2224      	movs	r2, #36	; 0x24
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0201 	bic.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036b8:	f002 fa5c 	bl	8005b74 <HAL_RCC_GetPCLK1Freq>
 80036bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4a81      	ldr	r2, [pc, #516]	; (80038c8 <HAL_I2C_Init+0x274>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d807      	bhi.n	80036d8 <HAL_I2C_Init+0x84>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4a80      	ldr	r2, [pc, #512]	; (80038cc <HAL_I2C_Init+0x278>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	bf94      	ite	ls
 80036d0:	2301      	movls	r3, #1
 80036d2:	2300      	movhi	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	e006      	b.n	80036e6 <HAL_I2C_Init+0x92>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4a7d      	ldr	r2, [pc, #500]	; (80038d0 <HAL_I2C_Init+0x27c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	bf94      	ite	ls
 80036e0:	2301      	movls	r3, #1
 80036e2:	2300      	movhi	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e0e7      	b.n	80038be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4a78      	ldr	r2, [pc, #480]	; (80038d4 <HAL_I2C_Init+0x280>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	0c9b      	lsrs	r3, r3, #18
 80036f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	4a6a      	ldr	r2, [pc, #424]	; (80038c8 <HAL_I2C_Init+0x274>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d802      	bhi.n	8003728 <HAL_I2C_Init+0xd4>
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3301      	adds	r3, #1
 8003726:	e009      	b.n	800373c <HAL_I2C_Init+0xe8>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800372e:	fb02 f303 	mul.w	r3, r2, r3
 8003732:	4a69      	ldr	r2, [pc, #420]	; (80038d8 <HAL_I2C_Init+0x284>)
 8003734:	fba2 2303 	umull	r2, r3, r2, r3
 8003738:	099b      	lsrs	r3, r3, #6
 800373a:	3301      	adds	r3, #1
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	430b      	orrs	r3, r1
 8003742:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	69db      	ldr	r3, [r3, #28]
 800374a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800374e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	495c      	ldr	r1, [pc, #368]	; (80038c8 <HAL_I2C_Init+0x274>)
 8003758:	428b      	cmp	r3, r1
 800375a:	d819      	bhi.n	8003790 <HAL_I2C_Init+0x13c>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1e59      	subs	r1, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	fbb1 f3f3 	udiv	r3, r1, r3
 800376a:	1c59      	adds	r1, r3, #1
 800376c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003770:	400b      	ands	r3, r1
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00a      	beq.n	800378c <HAL_I2C_Init+0x138>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	1e59      	subs	r1, r3, #1
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	fbb1 f3f3 	udiv	r3, r1, r3
 8003784:	3301      	adds	r3, #1
 8003786:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800378a:	e051      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 800378c:	2304      	movs	r3, #4
 800378e:	e04f      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d111      	bne.n	80037bc <HAL_I2C_Init+0x168>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e58      	subs	r0, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	440b      	add	r3, r1
 80037a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037aa:	3301      	adds	r3, #1
 80037ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	e012      	b.n	80037e2 <HAL_I2C_Init+0x18e>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	1e58      	subs	r0, r3, #1
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6859      	ldr	r1, [r3, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	0099      	lsls	r1, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80037d2:	3301      	adds	r3, #1
 80037d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037d8:	2b00      	cmp	r3, #0
 80037da:	bf0c      	ite	eq
 80037dc:	2301      	moveq	r3, #1
 80037de:	2300      	movne	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_I2C_Init+0x196>
 80037e6:	2301      	movs	r3, #1
 80037e8:	e022      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10e      	bne.n	8003810 <HAL_I2C_Init+0x1bc>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1e58      	subs	r0, r3, #1
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6859      	ldr	r1, [r3, #4]
 80037fa:	460b      	mov	r3, r1
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	440b      	add	r3, r1
 8003800:	fbb0 f3f3 	udiv	r3, r0, r3
 8003804:	3301      	adds	r3, #1
 8003806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800380a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800380e:	e00f      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	1e58      	subs	r0, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6859      	ldr	r1, [r3, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	0099      	lsls	r1, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	fbb0 f3f3 	udiv	r3, r0, r3
 8003826:	3301      	adds	r3, #1
 8003828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	6809      	ldr	r1, [r1, #0]
 8003834:	4313      	orrs	r3, r2
 8003836:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69da      	ldr	r2, [r3, #28]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	431a      	orrs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800385e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6911      	ldr	r1, [r2, #16]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	68d2      	ldr	r2, [r2, #12]
 800386a:	4311      	orrs	r1, r2
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	430b      	orrs	r3, r1
 8003872:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695a      	ldr	r2, [r3, #20]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	000186a0 	.word	0x000186a0
 80038cc:	001e847f 	.word	0x001e847f
 80038d0:	003d08ff 	.word	0x003d08ff
 80038d4:	431bde83 	.word	0x431bde83
 80038d8:	10624dd3 	.word	0x10624dd3

080038dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038fc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003904:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003906:	7bfb      	ldrb	r3, [r7, #15]
 8003908:	2b10      	cmp	r3, #16
 800390a:	d003      	beq.n	8003914 <HAL_I2C_EV_IRQHandler+0x38>
 800390c:	7bfb      	ldrb	r3, [r7, #15]
 800390e:	2b40      	cmp	r3, #64	; 0x40
 8003910:	f040 80c1 	bne.w	8003a96 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10d      	bne.n	800394a <HAL_I2C_EV_IRQHandler+0x6e>
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003934:	d003      	beq.n	800393e <HAL_I2C_EV_IRQHandler+0x62>
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800393c:	d101      	bne.n	8003942 <HAL_I2C_EV_IRQHandler+0x66>
 800393e:	2301      	movs	r3, #1
 8003940:	e000      	b.n	8003944 <HAL_I2C_EV_IRQHandler+0x68>
 8003942:	2300      	movs	r3, #0
 8003944:	2b01      	cmp	r3, #1
 8003946:	f000 8132 	beq.w	8003bae <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00c      	beq.n	800396e <HAL_I2C_EV_IRQHandler+0x92>
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	0a5b      	lsrs	r3, r3, #9
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d006      	beq.n	800396e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f001 fc7b 	bl	800525c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 fd83 	bl	8004472 <I2C_Master_SB>
 800396c:	e092      	b.n	8003a94 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	08db      	lsrs	r3, r3, #3
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d009      	beq.n	800398e <HAL_I2C_EV_IRQHandler+0xb2>
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	0a5b      	lsrs	r3, r3, #9
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 fdf9 	bl	800457e <I2C_Master_ADD10>
 800398c:	e082      	b.n	8003a94 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	085b      	lsrs	r3, r3, #1
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <HAL_I2C_EV_IRQHandler+0xd2>
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	0a5b      	lsrs	r3, r3, #9
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fe13 	bl	80045d2 <I2C_Master_ADDR>
 80039ac:	e072      	b.n	8003a94 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d03b      	beq.n	8003a32 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039c8:	f000 80f3 	beq.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	09db      	lsrs	r3, r3, #7
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00f      	beq.n	80039f8 <HAL_I2C_EV_IRQHandler+0x11c>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	0a9b      	lsrs	r3, r3, #10
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d009      	beq.n	80039f8 <HAL_I2C_EV_IRQHandler+0x11c>
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	089b      	lsrs	r3, r3, #2
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d103      	bne.n	80039f8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f9f3 	bl	8003ddc <I2C_MasterTransmit_TXE>
 80039f6:	e04d      	b.n	8003a94 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	089b      	lsrs	r3, r3, #2
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 80d6 	beq.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	0a5b      	lsrs	r3, r3, #9
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 80cf 	beq.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003a14:	7bbb      	ldrb	r3, [r7, #14]
 8003a16:	2b21      	cmp	r3, #33	; 0x21
 8003a18:	d103      	bne.n	8003a22 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 fa7a 	bl	8003f14 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a20:	e0c7      	b.n	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
 8003a24:	2b40      	cmp	r3, #64	; 0x40
 8003a26:	f040 80c4 	bne.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 fae8 	bl	8004000 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a30:	e0bf      	b.n	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a40:	f000 80b7 	beq.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	099b      	lsrs	r3, r3, #6
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00f      	beq.n	8003a70 <HAL_I2C_EV_IRQHandler+0x194>
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	0a9b      	lsrs	r3, r3, #10
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d009      	beq.n	8003a70 <HAL_I2C_EV_IRQHandler+0x194>
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	089b      	lsrs	r3, r3, #2
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d103      	bne.n	8003a70 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 fb5d 	bl	8004128 <I2C_MasterReceive_RXNE>
 8003a6e:	e011      	b.n	8003a94 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	089b      	lsrs	r3, r3, #2
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 809a 	beq.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	0a5b      	lsrs	r3, r3, #9
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 8093 	beq.w	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fc06 	bl	800429e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a92:	e08e      	b.n	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003a94:	e08d      	b.n	8003bb2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d004      	beq.n	8003aa8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	61fb      	str	r3, [r7, #28]
 8003aa6:	e007      	b.n	8003ab8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	085b      	lsrs	r3, r3, #1
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d012      	beq.n	8003aea <HAL_I2C_EV_IRQHandler+0x20e>
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	0a5b      	lsrs	r3, r3, #9
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00c      	beq.n	8003aea <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003ae0:	69b9      	ldr	r1, [r7, #24]
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 ffc4 	bl	8004a70 <I2C_Slave_ADDR>
 8003ae8:	e066      	b.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	091b      	lsrs	r3, r3, #4
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_I2C_EV_IRQHandler+0x22e>
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	0a5b      	lsrs	r3, r3, #9
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 fffe 	bl	8004b04 <I2C_Slave_STOPF>
 8003b08:	e056      	b.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b0a:	7bbb      	ldrb	r3, [r7, #14]
 8003b0c:	2b21      	cmp	r3, #33	; 0x21
 8003b0e:	d002      	beq.n	8003b16 <HAL_I2C_EV_IRQHandler+0x23a>
 8003b10:	7bbb      	ldrb	r3, [r7, #14]
 8003b12:	2b29      	cmp	r3, #41	; 0x29
 8003b14:	d125      	bne.n	8003b62 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	09db      	lsrs	r3, r3, #7
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00f      	beq.n	8003b42 <HAL_I2C_EV_IRQHandler+0x266>
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	0a9b      	lsrs	r3, r3, #10
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d009      	beq.n	8003b42 <HAL_I2C_EV_IRQHandler+0x266>
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	089b      	lsrs	r3, r3, #2
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d103      	bne.n	8003b42 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 feda 	bl	80048f4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b40:	e039      	b.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	089b      	lsrs	r3, r3, #2
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d033      	beq.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x2da>
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	0a5b      	lsrs	r3, r3, #9
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d02d      	beq.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 ff07 	bl	800496e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b60:	e029      	b.n	8003bb6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	099b      	lsrs	r3, r3, #6
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00f      	beq.n	8003b8e <HAL_I2C_EV_IRQHandler+0x2b2>
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	0a9b      	lsrs	r3, r3, #10
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d009      	beq.n	8003b8e <HAL_I2C_EV_IRQHandler+0x2b2>
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	089b      	lsrs	r3, r3, #2
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d103      	bne.n	8003b8e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 ff12 	bl	80049b0 <I2C_SlaveReceive_RXNE>
 8003b8c:	e014      	b.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	089b      	lsrs	r3, r3, #2
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00e      	beq.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	0a5b      	lsrs	r3, r3, #9
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 ff40 	bl	8004a2c <I2C_SlaveReceive_BTF>
 8003bac:	e004      	b.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003bae:	bf00      	nop
 8003bb0:	e002      	b.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bb2:	bf00      	nop
 8003bb4:	e000      	b.n	8003bb8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bb6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003bb8:	3720      	adds	r7, #32
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b08a      	sub	sp, #40	; 0x28
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003be0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	0a1b      	lsrs	r3, r3, #8
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00e      	beq.n	8003c0c <HAL_I2C_ER_IRQHandler+0x4e>
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	0a1b      	lsrs	r3, r3, #8
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d008      	beq.n	8003c0c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	f043 0301 	orr.w	r3, r3, #1
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003c0a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003c0c:	6a3b      	ldr	r3, [r7, #32]
 8003c0e:	0a5b      	lsrs	r3, r3, #9
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00e      	beq.n	8003c36 <HAL_I2C_ER_IRQHandler+0x78>
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	0a1b      	lsrs	r3, r3, #8
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	f043 0302 	orr.w	r3, r3, #2
 8003c2a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003c34:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003c36:	6a3b      	ldr	r3, [r7, #32]
 8003c38:	0a9b      	lsrs	r3, r3, #10
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d03f      	beq.n	8003cc2 <HAL_I2C_ER_IRQHandler+0x104>
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	0a1b      	lsrs	r3, r3, #8
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d039      	beq.n	8003cc2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003c4e:	7efb      	ldrb	r3, [r7, #27]
 8003c50:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c60:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c66:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003c68:	7ebb      	ldrb	r3, [r7, #26]
 8003c6a:	2b20      	cmp	r3, #32
 8003c6c:	d112      	bne.n	8003c94 <HAL_I2C_ER_IRQHandler+0xd6>
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d10f      	bne.n	8003c94 <HAL_I2C_ER_IRQHandler+0xd6>
 8003c74:	7cfb      	ldrb	r3, [r7, #19]
 8003c76:	2b21      	cmp	r3, #33	; 0x21
 8003c78:	d008      	beq.n	8003c8c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003c7a:	7cfb      	ldrb	r3, [r7, #19]
 8003c7c:	2b29      	cmp	r3, #41	; 0x29
 8003c7e:	d005      	beq.n	8003c8c <HAL_I2C_ER_IRQHandler+0xce>
 8003c80:	7cfb      	ldrb	r3, [r7, #19]
 8003c82:	2b28      	cmp	r3, #40	; 0x28
 8003c84:	d106      	bne.n	8003c94 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2b21      	cmp	r3, #33	; 0x21
 8003c8a:	d103      	bne.n	8003c94 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f001 f869 	bl	8004d64 <I2C_Slave_AF>
 8003c92:	e016      	b.n	8003cc2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c9c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	f043 0304 	orr.w	r3, r3, #4
 8003ca4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ca6:	7efb      	ldrb	r3, [r7, #27]
 8003ca8:	2b10      	cmp	r3, #16
 8003caa:	d002      	beq.n	8003cb2 <HAL_I2C_ER_IRQHandler+0xf4>
 8003cac:	7efb      	ldrb	r3, [r7, #27]
 8003cae:	2b40      	cmp	r3, #64	; 0x40
 8003cb0:	d107      	bne.n	8003cc2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cc0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	0adb      	lsrs	r3, r3, #11
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00e      	beq.n	8003cec <HAL_I2C_ER_IRQHandler+0x12e>
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	0a1b      	lsrs	r3, r3, #8
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d008      	beq.n	8003cec <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cdc:	f043 0308 	orr.w	r3, r3, #8
 8003ce0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003cea:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d008      	beq.n	8003d04 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f001 f8a0 	bl	8004e44 <I2C_ITError>
  }
}
 8003d04:	bf00      	nop
 8003d06:	3728      	adds	r7, #40	; 0x28
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	70fb      	strb	r3, [r7, #3]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dea:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003df2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d150      	bne.n	8003ea4 <I2C_MasterTransmit_TXE+0xc8>
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	2b21      	cmp	r3, #33	; 0x21
 8003e06:	d14d      	bne.n	8003ea4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d01d      	beq.n	8003e4a <I2C_MasterTransmit_TXE+0x6e>
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2b20      	cmp	r3, #32
 8003e12:	d01a      	beq.n	8003e4a <I2C_MasterTransmit_TXE+0x6e>
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e1a:	d016      	beq.n	8003e4a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e2a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2211      	movs	r2, #17
 8003e30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff ff62 	bl	8003d0c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e48:	e060      	b.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e58:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e68:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b40      	cmp	r3, #64	; 0x40
 8003e82:	d107      	bne.n	8003e94 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f7ff ff7d 	bl	8003d8c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e92:	e03b      	b.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ff35 	bl	8003d0c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ea2:	e033      	b.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	2b21      	cmp	r3, #33	; 0x21
 8003ea8:	d005      	beq.n	8003eb6 <I2C_MasterTransmit_TXE+0xda>
 8003eaa:	7bbb      	ldrb	r3, [r7, #14]
 8003eac:	2b40      	cmp	r3, #64	; 0x40
 8003eae:	d12d      	bne.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
 8003eb2:	2b22      	cmp	r3, #34	; 0x22
 8003eb4:	d12a      	bne.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d108      	bne.n	8003ed2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ece:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003ed0:	e01c      	b.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b40      	cmp	r3, #64	; 0x40
 8003edc:	d103      	bne.n	8003ee6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f88e 	bl	8004000 <I2C_MemoryTransmit_TXE_BTF>
}
 8003ee4:	e012      	b.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	781a      	ldrb	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef6:	1c5a      	adds	r2, r3, #1
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003f0a:	e7ff      	b.n	8003f0c <I2C_MasterTransmit_TXE+0x130>
 8003f0c:	bf00      	nop
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f20:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b21      	cmp	r3, #33	; 0x21
 8003f2c:	d164      	bne.n	8003ff8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d012      	beq.n	8003f5e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3c:	781a      	ldrb	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003f5c:	e04c      	b.n	8003ff8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d01d      	beq.n	8003fa0 <I2C_MasterTransmit_BTF+0x8c>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	d01a      	beq.n	8003fa0 <I2C_MasterTransmit_BTF+0x8c>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f70:	d016      	beq.n	8003fa0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f80:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2211      	movs	r2, #17
 8003f86:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7ff feb7 	bl	8003d0c <HAL_I2C_MasterTxCpltCallback>
}
 8003f9e:	e02b      	b.n	8003ff8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685a      	ldr	r2, [r3, #4]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fae:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fbe:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2220      	movs	r2, #32
 8003fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b40      	cmp	r3, #64	; 0x40
 8003fd8:	d107      	bne.n	8003fea <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7ff fed2 	bl	8003d8c <HAL_I2C_MemTxCpltCallback>
}
 8003fe8:	e006      	b.n	8003ff8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff fe8a 	bl	8003d0c <HAL_I2C_MasterTxCpltCallback>
}
 8003ff8:	bf00      	nop
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800400e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004014:	2b00      	cmp	r3, #0
 8004016:	d11d      	bne.n	8004054 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800401c:	2b01      	cmp	r3, #1
 800401e:	d10b      	bne.n	8004038 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004024:	b2da      	uxtb	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004030:	1c9a      	adds	r2, r3, #2
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004036:	e073      	b.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800403c:	b29b      	uxth	r3, r3
 800403e:	121b      	asrs	r3, r3, #8
 8004040:	b2da      	uxtb	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004052:	e065      	b.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004058:	2b01      	cmp	r3, #1
 800405a:	d10b      	bne.n	8004074 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004060:	b2da      	uxtb	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004072:	e055      	b.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004078:	2b02      	cmp	r3, #2
 800407a:	d151      	bne.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800407c:	7bfb      	ldrb	r3, [r7, #15]
 800407e:	2b22      	cmp	r3, #34	; 0x22
 8004080:	d10d      	bne.n	800409e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004090:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800409c:	e040      	b.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d015      	beq.n	80040d4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b21      	cmp	r3, #33	; 0x21
 80040ac:	d112      	bne.n	80040d4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	781a      	ldrb	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040be:	1c5a      	adds	r2, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80040d2:	e025      	b.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d8:	b29b      	uxth	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d120      	bne.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	2b21      	cmp	r3, #33	; 0x21
 80040e2:	d11d      	bne.n	8004120 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040f2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004102:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2220      	movs	r2, #32
 800410e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff fe36 	bl	8003d8c <HAL_I2C_MemTxCpltCallback>
}
 8004120:	bf00      	nop
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b22      	cmp	r3, #34	; 0x22
 800413a:	f040 80ac 	bne.w	8004296 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d921      	bls.n	8004190 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	691a      	ldr	r2, [r3, #16]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415e:	1c5a      	adds	r2, r3, #1
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004168:	b29b      	uxth	r3, r3
 800416a:	3b01      	subs	r3, #1
 800416c:	b29a      	uxth	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004176:	b29b      	uxth	r3, r3
 8004178:	2b03      	cmp	r3, #3
 800417a:	f040 808c 	bne.w	8004296 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685a      	ldr	r2, [r3, #4]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800418c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800418e:	e082      	b.n	8004296 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004194:	2b02      	cmp	r3, #2
 8004196:	d075      	beq.n	8004284 <I2C_MasterReceive_RXNE+0x15c>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d002      	beq.n	80041a4 <I2C_MasterReceive_RXNE+0x7c>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d16f      	bne.n	8004284 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f001 f827 	bl	80051f8 <I2C_WaitOnSTOPRequestThroughIT>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d142      	bne.n	8004236 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041be:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80041ce:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	691a      	ldr	r2, [r3, #16]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	1c5a      	adds	r2, r3, #1
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b40      	cmp	r3, #64	; 0x40
 8004208:	d10a      	bne.n	8004220 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff fdc1 	bl	8003da0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800421e:	e03a      	b.n	8004296 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2212      	movs	r2, #18
 800422c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7ff fd76 	bl	8003d20 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004234:	e02f      	b.n	8004296 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004244:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7ff fd99 	bl	8003db4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004282:	e008      	b.n	8004296 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004292:	605a      	str	r2, [r3, #4]
}
 8004294:	e7ff      	b.n	8004296 <I2C_MasterReceive_RXNE+0x16e>
 8004296:	bf00      	nop
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800429e:	b580      	push	{r7, lr}
 80042a0:	b084      	sub	sp, #16
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042aa:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b04      	cmp	r3, #4
 80042b4:	d11b      	bne.n	80042ee <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042c4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	691a      	ldr	r2, [r3, #16]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d0:	b2d2      	uxtb	r2, r2
 80042d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	1c5a      	adds	r2, r3, #1
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80042ec:	e0bd      	b.n	800446a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	2b03      	cmp	r3, #3
 80042f6:	d129      	bne.n	800434c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004306:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b04      	cmp	r3, #4
 800430c:	d00a      	beq.n	8004324 <I2C_MasterReceive_BTF+0x86>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d007      	beq.n	8004324 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004322:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	691a      	ldr	r2, [r3, #16]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004340:	b29b      	uxth	r3, r3
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800434a:	e08e      	b.n	800446a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004350:	b29b      	uxth	r3, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d176      	bne.n	8004444 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d002      	beq.n	8004362 <I2C_MasterReceive_BTF+0xc4>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b10      	cmp	r3, #16
 8004360:	d108      	bne.n	8004374 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	e019      	b.n	80043a8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b04      	cmp	r3, #4
 8004378:	d002      	beq.n	8004380 <I2C_MasterReceive_BTF+0xe2>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2b02      	cmp	r3, #2
 800437e:	d108      	bne.n	8004392 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	e00a      	b.n	80043a8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2b10      	cmp	r3, #16
 8004396:	d007      	beq.n	80043a8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	691a      	ldr	r2, [r3, #16]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	b2d2      	uxtb	r2, r2
 80043da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004402:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b40      	cmp	r3, #64	; 0x40
 8004416:	d10a      	bne.n	800442e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7ff fcba 	bl	8003da0 <HAL_I2C_MemRxCpltCallback>
}
 800442c:	e01d      	b.n	800446a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2212      	movs	r2, #18
 800443a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff fc6f 	bl	8003d20 <HAL_I2C_MasterRxCpltCallback>
}
 8004442:	e012      	b.n	800446a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b01      	subs	r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800446a:	bf00      	nop
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004472:	b480      	push	{r7}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b40      	cmp	r3, #64	; 0x40
 8004484:	d117      	bne.n	80044b6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004492:	b2db      	uxtb	r3, r3
 8004494:	461a      	mov	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800449e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80044a0:	e067      	b.n	8004572 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	611a      	str	r2, [r3, #16]
}
 80044b4:	e05d      	b.n	8004572 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044be:	d133      	bne.n	8004528 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	2b21      	cmp	r3, #33	; 0x21
 80044ca:	d109      	bne.n	80044e0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	461a      	mov	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044dc:	611a      	str	r2, [r3, #16]
 80044de:	e008      	b.n	80044f2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d004      	beq.n	8004504 <I2C_Master_SB+0x92>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004500:	2b00      	cmp	r3, #0
 8004502:	d108      	bne.n	8004516 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	2b00      	cmp	r3, #0
 800450a:	d032      	beq.n	8004572 <I2C_Master_SB+0x100>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004512:	2b00      	cmp	r3, #0
 8004514:	d02d      	beq.n	8004572 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004524:	605a      	str	r2, [r3, #4]
}
 8004526:	e024      	b.n	8004572 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10e      	bne.n	800454e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004534:	b29b      	uxth	r3, r3
 8004536:	11db      	asrs	r3, r3, #7
 8004538:	b2db      	uxtb	r3, r3
 800453a:	f003 0306 	and.w	r3, r3, #6
 800453e:	b2db      	uxtb	r3, r3
 8004540:	f063 030f 	orn	r3, r3, #15
 8004544:	b2da      	uxtb	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	611a      	str	r2, [r3, #16]
}
 800454c:	e011      	b.n	8004572 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004552:	2b01      	cmp	r3, #1
 8004554:	d10d      	bne.n	8004572 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455a:	b29b      	uxth	r3, r3
 800455c:	11db      	asrs	r3, r3, #7
 800455e:	b2db      	uxtb	r3, r3
 8004560:	f003 0306 	and.w	r3, r3, #6
 8004564:	b2db      	uxtb	r3, r3
 8004566:	f063 030e 	orn	r3, r3, #14
 800456a:	b2da      	uxtb	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	611a      	str	r2, [r3, #16]
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	b2da      	uxtb	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004596:	2b00      	cmp	r3, #0
 8004598:	d004      	beq.n	80045a4 <I2C_Master_ADD10+0x26>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800459e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d108      	bne.n	80045b6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00c      	beq.n	80045c6 <I2C_Master_ADD10+0x48>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045c4:	605a      	str	r2, [r3, #4]
  }
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b091      	sub	sp, #68	; 0x44
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ee:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b22      	cmp	r3, #34	; 0x22
 80045fa:	f040 8169 	bne.w	80048d0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10f      	bne.n	8004626 <I2C_Master_ADDR+0x54>
 8004606:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800460a:	2b40      	cmp	r3, #64	; 0x40
 800460c:	d10b      	bne.n	8004626 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800460e:	2300      	movs	r3, #0
 8004610:	633b      	str	r3, [r7, #48]	; 0x30
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	633b      	str	r3, [r7, #48]	; 0x30
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	699b      	ldr	r3, [r3, #24]
 8004620:	633b      	str	r3, [r7, #48]	; 0x30
 8004622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004624:	e160      	b.n	80048e8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800462a:	2b00      	cmp	r3, #0
 800462c:	d11d      	bne.n	800466a <I2C_Master_ADDR+0x98>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004636:	d118      	bne.n	800466a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004638:	2300      	movs	r3, #0
 800463a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800464c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800465c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	651a      	str	r2, [r3, #80]	; 0x50
 8004668:	e13e      	b.n	80048e8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800466e:	b29b      	uxth	r3, r3
 8004670:	2b00      	cmp	r3, #0
 8004672:	d113      	bne.n	800469c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004674:	2300      	movs	r3, #0
 8004676:	62bb      	str	r3, [r7, #40]	; 0x28
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	62bb      	str	r3, [r7, #40]	; 0x28
 8004688:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004698:	601a      	str	r2, [r3, #0]
 800469a:	e115      	b.n	80048c8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	f040 808a 	bne.w	80047bc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80046a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046ae:	d137      	bne.n	8004720 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046be:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ce:	d113      	bne.n	80046f8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046de:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046e0:	2300      	movs	r3, #0
 80046e2:	627b      	str	r3, [r7, #36]	; 0x24
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	627b      	str	r3, [r7, #36]	; 0x24
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24
 80046f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f6:	e0e7      	b.n	80048c8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046f8:	2300      	movs	r3, #0
 80046fa:	623b      	str	r3, [r7, #32]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	623b      	str	r3, [r7, #32]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	623b      	str	r3, [r7, #32]
 800470c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	e0d3      	b.n	80048c8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004722:	2b08      	cmp	r3, #8
 8004724:	d02e      	beq.n	8004784 <I2C_Master_ADDR+0x1b2>
 8004726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004728:	2b20      	cmp	r3, #32
 800472a:	d02b      	beq.n	8004784 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800472c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800472e:	2b12      	cmp	r3, #18
 8004730:	d102      	bne.n	8004738 <I2C_Master_ADDR+0x166>
 8004732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004734:	2b01      	cmp	r3, #1
 8004736:	d125      	bne.n	8004784 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473a:	2b04      	cmp	r3, #4
 800473c:	d00e      	beq.n	800475c <I2C_Master_ADDR+0x18a>
 800473e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004740:	2b02      	cmp	r3, #2
 8004742:	d00b      	beq.n	800475c <I2C_Master_ADDR+0x18a>
 8004744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004746:	2b10      	cmp	r3, #16
 8004748:	d008      	beq.n	800475c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004758:	601a      	str	r2, [r3, #0]
 800475a:	e007      	b.n	800476c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800476a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476c:	2300      	movs	r3, #0
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	61fb      	str	r3, [r7, #28]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	61fb      	str	r3, [r7, #28]
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	e0a1      	b.n	80048c8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004792:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004794:	2300      	movs	r3, #0
 8004796:	61bb      	str	r3, [r7, #24]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	61bb      	str	r3, [r7, #24]
 80047a8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	e085      	b.n	80048c8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d14d      	bne.n	8004862 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c8:	2b04      	cmp	r3, #4
 80047ca:	d016      	beq.n	80047fa <I2C_Master_ADDR+0x228>
 80047cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d013      	beq.n	80047fa <I2C_Master_ADDR+0x228>
 80047d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d4:	2b10      	cmp	r3, #16
 80047d6:	d010      	beq.n	80047fa <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e007      	b.n	800480a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004808:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004814:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004818:	d117      	bne.n	800484a <I2C_Master_ADDR+0x278>
 800481a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004820:	d00b      	beq.n	800483a <I2C_Master_ADDR+0x268>
 8004822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004824:	2b01      	cmp	r3, #1
 8004826:	d008      	beq.n	800483a <I2C_Master_ADDR+0x268>
 8004828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482a:	2b08      	cmp	r3, #8
 800482c:	d005      	beq.n	800483a <I2C_Master_ADDR+0x268>
 800482e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004830:	2b10      	cmp	r3, #16
 8004832:	d002      	beq.n	800483a <I2C_Master_ADDR+0x268>
 8004834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004836:	2b20      	cmp	r3, #32
 8004838:	d107      	bne.n	800484a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004848:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800484a:	2300      	movs	r3, #0
 800484c:	617b      	str	r3, [r7, #20]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	617b      	str	r3, [r7, #20]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	617b      	str	r3, [r7, #20]
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	e032      	b.n	80048c8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004870:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800487c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004880:	d117      	bne.n	80048b2 <I2C_Master_ADDR+0x2e0>
 8004882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004884:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004888:	d00b      	beq.n	80048a2 <I2C_Master_ADDR+0x2d0>
 800488a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800488c:	2b01      	cmp	r3, #1
 800488e:	d008      	beq.n	80048a2 <I2C_Master_ADDR+0x2d0>
 8004890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004892:	2b08      	cmp	r3, #8
 8004894:	d005      	beq.n	80048a2 <I2C_Master_ADDR+0x2d0>
 8004896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004898:	2b10      	cmp	r3, #16
 800489a:	d002      	beq.n	80048a2 <I2C_Master_ADDR+0x2d0>
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	2b20      	cmp	r3, #32
 80048a0:	d107      	bne.n	80048b2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80048b0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048b2:	2300      	movs	r3, #0
 80048b4:	613b      	str	r3, [r7, #16]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	613b      	str	r3, [r7, #16]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80048ce:	e00b      	b.n	80048e8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d0:	2300      	movs	r3, #0
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	68fb      	ldr	r3, [r7, #12]
}
 80048e6:	e7ff      	b.n	80048e8 <I2C_Master_ADDR+0x316>
 80048e8:	bf00      	nop
 80048ea:	3744      	adds	r7, #68	; 0x44
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004902:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d02b      	beq.n	8004966 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004912:	781a      	ldrb	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	1c5a      	adds	r2, r3, #1
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004928:	b29b      	uxth	r3, r3
 800492a:	3b01      	subs	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004936:	b29b      	uxth	r3, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	d114      	bne.n	8004966 <I2C_SlaveTransmit_TXE+0x72>
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	2b29      	cmp	r3, #41	; 0x29
 8004940:	d111      	bne.n	8004966 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004950:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2221      	movs	r2, #33	; 0x21
 8004956:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2228      	movs	r2, #40	; 0x28
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f7ff f9e7 	bl	8003d34 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004966:	bf00      	nop
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d011      	beq.n	80049a4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004984:	781a      	ldrb	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800499a:	b29b      	uxth	r3, r3
 800499c:	3b01      	subs	r3, #1
 800499e:	b29a      	uxth	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr

080049b0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049be:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d02c      	beq.n	8004a24 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	691a      	ldr	r2, [r3, #16]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	b2d2      	uxtb	r2, r2
 80049d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d114      	bne.n	8004a24 <I2C_SlaveReceive_RXNE+0x74>
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
 80049fc:	2b2a      	cmp	r3, #42	; 0x2a
 80049fe:	d111      	bne.n	8004a24 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	685a      	ldr	r2, [r3, #4]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a0e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2222      	movs	r2, #34	; 0x22
 8004a14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2228      	movs	r2, #40	; 0x28
 8004a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff f992 	bl	8003d48 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004a24:	bf00      	nop
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d012      	beq.n	8004a64 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	691a      	ldr	r2, [r3, #16]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004a8a:	2b28      	cmp	r3, #40	; 0x28
 8004a8c:	d127      	bne.n	8004ade <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a9c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	089b      	lsrs	r3, r3, #2
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d101      	bne.n	8004aae <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	09db      	lsrs	r3, r3, #7
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d103      	bne.n	8004ac2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	81bb      	strh	r3, [r7, #12]
 8004ac0:	e002      	b.n	8004ac8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004ad0:	89ba      	ldrh	r2, [r7, #12]
 8004ad2:	7bfb      	ldrb	r3, [r7, #15]
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff f940 	bl	8003d5c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004adc:	e00e      	b.n	8004afc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ade:	2300      	movs	r3, #0
 8004ae0:	60bb      	str	r3, [r7, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	60bb      	str	r3, [r7, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	60bb      	str	r3, [r7, #8]
 8004af2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004afc:	bf00      	nop
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b12:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685a      	ldr	r2, [r3, #4]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b22:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004b24:	2300      	movs	r3, #0
 8004b26:	60bb      	str	r3, [r7, #8]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	60bb      	str	r3, [r7, #8]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 0201 	orr.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b50:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b60:	d172      	bne.n	8004c48 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b62:	7bfb      	ldrb	r3, [r7, #15]
 8004b64:	2b22      	cmp	r3, #34	; 0x22
 8004b66:	d002      	beq.n	8004b6e <I2C_Slave_STOPF+0x6a>
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
 8004b6a:	2b2a      	cmp	r3, #42	; 0x2a
 8004b6c:	d135      	bne.n	8004bda <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d005      	beq.n	8004b92 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8a:	f043 0204 	orr.w	r2, r3, #4
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ba0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7fe fb75 	bl	8003296 <HAL_DMA_GetState>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d049      	beq.n	8004c46 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb6:	4a69      	ldr	r2, [pc, #420]	; (8004d5c <I2C_Slave_STOPF+0x258>)
 8004bb8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fe fb47 	bl	8003252 <HAL_DMA_Abort_IT>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d03d      	beq.n	8004c46 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bd4:	4610      	mov	r0, r2
 8004bd6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004bd8:	e035      	b.n	8004c46 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d005      	beq.n	8004bfe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf6:	f043 0204 	orr.w	r2, r3, #4
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c0c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fe fb3f 	bl	8003296 <HAL_DMA_GetState>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d014      	beq.n	8004c48 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c22:	4a4e      	ldr	r2, [pc, #312]	; (8004d5c <I2C_Slave_STOPF+0x258>)
 8004c24:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fe fb11 	bl	8003252 <HAL_DMA_Abort_IT>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d008      	beq.n	8004c48 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c40:	4610      	mov	r0, r2
 8004c42:	4798      	blx	r3
 8004c44:	e000      	b.n	8004c48 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c46:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d03e      	beq.n	8004cd0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	f003 0304 	and.w	r3, r3, #4
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d112      	bne.n	8004c86 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c72:	1c5a      	adds	r2, r3, #1
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c90:	2b40      	cmp	r3, #64	; 0x40
 8004c92:	d112      	bne.n	8004cba <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	691a      	ldr	r2, [r3, #16]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	b2d2      	uxtb	r2, r2
 8004ca0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	1c5a      	adds	r2, r3, #1
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc8:	f043 0204 	orr.w	r2, r3, #4
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d003      	beq.n	8004ce0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f8b3 	bl	8004e44 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004cde:	e039      	b.n	8004d54 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	2b2a      	cmp	r3, #42	; 0x2a
 8004ce4:	d109      	bne.n	8004cfa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2228      	movs	r2, #40	; 0x28
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f7ff f827 	bl	8003d48 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b28      	cmp	r3, #40	; 0x28
 8004d04:	d111      	bne.n	8004d2a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a15      	ldr	r2, [pc, #84]	; (8004d60 <I2C_Slave_STOPF+0x25c>)
 8004d0a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7ff f828 	bl	8003d78 <HAL_I2C_ListenCpltCallback>
}
 8004d28:	e014      	b.n	8004d54 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	2b22      	cmp	r3, #34	; 0x22
 8004d30:	d002      	beq.n	8004d38 <I2C_Slave_STOPF+0x234>
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
 8004d34:	2b22      	cmp	r3, #34	; 0x22
 8004d36:	d10d      	bne.n	8004d54 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fe fffa 	bl	8003d48 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d54:	bf00      	nop
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	080050a9 	.word	0x080050a9
 8004d60:	ffff0000 	.word	0xffff0000

08004d64 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d72:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d78:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d002      	beq.n	8004d86 <I2C_Slave_AF+0x22>
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b20      	cmp	r3, #32
 8004d84:	d129      	bne.n	8004dda <I2C_Slave_AF+0x76>
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b28      	cmp	r3, #40	; 0x28
 8004d8a:	d126      	bne.n	8004dda <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a2c      	ldr	r2, [pc, #176]	; (8004e40 <I2C_Slave_AF+0xdc>)
 8004d90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	685a      	ldr	r2, [r3, #4]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004da0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004daa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7fe ffd0 	bl	8003d78 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004dd8:	e02e      	b.n	8004e38 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	2b21      	cmp	r3, #33	; 0x21
 8004dde:	d126      	bne.n	8004e2e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a17      	ldr	r2, [pc, #92]	; (8004e40 <I2C_Slave_AF+0xdc>)
 8004de4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2221      	movs	r2, #33	; 0x21
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e0a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e14:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e24:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7fe ff84 	bl	8003d34 <HAL_I2C_SlaveTxCpltCallback>
}
 8004e2c:	e004      	b.n	8004e38 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e36:	615a      	str	r2, [r3, #20]
}
 8004e38:	bf00      	nop
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	ffff0000 	.word	0xffff0000

08004e44 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e52:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e5a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004e5c:	7bbb      	ldrb	r3, [r7, #14]
 8004e5e:	2b10      	cmp	r3, #16
 8004e60:	d002      	beq.n	8004e68 <I2C_ITError+0x24>
 8004e62:	7bbb      	ldrb	r3, [r7, #14]
 8004e64:	2b40      	cmp	r3, #64	; 0x40
 8004e66:	d10a      	bne.n	8004e7e <I2C_ITError+0x3a>
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
 8004e6a:	2b22      	cmp	r3, #34	; 0x22
 8004e6c:	d107      	bne.n	8004e7e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e7c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
 8004e80:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e84:	2b28      	cmp	r3, #40	; 0x28
 8004e86:	d107      	bne.n	8004e98 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2228      	movs	r2, #40	; 0x28
 8004e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004e96:	e015      	b.n	8004ec4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ea2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ea6:	d00a      	beq.n	8004ebe <I2C_ITError+0x7a>
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
 8004eaa:	2b60      	cmp	r3, #96	; 0x60
 8004eac:	d007      	beq.n	8004ebe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ece:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ed2:	d162      	bne.n	8004f9a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685a      	ldr	r2, [r3, #4]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ee2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d020      	beq.n	8004f34 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ef6:	4a6a      	ldr	r2, [pc, #424]	; (80050a0 <I2C_ITError+0x25c>)
 8004ef8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fe f9a7 	bl	8003252 <HAL_DMA_Abort_IT>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 8089 	beq.w	800501e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0201 	bic.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f2e:	4610      	mov	r0, r2
 8004f30:	4798      	blx	r3
 8004f32:	e074      	b.n	800501e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f38:	4a59      	ldr	r2, [pc, #356]	; (80050a0 <I2C_ITError+0x25c>)
 8004f3a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7fe f986 	bl	8003252 <HAL_DMA_Abort_IT>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d068      	beq.n	800501e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f56:	2b40      	cmp	r3, #64	; 0x40
 8004f58:	d10b      	bne.n	8004f72 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	691a      	ldr	r2, [r3, #16]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6c:	1c5a      	adds	r2, r3, #1
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f022 0201 	bic.w	r2, r2, #1
 8004f80:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2220      	movs	r2, #32
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f94:	4610      	mov	r0, r2
 8004f96:	4798      	blx	r3
 8004f98:	e041      	b.n	800501e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b60      	cmp	r3, #96	; 0x60
 8004fa4:	d125      	bne.n	8004ff2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fbe:	2b40      	cmp	r3, #64	; 0x40
 8004fc0:	d10b      	bne.n	8004fda <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0201 	bic.w	r2, r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f7fe feec 	bl	8003dc8 <HAL_I2C_AbortCpltCallback>
 8004ff0:	e015      	b.n	800501e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffc:	2b40      	cmp	r3, #64	; 0x40
 8004ffe:	d10b      	bne.n	8005018 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	691a      	ldr	r2, [r3, #16]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	b2d2      	uxtb	r2, r2
 800500c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	1c5a      	adds	r2, r3, #1
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7fe fecb 	bl	8003db4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005022:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10e      	bne.n	800504c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005034:	2b00      	cmp	r3, #0
 8005036:	d109      	bne.n	800504c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800503e:	2b00      	cmp	r3, #0
 8005040:	d104      	bne.n	800504c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005048:	2b00      	cmp	r3, #0
 800504a:	d007      	beq.n	800505c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800505a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005062:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b04      	cmp	r3, #4
 800506e:	d113      	bne.n	8005098 <I2C_ITError+0x254>
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	2b28      	cmp	r3, #40	; 0x28
 8005074:	d110      	bne.n	8005098 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a0a      	ldr	r2, [pc, #40]	; (80050a4 <I2C_ITError+0x260>)
 800507a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2220      	movs	r2, #32
 8005086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7fe fe70 	bl	8003d78 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005098:	bf00      	nop
 800509a:	3710      	adds	r7, #16
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	080050a9 	.word	0x080050a9
 80050a4:	ffff0000 	.word	0xffff0000

080050a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80050c2:	4b4b      	ldr	r3, [pc, #300]	; (80051f0 <I2C_DMAAbort+0x148>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	08db      	lsrs	r3, r3, #3
 80050c8:	4a4a      	ldr	r2, [pc, #296]	; (80051f4 <I2C_DMAAbort+0x14c>)
 80050ca:	fba2 2303 	umull	r2, r3, r2, r3
 80050ce:	0a1a      	lsrs	r2, r3, #8
 80050d0:	4613      	mov	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	00da      	lsls	r2, r3, #3
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d106      	bne.n	80050f0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	f043 0220 	orr.w	r2, r3, #32
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80050ee:	e00a      	b.n	8005106 <I2C_DMAAbort+0x5e>
    }
    count--;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	3b01      	subs	r3, #1
 80050f4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005104:	d0ea      	beq.n	80050dc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005112:	2200      	movs	r2, #0
 8005114:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005122:	2200      	movs	r2, #0
 8005124:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005134:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2200      	movs	r2, #0
 800513a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005148:	2200      	movs	r2, #0
 800514a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005158:	2200      	movs	r2, #0
 800515a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0201 	bic.w	r2, r2, #1
 800516a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005172:	b2db      	uxtb	r3, r3
 8005174:	2b60      	cmp	r3, #96	; 0x60
 8005176:	d10e      	bne.n	8005196 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2200      	movs	r2, #0
 800518c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800518e:	6978      	ldr	r0, [r7, #20]
 8005190:	f7fe fe1a 	bl	8003dc8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005194:	e027      	b.n	80051e6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005196:	7cfb      	ldrb	r3, [r7, #19]
 8005198:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800519c:	2b28      	cmp	r3, #40	; 0x28
 800519e:	d117      	bne.n	80051d0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f042 0201 	orr.w	r2, r2, #1
 80051ae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80051be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	2200      	movs	r2, #0
 80051c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	2228      	movs	r2, #40	; 0x28
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80051ce:	e007      	b.n	80051e0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80051e0:	6978      	ldr	r0, [r7, #20]
 80051e2:	f7fe fde7 	bl	8003db4 <HAL_I2C_ErrorCallback>
}
 80051e6:	bf00      	nop
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	20000468 	.word	0x20000468
 80051f4:	14f8b589 	.word	0x14f8b589

080051f8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005204:	4b13      	ldr	r3, [pc, #76]	; (8005254 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	08db      	lsrs	r3, r3, #3
 800520a:	4a13      	ldr	r2, [pc, #76]	; (8005258 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800520c:	fba2 2303 	umull	r2, r3, r2, r3
 8005210:	0a1a      	lsrs	r2, r3, #8
 8005212:	4613      	mov	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	3b01      	subs	r3, #1
 800521e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d107      	bne.n	8005236 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	f043 0220 	orr.w	r2, r3, #32
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e008      	b.n	8005248 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005244:	d0e9      	beq.n	800521a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	20000468 	.word	0x20000468
 8005258:	14f8b589 	.word	0x14f8b589

0800525c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005268:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800526c:	d103      	bne.n	8005276 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005274:	e007      	b.n	8005286 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800527a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800527e:	d102      	bne.n	8005286 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2208      	movs	r2, #8
 8005284:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e267      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0301 	and.w	r3, r3, #1
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d075      	beq.n	800539e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052b2:	4b88      	ldr	r3, [pc, #544]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 030c 	and.w	r3, r3, #12
 80052ba:	2b04      	cmp	r3, #4
 80052bc:	d00c      	beq.n	80052d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052be:	4b85      	ldr	r3, [pc, #532]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052c6:	2b08      	cmp	r3, #8
 80052c8:	d112      	bne.n	80052f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ca:	4b82      	ldr	r3, [pc, #520]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052d6:	d10b      	bne.n	80052f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052d8:	4b7e      	ldr	r3, [pc, #504]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d05b      	beq.n	800539c <HAL_RCC_OscConfig+0x108>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d157      	bne.n	800539c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e242      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f8:	d106      	bne.n	8005308 <HAL_RCC_OscConfig+0x74>
 80052fa:	4b76      	ldr	r3, [pc, #472]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a75      	ldr	r2, [pc, #468]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	e01d      	b.n	8005344 <HAL_RCC_OscConfig+0xb0>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005310:	d10c      	bne.n	800532c <HAL_RCC_OscConfig+0x98>
 8005312:	4b70      	ldr	r3, [pc, #448]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a6f      	ldr	r2, [pc, #444]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800531c:	6013      	str	r3, [r2, #0]
 800531e:	4b6d      	ldr	r3, [pc, #436]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a6c      	ldr	r2, [pc, #432]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005328:	6013      	str	r3, [r2, #0]
 800532a:	e00b      	b.n	8005344 <HAL_RCC_OscConfig+0xb0>
 800532c:	4b69      	ldr	r3, [pc, #420]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a68      	ldr	r2, [pc, #416]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005336:	6013      	str	r3, [r2, #0]
 8005338:	4b66      	ldr	r3, [pc, #408]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a65      	ldr	r2, [pc, #404]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 800533e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d013      	beq.n	8005374 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800534c:	f7fd fe64 	bl	8003018 <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005352:	e008      	b.n	8005366 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005354:	f7fd fe60 	bl	8003018 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b64      	cmp	r3, #100	; 0x64
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e207      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005366:	4b5b      	ldr	r3, [pc, #364]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0f0      	beq.n	8005354 <HAL_RCC_OscConfig+0xc0>
 8005372:	e014      	b.n	800539e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005374:	f7fd fe50 	bl	8003018 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800537a:	e008      	b.n	800538e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800537c:	f7fd fe4c 	bl	8003018 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b64      	cmp	r3, #100	; 0x64
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e1f3      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800538e:	4b51      	ldr	r3, [pc, #324]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1f0      	bne.n	800537c <HAL_RCC_OscConfig+0xe8>
 800539a:	e000      	b.n	800539e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800539c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d063      	beq.n	8005472 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053aa:	4b4a      	ldr	r3, [pc, #296]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 030c 	and.w	r3, r3, #12
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00b      	beq.n	80053ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053b6:	4b47      	ldr	r3, [pc, #284]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053be:	2b08      	cmp	r3, #8
 80053c0:	d11c      	bne.n	80053fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053c2:	4b44      	ldr	r3, [pc, #272]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d116      	bne.n	80053fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ce:	4b41      	ldr	r3, [pc, #260]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <HAL_RCC_OscConfig+0x152>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d001      	beq.n	80053e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e1c7      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053e6:	4b3b      	ldr	r3, [pc, #236]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	4937      	ldr	r1, [pc, #220]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053fa:	e03a      	b.n	8005472 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d020      	beq.n	8005446 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005404:	4b34      	ldr	r3, [pc, #208]	; (80054d8 <HAL_RCC_OscConfig+0x244>)
 8005406:	2201      	movs	r2, #1
 8005408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800540a:	f7fd fe05 	bl	8003018 <HAL_GetTick>
 800540e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005410:	e008      	b.n	8005424 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005412:	f7fd fe01 	bl	8003018 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e1a8      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005424:	4b2b      	ldr	r3, [pc, #172]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d0f0      	beq.n	8005412 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005430:	4b28      	ldr	r3, [pc, #160]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	4925      	ldr	r1, [pc, #148]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005440:	4313      	orrs	r3, r2
 8005442:	600b      	str	r3, [r1, #0]
 8005444:	e015      	b.n	8005472 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005446:	4b24      	ldr	r3, [pc, #144]	; (80054d8 <HAL_RCC_OscConfig+0x244>)
 8005448:	2200      	movs	r2, #0
 800544a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544c:	f7fd fde4 	bl	8003018 <HAL_GetTick>
 8005450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005452:	e008      	b.n	8005466 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005454:	f7fd fde0 	bl	8003018 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b02      	cmp	r3, #2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e187      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005466:	4b1b      	ldr	r3, [pc, #108]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1f0      	bne.n	8005454 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0308 	and.w	r3, r3, #8
 800547a:	2b00      	cmp	r3, #0
 800547c:	d036      	beq.n	80054ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d016      	beq.n	80054b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005486:	4b15      	ldr	r3, [pc, #84]	; (80054dc <HAL_RCC_OscConfig+0x248>)
 8005488:	2201      	movs	r2, #1
 800548a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800548c:	f7fd fdc4 	bl	8003018 <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005492:	e008      	b.n	80054a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005494:	f7fd fdc0 	bl	8003018 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e167      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054a6:	4b0b      	ldr	r3, [pc, #44]	; (80054d4 <HAL_RCC_OscConfig+0x240>)
 80054a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d0f0      	beq.n	8005494 <HAL_RCC_OscConfig+0x200>
 80054b2:	e01b      	b.n	80054ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054b4:	4b09      	ldr	r3, [pc, #36]	; (80054dc <HAL_RCC_OscConfig+0x248>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ba:	f7fd fdad 	bl	8003018 <HAL_GetTick>
 80054be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054c0:	e00e      	b.n	80054e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054c2:	f7fd fda9 	bl	8003018 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d907      	bls.n	80054e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e150      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
 80054d4:	40023800 	.word	0x40023800
 80054d8:	42470000 	.word	0x42470000
 80054dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e0:	4b88      	ldr	r3, [pc, #544]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80054e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1ea      	bne.n	80054c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 8097 	beq.w	8005628 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054fa:	2300      	movs	r3, #0
 80054fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054fe:	4b81      	ldr	r3, [pc, #516]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10f      	bne.n	800552a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800550a:	2300      	movs	r3, #0
 800550c:	60bb      	str	r3, [r7, #8]
 800550e:	4b7d      	ldr	r3, [pc, #500]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	4a7c      	ldr	r2, [pc, #496]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005518:	6413      	str	r3, [r2, #64]	; 0x40
 800551a:	4b7a      	ldr	r3, [pc, #488]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005522:	60bb      	str	r3, [r7, #8]
 8005524:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005526:	2301      	movs	r3, #1
 8005528:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552a:	4b77      	ldr	r3, [pc, #476]	; (8005708 <HAL_RCC_OscConfig+0x474>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005532:	2b00      	cmp	r3, #0
 8005534:	d118      	bne.n	8005568 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005536:	4b74      	ldr	r3, [pc, #464]	; (8005708 <HAL_RCC_OscConfig+0x474>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a73      	ldr	r2, [pc, #460]	; (8005708 <HAL_RCC_OscConfig+0x474>)
 800553c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005540:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005542:	f7fd fd69 	bl	8003018 <HAL_GetTick>
 8005546:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005548:	e008      	b.n	800555c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800554a:	f7fd fd65 	bl	8003018 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b02      	cmp	r3, #2
 8005556:	d901      	bls.n	800555c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e10c      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800555c:	4b6a      	ldr	r3, [pc, #424]	; (8005708 <HAL_RCC_OscConfig+0x474>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f0      	beq.n	800554a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d106      	bne.n	800557e <HAL_RCC_OscConfig+0x2ea>
 8005570:	4b64      	ldr	r3, [pc, #400]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005574:	4a63      	ldr	r2, [pc, #396]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005576:	f043 0301 	orr.w	r3, r3, #1
 800557a:	6713      	str	r3, [r2, #112]	; 0x70
 800557c:	e01c      	b.n	80055b8 <HAL_RCC_OscConfig+0x324>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b05      	cmp	r3, #5
 8005584:	d10c      	bne.n	80055a0 <HAL_RCC_OscConfig+0x30c>
 8005586:	4b5f      	ldr	r3, [pc, #380]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800558a:	4a5e      	ldr	r2, [pc, #376]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 800558c:	f043 0304 	orr.w	r3, r3, #4
 8005590:	6713      	str	r3, [r2, #112]	; 0x70
 8005592:	4b5c      	ldr	r3, [pc, #368]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005596:	4a5b      	ldr	r2, [pc, #364]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005598:	f043 0301 	orr.w	r3, r3, #1
 800559c:	6713      	str	r3, [r2, #112]	; 0x70
 800559e:	e00b      	b.n	80055b8 <HAL_RCC_OscConfig+0x324>
 80055a0:	4b58      	ldr	r3, [pc, #352]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80055a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a4:	4a57      	ldr	r2, [pc, #348]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80055a6:	f023 0301 	bic.w	r3, r3, #1
 80055aa:	6713      	str	r3, [r2, #112]	; 0x70
 80055ac:	4b55      	ldr	r3, [pc, #340]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80055ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b0:	4a54      	ldr	r2, [pc, #336]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80055b2:	f023 0304 	bic.w	r3, r3, #4
 80055b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d015      	beq.n	80055ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c0:	f7fd fd2a 	bl	8003018 <HAL_GetTick>
 80055c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c6:	e00a      	b.n	80055de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c8:	f7fd fd26 	bl	8003018 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d901      	bls.n	80055de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e0cb      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055de:	4b49      	ldr	r3, [pc, #292]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80055e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0ee      	beq.n	80055c8 <HAL_RCC_OscConfig+0x334>
 80055ea:	e014      	b.n	8005616 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055ec:	f7fd fd14 	bl	8003018 <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055f2:	e00a      	b.n	800560a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f4:	f7fd fd10 	bl	8003018 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005602:	4293      	cmp	r3, r2
 8005604:	d901      	bls.n	800560a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e0b5      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800560a:	4b3e      	ldr	r3, [pc, #248]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 800560c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1ee      	bne.n	80055f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005616:	7dfb      	ldrb	r3, [r7, #23]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d105      	bne.n	8005628 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800561c:	4b39      	ldr	r3, [pc, #228]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 800561e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005620:	4a38      	ldr	r2, [pc, #224]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005622:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005626:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 80a1 	beq.w	8005774 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005632:	4b34      	ldr	r3, [pc, #208]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 030c 	and.w	r3, r3, #12
 800563a:	2b08      	cmp	r3, #8
 800563c:	d05c      	beq.n	80056f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	2b02      	cmp	r3, #2
 8005644:	d141      	bne.n	80056ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005646:	4b31      	ldr	r3, [pc, #196]	; (800570c <HAL_RCC_OscConfig+0x478>)
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564c:	f7fd fce4 	bl	8003018 <HAL_GetTick>
 8005650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005652:	e008      	b.n	8005666 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005654:	f7fd fce0 	bl	8003018 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	2b02      	cmp	r3, #2
 8005660:	d901      	bls.n	8005666 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e087      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005666:	4b27      	ldr	r3, [pc, #156]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1f0      	bne.n	8005654 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	69da      	ldr	r2, [r3, #28]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	431a      	orrs	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	019b      	lsls	r3, r3, #6
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005688:	085b      	lsrs	r3, r3, #1
 800568a:	3b01      	subs	r3, #1
 800568c:	041b      	lsls	r3, r3, #16
 800568e:	431a      	orrs	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005694:	061b      	lsls	r3, r3, #24
 8005696:	491b      	ldr	r1, [pc, #108]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 8005698:	4313      	orrs	r3, r2
 800569a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800569c:	4b1b      	ldr	r3, [pc, #108]	; (800570c <HAL_RCC_OscConfig+0x478>)
 800569e:	2201      	movs	r2, #1
 80056a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a2:	f7fd fcb9 	bl	8003018 <HAL_GetTick>
 80056a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a8:	e008      	b.n	80056bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056aa:	f7fd fcb5 	bl	8003018 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e05c      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056bc:	4b11      	ldr	r3, [pc, #68]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0f0      	beq.n	80056aa <HAL_RCC_OscConfig+0x416>
 80056c8:	e054      	b.n	8005774 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056ca:	4b10      	ldr	r3, [pc, #64]	; (800570c <HAL_RCC_OscConfig+0x478>)
 80056cc:	2200      	movs	r2, #0
 80056ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d0:	f7fd fca2 	bl	8003018 <HAL_GetTick>
 80056d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d6:	e008      	b.n	80056ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056d8:	f7fd fc9e 	bl	8003018 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e045      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ea:	4b06      	ldr	r3, [pc, #24]	; (8005704 <HAL_RCC_OscConfig+0x470>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1f0      	bne.n	80056d8 <HAL_RCC_OscConfig+0x444>
 80056f6:	e03d      	b.n	8005774 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d107      	bne.n	8005710 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e038      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
 8005704:	40023800 	.word	0x40023800
 8005708:	40007000 	.word	0x40007000
 800570c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005710:	4b1b      	ldr	r3, [pc, #108]	; (8005780 <HAL_RCC_OscConfig+0x4ec>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	699b      	ldr	r3, [r3, #24]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d028      	beq.n	8005770 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005728:	429a      	cmp	r2, r3
 800572a:	d121      	bne.n	8005770 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005736:	429a      	cmp	r2, r3
 8005738:	d11a      	bne.n	8005770 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005740:	4013      	ands	r3, r2
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005746:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005748:	4293      	cmp	r3, r2
 800574a:	d111      	bne.n	8005770 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005756:	085b      	lsrs	r3, r3, #1
 8005758:	3b01      	subs	r3, #1
 800575a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800575c:	429a      	cmp	r2, r3
 800575e:	d107      	bne.n	8005770 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800576a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800576c:	429a      	cmp	r2, r3
 800576e:	d001      	beq.n	8005774 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e000      	b.n	8005776 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3718      	adds	r7, #24
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40023800 	.word	0x40023800

08005784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e0cc      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005798:	4b68      	ldr	r3, [pc, #416]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0307 	and.w	r3, r3, #7
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d90c      	bls.n	80057c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057a6:	4b65      	ldr	r3, [pc, #404]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	b2d2      	uxtb	r2, r2
 80057ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ae:	4b63      	ldr	r3, [pc, #396]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0307 	and.w	r3, r3, #7
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d001      	beq.n	80057c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e0b8      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d020      	beq.n	800580e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d005      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057d8:	4b59      	ldr	r3, [pc, #356]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	4a58      	ldr	r2, [pc, #352]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057f0:	4b53      	ldr	r3, [pc, #332]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	4a52      	ldr	r2, [pc, #328]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057fc:	4b50      	ldr	r3, [pc, #320]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	494d      	ldr	r1, [pc, #308]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 800580a:	4313      	orrs	r3, r2
 800580c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d044      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d107      	bne.n	8005832 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005822:	4b47      	ldr	r3, [pc, #284]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d119      	bne.n	8005862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e07f      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d003      	beq.n	8005842 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800583e:	2b03      	cmp	r3, #3
 8005840:	d107      	bne.n	8005852 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005842:	4b3f      	ldr	r3, [pc, #252]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d109      	bne.n	8005862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e06f      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005852:	4b3b      	ldr	r3, [pc, #236]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e067      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005862:	4b37      	ldr	r3, [pc, #220]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f023 0203 	bic.w	r2, r3, #3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	4934      	ldr	r1, [pc, #208]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005870:	4313      	orrs	r3, r2
 8005872:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005874:	f7fd fbd0 	bl	8003018 <HAL_GetTick>
 8005878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800587a:	e00a      	b.n	8005892 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800587c:	f7fd fbcc 	bl	8003018 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	f241 3288 	movw	r2, #5000	; 0x1388
 800588a:	4293      	cmp	r3, r2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e04f      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005892:	4b2b      	ldr	r3, [pc, #172]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 020c 	and.w	r2, r3, #12
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d1eb      	bne.n	800587c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058a4:	4b25      	ldr	r3, [pc, #148]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0307 	and.w	r3, r3, #7
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d20c      	bcs.n	80058cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058b2:	4b22      	ldr	r3, [pc, #136]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ba:	4b20      	ldr	r3, [pc, #128]	; (800593c <HAL_RCC_ClockConfig+0x1b8>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0307 	and.w	r3, r3, #7
 80058c2:	683a      	ldr	r2, [r7, #0]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d001      	beq.n	80058cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e032      	b.n	8005932 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0304 	and.w	r3, r3, #4
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058d8:	4b19      	ldr	r3, [pc, #100]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	4916      	ldr	r1, [pc, #88]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0308 	and.w	r3, r3, #8
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d009      	beq.n	800590a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058f6:	4b12      	ldr	r3, [pc, #72]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	490e      	ldr	r1, [pc, #56]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005906:	4313      	orrs	r3, r2
 8005908:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800590a:	f000 f821 	bl	8005950 <HAL_RCC_GetSysClockFreq>
 800590e:	4602      	mov	r2, r0
 8005910:	4b0b      	ldr	r3, [pc, #44]	; (8005940 <HAL_RCC_ClockConfig+0x1bc>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	091b      	lsrs	r3, r3, #4
 8005916:	f003 030f 	and.w	r3, r3, #15
 800591a:	490a      	ldr	r1, [pc, #40]	; (8005944 <HAL_RCC_ClockConfig+0x1c0>)
 800591c:	5ccb      	ldrb	r3, [r1, r3]
 800591e:	fa22 f303 	lsr.w	r3, r2, r3
 8005922:	4a09      	ldr	r2, [pc, #36]	; (8005948 <HAL_RCC_ClockConfig+0x1c4>)
 8005924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005926:	4b09      	ldr	r3, [pc, #36]	; (800594c <HAL_RCC_ClockConfig+0x1c8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4618      	mov	r0, r3
 800592c:	f7fd fb30 	bl	8002f90 <HAL_InitTick>

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	40023c00 	.word	0x40023c00
 8005940:	40023800 	.word	0x40023800
 8005944:	080079ec 	.word	0x080079ec
 8005948:	20000468 	.word	0x20000468
 800594c:	2000046c 	.word	0x2000046c

08005950 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005954:	b094      	sub	sp, #80	; 0x50
 8005956:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005958:	2300      	movs	r3, #0
 800595a:	647b      	str	r3, [r7, #68]	; 0x44
 800595c:	2300      	movs	r3, #0
 800595e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005960:	2300      	movs	r3, #0
 8005962:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005964:	2300      	movs	r3, #0
 8005966:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005968:	4b79      	ldr	r3, [pc, #484]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x200>)
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 030c 	and.w	r3, r3, #12
 8005970:	2b08      	cmp	r3, #8
 8005972:	d00d      	beq.n	8005990 <HAL_RCC_GetSysClockFreq+0x40>
 8005974:	2b08      	cmp	r3, #8
 8005976:	f200 80e1 	bhi.w	8005b3c <HAL_RCC_GetSysClockFreq+0x1ec>
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <HAL_RCC_GetSysClockFreq+0x34>
 800597e:	2b04      	cmp	r3, #4
 8005980:	d003      	beq.n	800598a <HAL_RCC_GetSysClockFreq+0x3a>
 8005982:	e0db      	b.n	8005b3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005984:	4b73      	ldr	r3, [pc, #460]	; (8005b54 <HAL_RCC_GetSysClockFreq+0x204>)
 8005986:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005988:	e0db      	b.n	8005b42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800598a:	4b73      	ldr	r3, [pc, #460]	; (8005b58 <HAL_RCC_GetSysClockFreq+0x208>)
 800598c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800598e:	e0d8      	b.n	8005b42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005990:	4b6f      	ldr	r3, [pc, #444]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005998:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800599a:	4b6d      	ldr	r3, [pc, #436]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x200>)
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d063      	beq.n	8005a6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a6:	4b6a      	ldr	r3, [pc, #424]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x200>)
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	099b      	lsrs	r3, r3, #6
 80059ac:	2200      	movs	r2, #0
 80059ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80059b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80059b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b8:	633b      	str	r3, [r7, #48]	; 0x30
 80059ba:	2300      	movs	r3, #0
 80059bc:	637b      	str	r3, [r7, #52]	; 0x34
 80059be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80059c2:	4622      	mov	r2, r4
 80059c4:	462b      	mov	r3, r5
 80059c6:	f04f 0000 	mov.w	r0, #0
 80059ca:	f04f 0100 	mov.w	r1, #0
 80059ce:	0159      	lsls	r1, r3, #5
 80059d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059d4:	0150      	lsls	r0, r2, #5
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	4621      	mov	r1, r4
 80059dc:	1a51      	subs	r1, r2, r1
 80059de:	6139      	str	r1, [r7, #16]
 80059e0:	4629      	mov	r1, r5
 80059e2:	eb63 0301 	sbc.w	r3, r3, r1
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	f04f 0200 	mov.w	r2, #0
 80059ec:	f04f 0300 	mov.w	r3, #0
 80059f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059f4:	4659      	mov	r1, fp
 80059f6:	018b      	lsls	r3, r1, #6
 80059f8:	4651      	mov	r1, sl
 80059fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059fe:	4651      	mov	r1, sl
 8005a00:	018a      	lsls	r2, r1, #6
 8005a02:	4651      	mov	r1, sl
 8005a04:	ebb2 0801 	subs.w	r8, r2, r1
 8005a08:	4659      	mov	r1, fp
 8005a0a:	eb63 0901 	sbc.w	r9, r3, r1
 8005a0e:	f04f 0200 	mov.w	r2, #0
 8005a12:	f04f 0300 	mov.w	r3, #0
 8005a16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a22:	4690      	mov	r8, r2
 8005a24:	4699      	mov	r9, r3
 8005a26:	4623      	mov	r3, r4
 8005a28:	eb18 0303 	adds.w	r3, r8, r3
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	462b      	mov	r3, r5
 8005a30:	eb49 0303 	adc.w	r3, r9, r3
 8005a34:	60fb      	str	r3, [r7, #12]
 8005a36:	f04f 0200 	mov.w	r2, #0
 8005a3a:	f04f 0300 	mov.w	r3, #0
 8005a3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a42:	4629      	mov	r1, r5
 8005a44:	024b      	lsls	r3, r1, #9
 8005a46:	4621      	mov	r1, r4
 8005a48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	024a      	lsls	r2, r1, #9
 8005a50:	4610      	mov	r0, r2
 8005a52:	4619      	mov	r1, r3
 8005a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a56:	2200      	movs	r2, #0
 8005a58:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005a60:	f7fa ffd8 	bl	8000a14 <__aeabi_uldivmod>
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	4613      	mov	r3, r2
 8005a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a6c:	e058      	b.n	8005b20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a6e:	4b38      	ldr	r3, [pc, #224]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	099b      	lsrs	r3, r3, #6
 8005a74:	2200      	movs	r2, #0
 8005a76:	4618      	mov	r0, r3
 8005a78:	4611      	mov	r1, r2
 8005a7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a7e:	623b      	str	r3, [r7, #32]
 8005a80:	2300      	movs	r3, #0
 8005a82:	627b      	str	r3, [r7, #36]	; 0x24
 8005a84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a88:	4642      	mov	r2, r8
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	f04f 0000 	mov.w	r0, #0
 8005a90:	f04f 0100 	mov.w	r1, #0
 8005a94:	0159      	lsls	r1, r3, #5
 8005a96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a9a:	0150      	lsls	r0, r2, #5
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	4641      	mov	r1, r8
 8005aa2:	ebb2 0a01 	subs.w	sl, r2, r1
 8005aa6:	4649      	mov	r1, r9
 8005aa8:	eb63 0b01 	sbc.w	fp, r3, r1
 8005aac:	f04f 0200 	mov.w	r2, #0
 8005ab0:	f04f 0300 	mov.w	r3, #0
 8005ab4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ab8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005abc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ac0:	ebb2 040a 	subs.w	r4, r2, sl
 8005ac4:	eb63 050b 	sbc.w	r5, r3, fp
 8005ac8:	f04f 0200 	mov.w	r2, #0
 8005acc:	f04f 0300 	mov.w	r3, #0
 8005ad0:	00eb      	lsls	r3, r5, #3
 8005ad2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ad6:	00e2      	lsls	r2, r4, #3
 8005ad8:	4614      	mov	r4, r2
 8005ada:	461d      	mov	r5, r3
 8005adc:	4643      	mov	r3, r8
 8005ade:	18e3      	adds	r3, r4, r3
 8005ae0:	603b      	str	r3, [r7, #0]
 8005ae2:	464b      	mov	r3, r9
 8005ae4:	eb45 0303 	adc.w	r3, r5, r3
 8005ae8:	607b      	str	r3, [r7, #4]
 8005aea:	f04f 0200 	mov.w	r2, #0
 8005aee:	f04f 0300 	mov.w	r3, #0
 8005af2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005af6:	4629      	mov	r1, r5
 8005af8:	028b      	lsls	r3, r1, #10
 8005afa:	4621      	mov	r1, r4
 8005afc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b00:	4621      	mov	r1, r4
 8005b02:	028a      	lsls	r2, r1, #10
 8005b04:	4610      	mov	r0, r2
 8005b06:	4619      	mov	r1, r3
 8005b08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	61bb      	str	r3, [r7, #24]
 8005b0e:	61fa      	str	r2, [r7, #28]
 8005b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b14:	f7fa ff7e 	bl	8000a14 <__aeabi_uldivmod>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005b20:	4b0b      	ldr	r3, [pc, #44]	; (8005b50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	005b      	lsls	r3, r3, #1
 8005b2e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005b30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b3a:	e002      	b.n	8005b42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b3c:	4b05      	ldr	r3, [pc, #20]	; (8005b54 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b3e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3750      	adds	r7, #80	; 0x50
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b4e:	bf00      	nop
 8005b50:	40023800 	.word	0x40023800
 8005b54:	00f42400 	.word	0x00f42400
 8005b58:	007a1200 	.word	0x007a1200

08005b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b60:	4b03      	ldr	r3, [pc, #12]	; (8005b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b62:	681b      	ldr	r3, [r3, #0]
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	20000468 	.word	0x20000468

08005b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b78:	f7ff fff0 	bl	8005b5c <HAL_RCC_GetHCLKFreq>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	4b05      	ldr	r3, [pc, #20]	; (8005b94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	0a9b      	lsrs	r3, r3, #10
 8005b84:	f003 0307 	and.w	r3, r3, #7
 8005b88:	4903      	ldr	r1, [pc, #12]	; (8005b98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b8a:	5ccb      	ldrb	r3, [r1, r3]
 8005b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	40023800 	.word	0x40023800
 8005b98:	080079fc 	.word	0x080079fc

08005b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005ba0:	f7ff ffdc 	bl	8005b5c <HAL_RCC_GetHCLKFreq>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	4b05      	ldr	r3, [pc, #20]	; (8005bbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	0b5b      	lsrs	r3, r3, #13
 8005bac:	f003 0307 	and.w	r3, r3, #7
 8005bb0:	4903      	ldr	r1, [pc, #12]	; (8005bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bb2:	5ccb      	ldrb	r3, [r1, r3]
 8005bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40023800 	.word	0x40023800
 8005bc0:	080079fc 	.word	0x080079fc

08005bc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e041      	b.n	8005c5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d106      	bne.n	8005bf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7fd f818 	bl	8002c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3304      	adds	r3, #4
 8005c00:	4619      	mov	r1, r3
 8005c02:	4610      	mov	r0, r2
 8005c04:	f000 fd7e 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
	...

08005c64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d001      	beq.n	8005c7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e044      	b.n	8005d06 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0201 	orr.w	r2, r2, #1
 8005c92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a1e      	ldr	r2, [pc, #120]	; (8005d14 <HAL_TIM_Base_Start_IT+0xb0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d018      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x6c>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ca6:	d013      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x6c>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a1a      	ldr	r2, [pc, #104]	; (8005d18 <HAL_TIM_Base_Start_IT+0xb4>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d00e      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a19      	ldr	r2, [pc, #100]	; (8005d1c <HAL_TIM_Base_Start_IT+0xb8>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d009      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a17      	ldr	r2, [pc, #92]	; (8005d20 <HAL_TIM_Base_Start_IT+0xbc>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d004      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a16      	ldr	r2, [pc, #88]	; (8005d24 <HAL_TIM_Base_Start_IT+0xc0>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d111      	bne.n	8005cf4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2b06      	cmp	r3, #6
 8005ce0:	d010      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f042 0201 	orr.w	r2, r2, #1
 8005cf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf2:	e007      	b.n	8005d04 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0201 	orr.w	r2, r2, #1
 8005d02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40010000 	.word	0x40010000
 8005d18:	40000400 	.word	0x40000400
 8005d1c:	40000800 	.word	0x40000800
 8005d20:	40000c00 	.word	0x40000c00
 8005d24:	40014000 	.word	0x40014000

08005d28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b082      	sub	sp, #8
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e041      	b.n	8005dbe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d106      	bne.n	8005d54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f7fc fef8 	bl	8002b44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	3304      	adds	r3, #4
 8005d64:	4619      	mov	r1, r3
 8005d66:	4610      	mov	r0, r2
 8005d68:	f000 fccc 	bl	8006704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
	...

08005dc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d109      	bne.n	8005dec <HAL_TIM_PWM_Start+0x24>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	bf14      	ite	ne
 8005de4:	2301      	movne	r3, #1
 8005de6:	2300      	moveq	r3, #0
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	e022      	b.n	8005e32 <HAL_TIM_PWM_Start+0x6a>
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d109      	bne.n	8005e06 <HAL_TIM_PWM_Start+0x3e>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	bf14      	ite	ne
 8005dfe:	2301      	movne	r3, #1
 8005e00:	2300      	moveq	r3, #0
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	e015      	b.n	8005e32 <HAL_TIM_PWM_Start+0x6a>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b08      	cmp	r3, #8
 8005e0a:	d109      	bne.n	8005e20 <HAL_TIM_PWM_Start+0x58>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	bf14      	ite	ne
 8005e18:	2301      	movne	r3, #1
 8005e1a:	2300      	moveq	r3, #0
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	e008      	b.n	8005e32 <HAL_TIM_PWM_Start+0x6a>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	bf14      	ite	ne
 8005e2c:	2301      	movne	r3, #1
 8005e2e:	2300      	moveq	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e068      	b.n	8005f0c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d104      	bne.n	8005e4a <HAL_TIM_PWM_Start+0x82>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e48:	e013      	b.n	8005e72 <HAL_TIM_PWM_Start+0xaa>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b04      	cmp	r3, #4
 8005e4e:	d104      	bne.n	8005e5a <HAL_TIM_PWM_Start+0x92>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2202      	movs	r2, #2
 8005e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e58:	e00b      	b.n	8005e72 <HAL_TIM_PWM_Start+0xaa>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d104      	bne.n	8005e6a <HAL_TIM_PWM_Start+0xa2>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e68:	e003      	b.n	8005e72 <HAL_TIM_PWM_Start+0xaa>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2201      	movs	r2, #1
 8005e78:	6839      	ldr	r1, [r7, #0]
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 fee8 	bl	8006c50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a23      	ldr	r2, [pc, #140]	; (8005f14 <HAL_TIM_PWM_Start+0x14c>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d107      	bne.n	8005e9a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a1d      	ldr	r2, [pc, #116]	; (8005f14 <HAL_TIM_PWM_Start+0x14c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d018      	beq.n	8005ed6 <HAL_TIM_PWM_Start+0x10e>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eac:	d013      	beq.n	8005ed6 <HAL_TIM_PWM_Start+0x10e>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a19      	ldr	r2, [pc, #100]	; (8005f18 <HAL_TIM_PWM_Start+0x150>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d00e      	beq.n	8005ed6 <HAL_TIM_PWM_Start+0x10e>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a17      	ldr	r2, [pc, #92]	; (8005f1c <HAL_TIM_PWM_Start+0x154>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d009      	beq.n	8005ed6 <HAL_TIM_PWM_Start+0x10e>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a16      	ldr	r2, [pc, #88]	; (8005f20 <HAL_TIM_PWM_Start+0x158>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d004      	beq.n	8005ed6 <HAL_TIM_PWM_Start+0x10e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a14      	ldr	r2, [pc, #80]	; (8005f24 <HAL_TIM_PWM_Start+0x15c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d111      	bne.n	8005efa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f003 0307 	and.w	r3, r3, #7
 8005ee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b06      	cmp	r3, #6
 8005ee6:	d010      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f042 0201 	orr.w	r2, r2, #1
 8005ef6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef8:	e007      	b.n	8005f0a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f042 0201 	orr.w	r2, r2, #1
 8005f08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	40010000 	.word	0x40010000
 8005f18:	40000400 	.word	0x40000400
 8005f1c:	40000800 	.word	0x40000800
 8005f20:	40000c00 	.word	0x40000c00
 8005f24:	40014000 	.word	0x40014000

08005f28 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e097      	b.n	800606c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d106      	bne.n	8005f56 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f7fc fe1f 	bl	8002b94 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2202      	movs	r2, #2
 8005f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6812      	ldr	r2, [r2, #0]
 8005f68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f6c:	f023 0307 	bic.w	r3, r3, #7
 8005f70:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	f000 fbc1 	bl	8006704 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005faa:	f023 0303 	bic.w	r3, r3, #3
 8005fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	689a      	ldr	r2, [r3, #8]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	021b      	lsls	r3, r3, #8
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005fc8:	f023 030c 	bic.w	r3, r3, #12
 8005fcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68da      	ldr	r2, [r3, #12]
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	021b      	lsls	r3, r3, #8
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	011a      	lsls	r2, r3, #4
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	031b      	lsls	r3, r3, #12
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006006:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800600e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	011b      	lsls	r3, r3, #4
 800601a:	4313      	orrs	r3, r2
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	693a      	ldr	r2, [r7, #16]
 8006030:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2201      	movs	r2, #1
 8006046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006084:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800608c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006094:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800609c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d110      	bne.n	80060c6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d102      	bne.n	80060b0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80060aa:	7b7b      	ldrb	r3, [r7, #13]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d001      	beq.n	80060b4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e069      	b.n	8006188 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2202      	movs	r2, #2
 80060c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060c4:	e031      	b.n	800612a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d110      	bne.n	80060ee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80060cc:	7bbb      	ldrb	r3, [r7, #14]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d102      	bne.n	80060d8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80060d2:	7b3b      	ldrb	r3, [r7, #12]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d001      	beq.n	80060dc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e055      	b.n	8006188 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2202      	movs	r2, #2
 80060e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2202      	movs	r2, #2
 80060e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80060ec:	e01d      	b.n	800612a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060ee:	7bfb      	ldrb	r3, [r7, #15]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d108      	bne.n	8006106 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80060f4:	7bbb      	ldrb	r3, [r7, #14]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d105      	bne.n	8006106 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060fa:	7b7b      	ldrb	r3, [r7, #13]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d102      	bne.n	8006106 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006100:	7b3b      	ldrb	r3, [r7, #12]
 8006102:	2b01      	cmp	r3, #1
 8006104:	d001      	beq.n	800610a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e03e      	b.n	8006188 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2202      	movs	r2, #2
 800610e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2202      	movs	r2, #2
 8006116:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2202      	movs	r2, #2
 800611e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2202      	movs	r2, #2
 8006126:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <HAL_TIM_Encoder_Start+0xc4>
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	2b04      	cmp	r3, #4
 8006134:	d008      	beq.n	8006148 <HAL_TIM_Encoder_Start+0xd4>
 8006136:	e00f      	b.n	8006158 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2201      	movs	r2, #1
 800613e:	2100      	movs	r1, #0
 8006140:	4618      	mov	r0, r3
 8006142:	f000 fd85 	bl	8006c50 <TIM_CCxChannelCmd>
      break;
 8006146:	e016      	b.n	8006176 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2201      	movs	r2, #1
 800614e:	2104      	movs	r1, #4
 8006150:	4618      	mov	r0, r3
 8006152:	f000 fd7d 	bl	8006c50 <TIM_CCxChannelCmd>
      break;
 8006156:	e00e      	b.n	8006176 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2201      	movs	r2, #1
 800615e:	2100      	movs	r1, #0
 8006160:	4618      	mov	r0, r3
 8006162:	f000 fd75 	bl	8006c50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2201      	movs	r2, #1
 800616c:	2104      	movs	r1, #4
 800616e:	4618      	mov	r0, r3
 8006170:	f000 fd6e 	bl	8006c50 <TIM_CCxChannelCmd>
      break;
 8006174:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f042 0201 	orr.w	r2, r2, #1
 8006184:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	f003 0302 	and.w	r3, r3, #2
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d122      	bne.n	80061ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d11b      	bne.n	80061ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f06f 0202 	mvn.w	r2, #2
 80061bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699b      	ldr	r3, [r3, #24]
 80061ca:	f003 0303 	and.w	r3, r3, #3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 fa77 	bl	80066c6 <HAL_TIM_IC_CaptureCallback>
 80061d8:	e005      	b.n	80061e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fa69 	bl	80066b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fa7a 	bl	80066da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	d122      	bne.n	8006240 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f003 0304 	and.w	r3, r3, #4
 8006204:	2b04      	cmp	r3, #4
 8006206:	d11b      	bne.n	8006240 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f06f 0204 	mvn.w	r2, #4
 8006210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2202      	movs	r2, #2
 8006216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006222:	2b00      	cmp	r3, #0
 8006224:	d003      	beq.n	800622e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fa4d 	bl	80066c6 <HAL_TIM_IC_CaptureCallback>
 800622c:	e005      	b.n	800623a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 fa3f 	bl	80066b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 fa50 	bl	80066da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b08      	cmp	r3, #8
 800624c:	d122      	bne.n	8006294 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f003 0308 	and.w	r3, r3, #8
 8006258:	2b08      	cmp	r3, #8
 800625a:	d11b      	bne.n	8006294 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f06f 0208 	mvn.w	r2, #8
 8006264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2204      	movs	r2, #4
 800626a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	f003 0303 	and.w	r3, r3, #3
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fa23 	bl	80066c6 <HAL_TIM_IC_CaptureCallback>
 8006280:	e005      	b.n	800628e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 fa15 	bl	80066b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 fa26 	bl	80066da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	f003 0310 	and.w	r3, r3, #16
 800629e:	2b10      	cmp	r3, #16
 80062a0:	d122      	bne.n	80062e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f003 0310 	and.w	r3, r3, #16
 80062ac:	2b10      	cmp	r3, #16
 80062ae:	d11b      	bne.n	80062e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f06f 0210 	mvn.w	r2, #16
 80062b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2208      	movs	r2, #8
 80062be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	69db      	ldr	r3, [r3, #28]
 80062c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f9f9 	bl	80066c6 <HAL_TIM_IC_CaptureCallback>
 80062d4:	e005      	b.n	80062e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f9eb 	bl	80066b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 f9fc 	bl	80066da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d10e      	bne.n	8006314 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	2b01      	cmp	r3, #1
 8006302:	d107      	bne.n	8006314 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f06f 0201 	mvn.w	r2, #1
 800630c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f7fc faf6 	bl	8002900 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800631e:	2b80      	cmp	r3, #128	; 0x80
 8006320:	d10e      	bne.n	8006340 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800632c:	2b80      	cmp	r3, #128	; 0x80
 800632e:	d107      	bne.n	8006340 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 fd78 	bl	8006e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800634a:	2b40      	cmp	r3, #64	; 0x40
 800634c:	d10e      	bne.n	800636c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006358:	2b40      	cmp	r3, #64	; 0x40
 800635a:	d107      	bne.n	800636c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f9c1 	bl	80066ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	f003 0320 	and.w	r3, r3, #32
 8006376:	2b20      	cmp	r3, #32
 8006378:	d10e      	bne.n	8006398 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f003 0320 	and.w	r3, r3, #32
 8006384:	2b20      	cmp	r3, #32
 8006386:	d107      	bne.n	8006398 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f06f 0220 	mvn.w	r2, #32
 8006390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 fd42 	bl	8006e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006398:	bf00      	nop
 800639a:	3708      	adds	r7, #8
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80063ba:	2302      	movs	r3, #2
 80063bc:	e0ae      	b.n	800651c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b0c      	cmp	r3, #12
 80063ca:	f200 809f 	bhi.w	800650c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80063ce:	a201      	add	r2, pc, #4	; (adr r2, 80063d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80063d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d4:	08006409 	.word	0x08006409
 80063d8:	0800650d 	.word	0x0800650d
 80063dc:	0800650d 	.word	0x0800650d
 80063e0:	0800650d 	.word	0x0800650d
 80063e4:	08006449 	.word	0x08006449
 80063e8:	0800650d 	.word	0x0800650d
 80063ec:	0800650d 	.word	0x0800650d
 80063f0:	0800650d 	.word	0x0800650d
 80063f4:	0800648b 	.word	0x0800648b
 80063f8:	0800650d 	.word	0x0800650d
 80063fc:	0800650d 	.word	0x0800650d
 8006400:	0800650d 	.word	0x0800650d
 8006404:	080064cb 	.word	0x080064cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68b9      	ldr	r1, [r7, #8]
 800640e:	4618      	mov	r0, r3
 8006410:	f000 f9f8 	bl	8006804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	699a      	ldr	r2, [r3, #24]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f042 0208 	orr.w	r2, r2, #8
 8006422:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	699a      	ldr	r2, [r3, #24]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 0204 	bic.w	r2, r2, #4
 8006432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6999      	ldr	r1, [r3, #24]
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	691a      	ldr	r2, [r3, #16]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	430a      	orrs	r2, r1
 8006444:	619a      	str	r2, [r3, #24]
      break;
 8006446:	e064      	b.n	8006512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68b9      	ldr	r1, [r7, #8]
 800644e:	4618      	mov	r0, r3
 8006450:	f000 fa3e 	bl	80068d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	699a      	ldr	r2, [r3, #24]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699a      	ldr	r2, [r3, #24]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6999      	ldr	r1, [r3, #24]
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	021a      	lsls	r2, r3, #8
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	430a      	orrs	r2, r1
 8006486:	619a      	str	r2, [r3, #24]
      break;
 8006488:	e043      	b.n	8006512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68b9      	ldr	r1, [r7, #8]
 8006490:	4618      	mov	r0, r3
 8006492:	f000 fa89 	bl	80069a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	69da      	ldr	r2, [r3, #28]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f042 0208 	orr.w	r2, r2, #8
 80064a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69da      	ldr	r2, [r3, #28]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f022 0204 	bic.w	r2, r2, #4
 80064b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	69d9      	ldr	r1, [r3, #28]
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	691a      	ldr	r2, [r3, #16]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	61da      	str	r2, [r3, #28]
      break;
 80064c8:	e023      	b.n	8006512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68b9      	ldr	r1, [r7, #8]
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 fad3 	bl	8006a7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	69da      	ldr	r2, [r3, #28]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	69da      	ldr	r2, [r3, #28]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	69d9      	ldr	r1, [r3, #28]
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	691b      	ldr	r3, [r3, #16]
 8006500:	021a      	lsls	r2, r3, #8
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	61da      	str	r2, [r3, #28]
      break;
 800650a:	e002      	b.n	8006512 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	75fb      	strb	r3, [r7, #23]
      break;
 8006510:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800651a:	7dfb      	ldrb	r3, [r7, #23]
}
 800651c:	4618      	mov	r0, r3
 800651e:	3718      	adds	r7, #24
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800652e:	2300      	movs	r3, #0
 8006530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_TIM_ConfigClockSource+0x1c>
 800653c:	2302      	movs	r3, #2
 800653e:	e0b4      	b.n	80066aa <HAL_TIM_ConfigClockSource+0x186>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800655e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006566:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006578:	d03e      	beq.n	80065f8 <HAL_TIM_ConfigClockSource+0xd4>
 800657a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800657e:	f200 8087 	bhi.w	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 8006582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006586:	f000 8086 	beq.w	8006696 <HAL_TIM_ConfigClockSource+0x172>
 800658a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800658e:	d87f      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 8006590:	2b70      	cmp	r3, #112	; 0x70
 8006592:	d01a      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0xa6>
 8006594:	2b70      	cmp	r3, #112	; 0x70
 8006596:	d87b      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 8006598:	2b60      	cmp	r3, #96	; 0x60
 800659a:	d050      	beq.n	800663e <HAL_TIM_ConfigClockSource+0x11a>
 800659c:	2b60      	cmp	r3, #96	; 0x60
 800659e:	d877      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 80065a0:	2b50      	cmp	r3, #80	; 0x50
 80065a2:	d03c      	beq.n	800661e <HAL_TIM_ConfigClockSource+0xfa>
 80065a4:	2b50      	cmp	r3, #80	; 0x50
 80065a6:	d873      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 80065a8:	2b40      	cmp	r3, #64	; 0x40
 80065aa:	d058      	beq.n	800665e <HAL_TIM_ConfigClockSource+0x13a>
 80065ac:	2b40      	cmp	r3, #64	; 0x40
 80065ae:	d86f      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 80065b0:	2b30      	cmp	r3, #48	; 0x30
 80065b2:	d064      	beq.n	800667e <HAL_TIM_ConfigClockSource+0x15a>
 80065b4:	2b30      	cmp	r3, #48	; 0x30
 80065b6:	d86b      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	d060      	beq.n	800667e <HAL_TIM_ConfigClockSource+0x15a>
 80065bc:	2b20      	cmp	r3, #32
 80065be:	d867      	bhi.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d05c      	beq.n	800667e <HAL_TIM_ConfigClockSource+0x15a>
 80065c4:	2b10      	cmp	r3, #16
 80065c6:	d05a      	beq.n	800667e <HAL_TIM_ConfigClockSource+0x15a>
 80065c8:	e062      	b.n	8006690 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6818      	ldr	r0, [r3, #0]
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	6899      	ldr	r1, [r3, #8]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685a      	ldr	r2, [r3, #4]
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	f000 fb19 	bl	8006c10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80065ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	609a      	str	r2, [r3, #8]
      break;
 80065f6:	e04f      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6818      	ldr	r0, [r3, #0]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	6899      	ldr	r1, [r3, #8]
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	685a      	ldr	r2, [r3, #4]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f000 fb02 	bl	8006c10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800661a:	609a      	str	r2, [r3, #8]
      break;
 800661c:	e03c      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6818      	ldr	r0, [r3, #0]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	6859      	ldr	r1, [r3, #4]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	461a      	mov	r2, r3
 800662c:	f000 fa76 	bl	8006b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2150      	movs	r1, #80	; 0x50
 8006636:	4618      	mov	r0, r3
 8006638:	f000 facf 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 800663c:	e02c      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6818      	ldr	r0, [r3, #0]
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	6859      	ldr	r1, [r3, #4]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	461a      	mov	r2, r3
 800664c:	f000 fa95 	bl	8006b7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	2160      	movs	r1, #96	; 0x60
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fabf 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 800665c:	e01c      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6818      	ldr	r0, [r3, #0]
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	6859      	ldr	r1, [r3, #4]
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	461a      	mov	r2, r3
 800666c:	f000 fa56 	bl	8006b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2140      	movs	r1, #64	; 0x40
 8006676:	4618      	mov	r0, r3
 8006678:	f000 faaf 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 800667c:	e00c      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4619      	mov	r1, r3
 8006688:	4610      	mov	r0, r2
 800668a:	f000 faa6 	bl	8006bda <TIM_ITRx_SetConfig>
      break;
 800668e:	e003      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	73fb      	strb	r3, [r7, #15]
      break;
 8006694:	e000      	b.n	8006698 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006696:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b083      	sub	sp, #12
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066ba:	bf00      	nop
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr

080066c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066ce:	bf00      	nop
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066da:	b480      	push	{r7}
 80066dc:	b083      	sub	sp, #12
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066e2:	bf00      	nop
 80066e4:	370c      	adds	r7, #12
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b083      	sub	sp, #12
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066f6:	bf00      	nop
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
	...

08006704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a34      	ldr	r2, [pc, #208]	; (80067e8 <TIM_Base_SetConfig+0xe4>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d00f      	beq.n	800673c <TIM_Base_SetConfig+0x38>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006722:	d00b      	beq.n	800673c <TIM_Base_SetConfig+0x38>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a31      	ldr	r2, [pc, #196]	; (80067ec <TIM_Base_SetConfig+0xe8>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d007      	beq.n	800673c <TIM_Base_SetConfig+0x38>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a30      	ldr	r2, [pc, #192]	; (80067f0 <TIM_Base_SetConfig+0xec>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d003      	beq.n	800673c <TIM_Base_SetConfig+0x38>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a2f      	ldr	r2, [pc, #188]	; (80067f4 <TIM_Base_SetConfig+0xf0>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d108      	bne.n	800674e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	4313      	orrs	r3, r2
 800674c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a25      	ldr	r2, [pc, #148]	; (80067e8 <TIM_Base_SetConfig+0xe4>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d01b      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800675c:	d017      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a22      	ldr	r2, [pc, #136]	; (80067ec <TIM_Base_SetConfig+0xe8>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d013      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a21      	ldr	r2, [pc, #132]	; (80067f0 <TIM_Base_SetConfig+0xec>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d00f      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a20      	ldr	r2, [pc, #128]	; (80067f4 <TIM_Base_SetConfig+0xf0>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d00b      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a1f      	ldr	r2, [pc, #124]	; (80067f8 <TIM_Base_SetConfig+0xf4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d007      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a1e      	ldr	r2, [pc, #120]	; (80067fc <TIM_Base_SetConfig+0xf8>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d003      	beq.n	800678e <TIM_Base_SetConfig+0x8a>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a1d      	ldr	r2, [pc, #116]	; (8006800 <TIM_Base_SetConfig+0xfc>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d108      	bne.n	80067a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	4313      	orrs	r3, r2
 800679e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	689a      	ldr	r2, [r3, #8]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a08      	ldr	r2, [pc, #32]	; (80067e8 <TIM_Base_SetConfig+0xe4>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d103      	bne.n	80067d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	691a      	ldr	r2, [r3, #16]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	615a      	str	r2, [r3, #20]
}
 80067da:	bf00      	nop
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40010000 	.word	0x40010000
 80067ec:	40000400 	.word	0x40000400
 80067f0:	40000800 	.word	0x40000800
 80067f4:	40000c00 	.word	0x40000c00
 80067f8:	40014000 	.word	0x40014000
 80067fc:	40014400 	.word	0x40014400
 8006800:	40014800 	.word	0x40014800

08006804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006804:	b480      	push	{r7}
 8006806:	b087      	sub	sp, #28
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	f023 0201 	bic.w	r2, r3, #1
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 0303 	bic.w	r3, r3, #3
 800683a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f023 0302 	bic.w	r3, r3, #2
 800684c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	4313      	orrs	r3, r2
 8006856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a1c      	ldr	r2, [pc, #112]	; (80068cc <TIM_OC1_SetConfig+0xc8>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d10c      	bne.n	800687a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f023 0308 	bic.w	r3, r3, #8
 8006866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	f023 0304 	bic.w	r3, r3, #4
 8006878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a13      	ldr	r2, [pc, #76]	; (80068cc <TIM_OC1_SetConfig+0xc8>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d111      	bne.n	80068a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	695b      	ldr	r3, [r3, #20]
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	4313      	orrs	r3, r2
 800689a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	699b      	ldr	r3, [r3, #24]
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	621a      	str	r2, [r3, #32]
}
 80068c0:	bf00      	nop
 80068c2:	371c      	adds	r7, #28
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr
 80068cc:	40010000 	.word	0x40010000

080068d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b087      	sub	sp, #28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	f023 0210 	bic.w	r2, r3, #16
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	021b      	lsls	r3, r3, #8
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	4313      	orrs	r3, r2
 8006912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f023 0320 	bic.w	r3, r3, #32
 800691a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	011b      	lsls	r3, r3, #4
 8006922:	697a      	ldr	r2, [r7, #20]
 8006924:	4313      	orrs	r3, r2
 8006926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a1e      	ldr	r2, [pc, #120]	; (80069a4 <TIM_OC2_SetConfig+0xd4>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d10d      	bne.n	800694c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	4313      	orrs	r3, r2
 8006942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800694a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a15      	ldr	r2, [pc, #84]	; (80069a4 <TIM_OC2_SetConfig+0xd4>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d113      	bne.n	800697c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800695a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	4313      	orrs	r3, r2
 800696e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	693a      	ldr	r2, [r7, #16]
 8006978:	4313      	orrs	r3, r2
 800697a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	621a      	str	r2, [r3, #32]
}
 8006996:	bf00      	nop
 8006998:	371c      	adds	r7, #28
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	40010000 	.word	0x40010000

080069a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	69db      	ldr	r3, [r3, #28]
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f023 0303 	bic.w	r3, r3, #3
 80069de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	021b      	lsls	r3, r3, #8
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a1d      	ldr	r2, [pc, #116]	; (8006a78 <TIM_OC3_SetConfig+0xd0>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d10d      	bne.n	8006a22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	021b      	lsls	r3, r3, #8
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a14      	ldr	r2, [pc, #80]	; (8006a78 <TIM_OC3_SetConfig+0xd0>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d113      	bne.n	8006a52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	011b      	lsls	r3, r3, #4
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	011b      	lsls	r3, r3, #4
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	685a      	ldr	r2, [r3, #4]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	621a      	str	r2, [r3, #32]
}
 8006a6c:	bf00      	nop
 8006a6e:	371c      	adds	r7, #28
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr
 8006a78:	40010000 	.word	0x40010000

08006a7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	021b      	lsls	r3, r3, #8
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ac6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	031b      	lsls	r3, r3, #12
 8006ace:	693a      	ldr	r2, [r7, #16]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a10      	ldr	r2, [pc, #64]	; (8006b18 <TIM_OC4_SetConfig+0x9c>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d109      	bne.n	8006af0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	695b      	ldr	r3, [r3, #20]
 8006ae8:	019b      	lsls	r3, r3, #6
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	697a      	ldr	r2, [r7, #20]
 8006af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	693a      	ldr	r2, [r7, #16]
 8006b08:	621a      	str	r2, [r3, #32]
}
 8006b0a:	bf00      	nop
 8006b0c:	371c      	adds	r7, #28
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	40010000 	.word	0x40010000

08006b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	f023 0201 	bic.w	r2, r3, #1
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f023 030a 	bic.w	r3, r3, #10
 8006b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	621a      	str	r2, [r3, #32]
}
 8006b6e:	bf00      	nop
 8006b70:	371c      	adds	r7, #28
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b087      	sub	sp, #28
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	60f8      	str	r0, [r7, #12]
 8006b82:	60b9      	str	r1, [r7, #8]
 8006b84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f023 0210 	bic.w	r2, r3, #16
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6a1b      	ldr	r3, [r3, #32]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ba4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	031b      	lsls	r3, r3, #12
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006bb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	693a      	ldr	r2, [r7, #16]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	621a      	str	r2, [r3, #32]
}
 8006bce:	bf00      	nop
 8006bd0:	371c      	adds	r7, #28
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr

08006bda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b085      	sub	sp, #20
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bf2:	683a      	ldr	r2, [r7, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	f043 0307 	orr.w	r3, r3, #7
 8006bfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	609a      	str	r2, [r3, #8]
}
 8006c04:	bf00      	nop
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	021a      	lsls	r2, r3, #8
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	431a      	orrs	r2, r3
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	609a      	str	r2, [r3, #8]
}
 8006c44:	bf00      	nop
 8006c46:	371c      	adds	r7, #28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f003 031f 	and.w	r3, r3, #31
 8006c62:	2201      	movs	r2, #1
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1a      	ldr	r2, [r3, #32]
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	43db      	mvns	r3, r3
 8006c72:	401a      	ands	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a1a      	ldr	r2, [r3, #32]
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f003 031f 	and.w	r3, r3, #31
 8006c82:	6879      	ldr	r1, [r7, #4]
 8006c84:	fa01 f303 	lsl.w	r3, r1, r3
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	621a      	str	r2, [r3, #32]
}
 8006c8e:	bf00      	nop
 8006c90:	371c      	adds	r7, #28
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
	...

08006c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d101      	bne.n	8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	e050      	b.n	8006d56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2202      	movs	r2, #2
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a1c      	ldr	r2, [pc, #112]	; (8006d64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d018      	beq.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d00:	d013      	beq.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a18      	ldr	r2, [pc, #96]	; (8006d68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d00e      	beq.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a16      	ldr	r2, [pc, #88]	; (8006d6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d009      	beq.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a15      	ldr	r2, [pc, #84]	; (8006d70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d004      	beq.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a13      	ldr	r2, [pc, #76]	; (8006d74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d10c      	bne.n	8006d44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	68ba      	ldr	r2, [r7, #8]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68ba      	ldr	r2, [r7, #8]
 8006d42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	40010000 	.word	0x40010000
 8006d68:	40000400 	.word	0x40000400
 8006d6c:	40000800 	.word	0x40000800
 8006d70:	40000c00 	.word	0x40000c00
 8006d74:	40014000 	.word	0x40014000

08006d78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d101      	bne.n	8006d94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d90:	2302      	movs	r3, #2
 8006d92:	e03d      	b.n	8006e10 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	691b      	ldr	r3, [r3, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	69db      	ldr	r3, [r3, #28]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	68fa      	ldr	r2, [r7, #12]
 8006e04:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e03f      	b.n	8006ed6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d106      	bne.n	8006e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f7fb ff76 	bl	8002d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2224      	movs	r2, #36	; 0x24
 8006e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 f829 	bl	8006ee0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	695a      	ldr	r2, [r3, #20]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68da      	ldr	r2, [r3, #12]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2220      	movs	r2, #32
 8006ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
	...

08006ee0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ee4:	b0c0      	sub	sp, #256	; 0x100
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006efc:	68d9      	ldr	r1, [r3, #12]
 8006efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	ea40 0301 	orr.w	r3, r0, r1
 8006f08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f0e:	689a      	ldr	r2, [r3, #8]
 8006f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	431a      	orrs	r2, r3
 8006f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	431a      	orrs	r2, r3
 8006f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006f38:	f021 010c 	bic.w	r1, r1, #12
 8006f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006f46:	430b      	orrs	r3, r1
 8006f48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f5a:	6999      	ldr	r1, [r3, #24]
 8006f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	ea40 0301 	orr.w	r3, r0, r1
 8006f66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	4b8f      	ldr	r3, [pc, #572]	; (80071ac <UART_SetConfig+0x2cc>)
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d005      	beq.n	8006f80 <UART_SetConfig+0xa0>
 8006f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	4b8d      	ldr	r3, [pc, #564]	; (80071b0 <UART_SetConfig+0x2d0>)
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d104      	bne.n	8006f8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f80:	f7fe fe0c 	bl	8005b9c <HAL_RCC_GetPCLK2Freq>
 8006f84:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006f88:	e003      	b.n	8006f92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f8a:	f7fe fdf3 	bl	8005b74 <HAL_RCC_GetPCLK1Freq>
 8006f8e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f96:	69db      	ldr	r3, [r3, #28]
 8006f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f9c:	f040 810c 	bne.w	80071b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006fa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006faa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006fae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006fb2:	4622      	mov	r2, r4
 8006fb4:	462b      	mov	r3, r5
 8006fb6:	1891      	adds	r1, r2, r2
 8006fb8:	65b9      	str	r1, [r7, #88]	; 0x58
 8006fba:	415b      	adcs	r3, r3
 8006fbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	eb12 0801 	adds.w	r8, r2, r1
 8006fc8:	4629      	mov	r1, r5
 8006fca:	eb43 0901 	adc.w	r9, r3, r1
 8006fce:	f04f 0200 	mov.w	r2, #0
 8006fd2:	f04f 0300 	mov.w	r3, #0
 8006fd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006fda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fe2:	4690      	mov	r8, r2
 8006fe4:	4699      	mov	r9, r3
 8006fe6:	4623      	mov	r3, r4
 8006fe8:	eb18 0303 	adds.w	r3, r8, r3
 8006fec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006ff0:	462b      	mov	r3, r5
 8006ff2:	eb49 0303 	adc.w	r3, r9, r3
 8006ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007006:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800700a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800700e:	460b      	mov	r3, r1
 8007010:	18db      	adds	r3, r3, r3
 8007012:	653b      	str	r3, [r7, #80]	; 0x50
 8007014:	4613      	mov	r3, r2
 8007016:	eb42 0303 	adc.w	r3, r2, r3
 800701a:	657b      	str	r3, [r7, #84]	; 0x54
 800701c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007020:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007024:	f7f9 fcf6 	bl	8000a14 <__aeabi_uldivmod>
 8007028:	4602      	mov	r2, r0
 800702a:	460b      	mov	r3, r1
 800702c:	4b61      	ldr	r3, [pc, #388]	; (80071b4 <UART_SetConfig+0x2d4>)
 800702e:	fba3 2302 	umull	r2, r3, r3, r2
 8007032:	095b      	lsrs	r3, r3, #5
 8007034:	011c      	lsls	r4, r3, #4
 8007036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800703a:	2200      	movs	r2, #0
 800703c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007040:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007044:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007048:	4642      	mov	r2, r8
 800704a:	464b      	mov	r3, r9
 800704c:	1891      	adds	r1, r2, r2
 800704e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007050:	415b      	adcs	r3, r3
 8007052:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007054:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007058:	4641      	mov	r1, r8
 800705a:	eb12 0a01 	adds.w	sl, r2, r1
 800705e:	4649      	mov	r1, r9
 8007060:	eb43 0b01 	adc.w	fp, r3, r1
 8007064:	f04f 0200 	mov.w	r2, #0
 8007068:	f04f 0300 	mov.w	r3, #0
 800706c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007070:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007074:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007078:	4692      	mov	sl, r2
 800707a:	469b      	mov	fp, r3
 800707c:	4643      	mov	r3, r8
 800707e:	eb1a 0303 	adds.w	r3, sl, r3
 8007082:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007086:	464b      	mov	r3, r9
 8007088:	eb4b 0303 	adc.w	r3, fp, r3
 800708c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800709c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80070a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80070a4:	460b      	mov	r3, r1
 80070a6:	18db      	adds	r3, r3, r3
 80070a8:	643b      	str	r3, [r7, #64]	; 0x40
 80070aa:	4613      	mov	r3, r2
 80070ac:	eb42 0303 	adc.w	r3, r2, r3
 80070b0:	647b      	str	r3, [r7, #68]	; 0x44
 80070b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80070b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80070ba:	f7f9 fcab 	bl	8000a14 <__aeabi_uldivmod>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	4611      	mov	r1, r2
 80070c4:	4b3b      	ldr	r3, [pc, #236]	; (80071b4 <UART_SetConfig+0x2d4>)
 80070c6:	fba3 2301 	umull	r2, r3, r3, r1
 80070ca:	095b      	lsrs	r3, r3, #5
 80070cc:	2264      	movs	r2, #100	; 0x64
 80070ce:	fb02 f303 	mul.w	r3, r2, r3
 80070d2:	1acb      	subs	r3, r1, r3
 80070d4:	00db      	lsls	r3, r3, #3
 80070d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80070da:	4b36      	ldr	r3, [pc, #216]	; (80071b4 <UART_SetConfig+0x2d4>)
 80070dc:	fba3 2302 	umull	r2, r3, r3, r2
 80070e0:	095b      	lsrs	r3, r3, #5
 80070e2:	005b      	lsls	r3, r3, #1
 80070e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80070e8:	441c      	add	r4, r3
 80070ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070ee:	2200      	movs	r2, #0
 80070f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80070f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80070f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80070fc:	4642      	mov	r2, r8
 80070fe:	464b      	mov	r3, r9
 8007100:	1891      	adds	r1, r2, r2
 8007102:	63b9      	str	r1, [r7, #56]	; 0x38
 8007104:	415b      	adcs	r3, r3
 8007106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007108:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800710c:	4641      	mov	r1, r8
 800710e:	1851      	adds	r1, r2, r1
 8007110:	6339      	str	r1, [r7, #48]	; 0x30
 8007112:	4649      	mov	r1, r9
 8007114:	414b      	adcs	r3, r1
 8007116:	637b      	str	r3, [r7, #52]	; 0x34
 8007118:	f04f 0200 	mov.w	r2, #0
 800711c:	f04f 0300 	mov.w	r3, #0
 8007120:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007124:	4659      	mov	r1, fp
 8007126:	00cb      	lsls	r3, r1, #3
 8007128:	4651      	mov	r1, sl
 800712a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800712e:	4651      	mov	r1, sl
 8007130:	00ca      	lsls	r2, r1, #3
 8007132:	4610      	mov	r0, r2
 8007134:	4619      	mov	r1, r3
 8007136:	4603      	mov	r3, r0
 8007138:	4642      	mov	r2, r8
 800713a:	189b      	adds	r3, r3, r2
 800713c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007140:	464b      	mov	r3, r9
 8007142:	460a      	mov	r2, r1
 8007144:	eb42 0303 	adc.w	r3, r2, r3
 8007148:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800714c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007158:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800715c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007160:	460b      	mov	r3, r1
 8007162:	18db      	adds	r3, r3, r3
 8007164:	62bb      	str	r3, [r7, #40]	; 0x28
 8007166:	4613      	mov	r3, r2
 8007168:	eb42 0303 	adc.w	r3, r2, r3
 800716c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800716e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007172:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007176:	f7f9 fc4d 	bl	8000a14 <__aeabi_uldivmod>
 800717a:	4602      	mov	r2, r0
 800717c:	460b      	mov	r3, r1
 800717e:	4b0d      	ldr	r3, [pc, #52]	; (80071b4 <UART_SetConfig+0x2d4>)
 8007180:	fba3 1302 	umull	r1, r3, r3, r2
 8007184:	095b      	lsrs	r3, r3, #5
 8007186:	2164      	movs	r1, #100	; 0x64
 8007188:	fb01 f303 	mul.w	r3, r1, r3
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	3332      	adds	r3, #50	; 0x32
 8007192:	4a08      	ldr	r2, [pc, #32]	; (80071b4 <UART_SetConfig+0x2d4>)
 8007194:	fba2 2303 	umull	r2, r3, r2, r3
 8007198:	095b      	lsrs	r3, r3, #5
 800719a:	f003 0207 	and.w	r2, r3, #7
 800719e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4422      	add	r2, r4
 80071a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071a8:	e105      	b.n	80073b6 <UART_SetConfig+0x4d6>
 80071aa:	bf00      	nop
 80071ac:	40011000 	.word	0x40011000
 80071b0:	40011400 	.word	0x40011400
 80071b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071bc:	2200      	movs	r2, #0
 80071be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80071c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80071c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80071ca:	4642      	mov	r2, r8
 80071cc:	464b      	mov	r3, r9
 80071ce:	1891      	adds	r1, r2, r2
 80071d0:	6239      	str	r1, [r7, #32]
 80071d2:	415b      	adcs	r3, r3
 80071d4:	627b      	str	r3, [r7, #36]	; 0x24
 80071d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80071da:	4641      	mov	r1, r8
 80071dc:	1854      	adds	r4, r2, r1
 80071de:	4649      	mov	r1, r9
 80071e0:	eb43 0501 	adc.w	r5, r3, r1
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	f04f 0300 	mov.w	r3, #0
 80071ec:	00eb      	lsls	r3, r5, #3
 80071ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071f2:	00e2      	lsls	r2, r4, #3
 80071f4:	4614      	mov	r4, r2
 80071f6:	461d      	mov	r5, r3
 80071f8:	4643      	mov	r3, r8
 80071fa:	18e3      	adds	r3, r4, r3
 80071fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007200:	464b      	mov	r3, r9
 8007202:	eb45 0303 	adc.w	r3, r5, r3
 8007206:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800720a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007216:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800721a:	f04f 0200 	mov.w	r2, #0
 800721e:	f04f 0300 	mov.w	r3, #0
 8007222:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007226:	4629      	mov	r1, r5
 8007228:	008b      	lsls	r3, r1, #2
 800722a:	4621      	mov	r1, r4
 800722c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007230:	4621      	mov	r1, r4
 8007232:	008a      	lsls	r2, r1, #2
 8007234:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007238:	f7f9 fbec 	bl	8000a14 <__aeabi_uldivmod>
 800723c:	4602      	mov	r2, r0
 800723e:	460b      	mov	r3, r1
 8007240:	4b60      	ldr	r3, [pc, #384]	; (80073c4 <UART_SetConfig+0x4e4>)
 8007242:	fba3 2302 	umull	r2, r3, r3, r2
 8007246:	095b      	lsrs	r3, r3, #5
 8007248:	011c      	lsls	r4, r3, #4
 800724a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800724e:	2200      	movs	r2, #0
 8007250:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007254:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007258:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800725c:	4642      	mov	r2, r8
 800725e:	464b      	mov	r3, r9
 8007260:	1891      	adds	r1, r2, r2
 8007262:	61b9      	str	r1, [r7, #24]
 8007264:	415b      	adcs	r3, r3
 8007266:	61fb      	str	r3, [r7, #28]
 8007268:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800726c:	4641      	mov	r1, r8
 800726e:	1851      	adds	r1, r2, r1
 8007270:	6139      	str	r1, [r7, #16]
 8007272:	4649      	mov	r1, r9
 8007274:	414b      	adcs	r3, r1
 8007276:	617b      	str	r3, [r7, #20]
 8007278:	f04f 0200 	mov.w	r2, #0
 800727c:	f04f 0300 	mov.w	r3, #0
 8007280:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007284:	4659      	mov	r1, fp
 8007286:	00cb      	lsls	r3, r1, #3
 8007288:	4651      	mov	r1, sl
 800728a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800728e:	4651      	mov	r1, sl
 8007290:	00ca      	lsls	r2, r1, #3
 8007292:	4610      	mov	r0, r2
 8007294:	4619      	mov	r1, r3
 8007296:	4603      	mov	r3, r0
 8007298:	4642      	mov	r2, r8
 800729a:	189b      	adds	r3, r3, r2
 800729c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80072a0:	464b      	mov	r3, r9
 80072a2:	460a      	mov	r2, r1
 80072a4:	eb42 0303 	adc.w	r3, r2, r3
 80072a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80072ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80072b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80072b8:	f04f 0200 	mov.w	r2, #0
 80072bc:	f04f 0300 	mov.w	r3, #0
 80072c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80072c4:	4649      	mov	r1, r9
 80072c6:	008b      	lsls	r3, r1, #2
 80072c8:	4641      	mov	r1, r8
 80072ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072ce:	4641      	mov	r1, r8
 80072d0:	008a      	lsls	r2, r1, #2
 80072d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80072d6:	f7f9 fb9d 	bl	8000a14 <__aeabi_uldivmod>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	4b39      	ldr	r3, [pc, #228]	; (80073c4 <UART_SetConfig+0x4e4>)
 80072e0:	fba3 1302 	umull	r1, r3, r3, r2
 80072e4:	095b      	lsrs	r3, r3, #5
 80072e6:	2164      	movs	r1, #100	; 0x64
 80072e8:	fb01 f303 	mul.w	r3, r1, r3
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	3332      	adds	r3, #50	; 0x32
 80072f2:	4a34      	ldr	r2, [pc, #208]	; (80073c4 <UART_SetConfig+0x4e4>)
 80072f4:	fba2 2303 	umull	r2, r3, r2, r3
 80072f8:	095b      	lsrs	r3, r3, #5
 80072fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80072fe:	441c      	add	r4, r3
 8007300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007304:	2200      	movs	r2, #0
 8007306:	673b      	str	r3, [r7, #112]	; 0x70
 8007308:	677a      	str	r2, [r7, #116]	; 0x74
 800730a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800730e:	4642      	mov	r2, r8
 8007310:	464b      	mov	r3, r9
 8007312:	1891      	adds	r1, r2, r2
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	415b      	adcs	r3, r3
 8007318:	60fb      	str	r3, [r7, #12]
 800731a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800731e:	4641      	mov	r1, r8
 8007320:	1851      	adds	r1, r2, r1
 8007322:	6039      	str	r1, [r7, #0]
 8007324:	4649      	mov	r1, r9
 8007326:	414b      	adcs	r3, r1
 8007328:	607b      	str	r3, [r7, #4]
 800732a:	f04f 0200 	mov.w	r2, #0
 800732e:	f04f 0300 	mov.w	r3, #0
 8007332:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007336:	4659      	mov	r1, fp
 8007338:	00cb      	lsls	r3, r1, #3
 800733a:	4651      	mov	r1, sl
 800733c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007340:	4651      	mov	r1, sl
 8007342:	00ca      	lsls	r2, r1, #3
 8007344:	4610      	mov	r0, r2
 8007346:	4619      	mov	r1, r3
 8007348:	4603      	mov	r3, r0
 800734a:	4642      	mov	r2, r8
 800734c:	189b      	adds	r3, r3, r2
 800734e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007350:	464b      	mov	r3, r9
 8007352:	460a      	mov	r2, r1
 8007354:	eb42 0303 	adc.w	r3, r2, r3
 8007358:	66fb      	str	r3, [r7, #108]	; 0x6c
 800735a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	663b      	str	r3, [r7, #96]	; 0x60
 8007364:	667a      	str	r2, [r7, #100]	; 0x64
 8007366:	f04f 0200 	mov.w	r2, #0
 800736a:	f04f 0300 	mov.w	r3, #0
 800736e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007372:	4649      	mov	r1, r9
 8007374:	008b      	lsls	r3, r1, #2
 8007376:	4641      	mov	r1, r8
 8007378:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800737c:	4641      	mov	r1, r8
 800737e:	008a      	lsls	r2, r1, #2
 8007380:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007384:	f7f9 fb46 	bl	8000a14 <__aeabi_uldivmod>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4b0d      	ldr	r3, [pc, #52]	; (80073c4 <UART_SetConfig+0x4e4>)
 800738e:	fba3 1302 	umull	r1, r3, r3, r2
 8007392:	095b      	lsrs	r3, r3, #5
 8007394:	2164      	movs	r1, #100	; 0x64
 8007396:	fb01 f303 	mul.w	r3, r1, r3
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	011b      	lsls	r3, r3, #4
 800739e:	3332      	adds	r3, #50	; 0x32
 80073a0:	4a08      	ldr	r2, [pc, #32]	; (80073c4 <UART_SetConfig+0x4e4>)
 80073a2:	fba2 2303 	umull	r2, r3, r2, r3
 80073a6:	095b      	lsrs	r3, r3, #5
 80073a8:	f003 020f 	and.w	r2, r3, #15
 80073ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4422      	add	r2, r4
 80073b4:	609a      	str	r2, [r3, #8]
}
 80073b6:	bf00      	nop
 80073b8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80073bc:	46bd      	mov	sp, r7
 80073be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073c2:	bf00      	nop
 80073c4:	51eb851f 	.word	0x51eb851f

080073c8 <arm_mat_trans_f32>:
 80073c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073cc:	8802      	ldrh	r2, [r0, #0]
 80073ce:	884b      	ldrh	r3, [r1, #2]
 80073d0:	f8d0 c004 	ldr.w	ip, [r0, #4]
 80073d4:	684f      	ldr	r7, [r1, #4]
 80073d6:	8840      	ldrh	r0, [r0, #2]
 80073d8:	4293      	cmp	r3, r2
 80073da:	b083      	sub	sp, #12
 80073dc:	d14c      	bne.n	8007478 <arm_mat_trans_f32+0xb0>
 80073de:	f8b1 e000 	ldrh.w	lr, [r1]
 80073e2:	4586      	cmp	lr, r0
 80073e4:	d148      	bne.n	8007478 <arm_mat_trans_f32+0xb0>
 80073e6:	ea4f 089e 	mov.w	r8, lr, lsr #2
 80073ea:	009c      	lsls	r4, r3, #2
 80073ec:	f00e 0e03 	and.w	lr, lr, #3
 80073f0:	fb08 f904 	mul.w	r9, r8, r4
 80073f4:	ea4f 028e 	mov.w	r2, lr, lsl #2
 80073f8:	011d      	lsls	r5, r3, #4
 80073fa:	00db      	lsls	r3, r3, #3
 80073fc:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8007400:	eb07 0a04 	add.w	sl, r7, r4
 8007404:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 8007408:	9201      	str	r2, [sp, #4]
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	463b      	mov	r3, r7
 800740e:	f1b8 0f00 	cmp.w	r8, #0
 8007412:	d01d      	beq.n	8007450 <arm_mat_trans_f32+0x88>
 8007414:	9900      	ldr	r1, [sp, #0]
 8007416:	f10c 0210 	add.w	r2, ip, #16
 800741a:	4439      	add	r1, r7
 800741c:	4640      	mov	r0, r8
 800741e:	f852 6c10 	ldr.w	r6, [r2, #-16]
 8007422:	601e      	str	r6, [r3, #0]
 8007424:	ed52 7a03 	vldr	s15, [r2, #-12]
 8007428:	191e      	adds	r6, r3, r4
 800742a:	edc6 7a00 	vstr	s15, [r6]
 800742e:	f852 6c08 	ldr.w	r6, [r2, #-8]
 8007432:	600e      	str	r6, [r1, #0]
 8007434:	ed52 7a01 	vldr	s15, [r2, #-4]
 8007438:	190e      	adds	r6, r1, r4
 800743a:	3801      	subs	r0, #1
 800743c:	442b      	add	r3, r5
 800743e:	f102 0210 	add.w	r2, r2, #16
 8007442:	edc6 7a00 	vstr	s15, [r6]
 8007446:	4429      	add	r1, r5
 8007448:	d1e9      	bne.n	800741e <arm_mat_trans_f32+0x56>
 800744a:	44dc      	add	ip, fp
 800744c:	eb09 0307 	add.w	r3, r9, r7
 8007450:	f1be 0f00 	cmp.w	lr, #0
 8007454:	d009      	beq.n	800746a <arm_mat_trans_f32+0xa2>
 8007456:	4672      	mov	r2, lr
 8007458:	4661      	mov	r1, ip
 800745a:	f851 0b04 	ldr.w	r0, [r1], #4
 800745e:	6018      	str	r0, [r3, #0]
 8007460:	3a01      	subs	r2, #1
 8007462:	4423      	add	r3, r4
 8007464:	d1f9      	bne.n	800745a <arm_mat_trans_f32+0x92>
 8007466:	9b01      	ldr	r3, [sp, #4]
 8007468:	449c      	add	ip, r3
 800746a:	3704      	adds	r7, #4
 800746c:	4557      	cmp	r7, sl
 800746e:	d1cd      	bne.n	800740c <arm_mat_trans_f32+0x44>
 8007470:	2000      	movs	r0, #0
 8007472:	b003      	add	sp, #12
 8007474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007478:	f06f 0002 	mvn.w	r0, #2
 800747c:	e7f9      	b.n	8007472 <arm_mat_trans_f32+0xaa>
 800747e:	bf00      	nop

08007480 <arm_mat_sub_f32>:
 8007480:	b4f0      	push	{r4, r5, r6, r7}
 8007482:	e9d1 4700 	ldrd	r4, r7, [r1]
 8007486:	6803      	ldr	r3, [r0, #0]
 8007488:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800748c:	6856      	ldr	r6, [r2, #4]
 800748e:	42a3      	cmp	r3, r4
 8007490:	d15d      	bne.n	800754e <arm_mat_sub_f32+0xce>
 8007492:	6812      	ldr	r2, [r2, #0]
 8007494:	4293      	cmp	r3, r2
 8007496:	d15a      	bne.n	800754e <arm_mat_sub_f32+0xce>
 8007498:	8803      	ldrh	r3, [r0, #0]
 800749a:	8844      	ldrh	r4, [r0, #2]
 800749c:	fb04 f403 	mul.w	r4, r4, r3
 80074a0:	08a5      	lsrs	r5, r4, #2
 80074a2:	d032      	beq.n	800750a <arm_mat_sub_f32+0x8a>
 80074a4:	f10c 0110 	add.w	r1, ip, #16
 80074a8:	f107 0210 	add.w	r2, r7, #16
 80074ac:	f106 0310 	add.w	r3, r6, #16
 80074b0:	4628      	mov	r0, r5
 80074b2:	ed12 7a04 	vldr	s14, [r2, #-16]
 80074b6:	ed51 7a04 	vldr	s15, [r1, #-16]
 80074ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074be:	3801      	subs	r0, #1
 80074c0:	ed43 7a04 	vstr	s15, [r3, #-16]
 80074c4:	ed12 7a03 	vldr	s14, [r2, #-12]
 80074c8:	ed51 7a03 	vldr	s15, [r1, #-12]
 80074cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074d0:	f101 0110 	add.w	r1, r1, #16
 80074d4:	ed43 7a03 	vstr	s15, [r3, #-12]
 80074d8:	ed12 7a02 	vldr	s14, [r2, #-8]
 80074dc:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 80074e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074e4:	f102 0210 	add.w	r2, r2, #16
 80074e8:	ed43 7a02 	vstr	s15, [r3, #-8]
 80074ec:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 80074f0:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 80074f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074f8:	f103 0310 	add.w	r3, r3, #16
 80074fc:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8007500:	d1d7      	bne.n	80074b2 <arm_mat_sub_f32+0x32>
 8007502:	012b      	lsls	r3, r5, #4
 8007504:	449c      	add	ip, r3
 8007506:	441f      	add	r7, r3
 8007508:	441e      	add	r6, r3
 800750a:	f014 0403 	ands.w	r4, r4, #3
 800750e:	d01b      	beq.n	8007548 <arm_mat_sub_f32+0xc8>
 8007510:	eddc 7a00 	vldr	s15, [ip]
 8007514:	ed97 7a00 	vldr	s14, [r7]
 8007518:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800751c:	3c01      	subs	r4, #1
 800751e:	edc6 7a00 	vstr	s15, [r6]
 8007522:	d011      	beq.n	8007548 <arm_mat_sub_f32+0xc8>
 8007524:	eddc 7a01 	vldr	s15, [ip, #4]
 8007528:	ed97 7a01 	vldr	s14, [r7, #4]
 800752c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007530:	2c01      	cmp	r4, #1
 8007532:	edc6 7a01 	vstr	s15, [r6, #4]
 8007536:	d007      	beq.n	8007548 <arm_mat_sub_f32+0xc8>
 8007538:	eddc 7a02 	vldr	s15, [ip, #8]
 800753c:	ed97 7a02 	vldr	s14, [r7, #8]
 8007540:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007544:	edc6 7a02 	vstr	s15, [r6, #8]
 8007548:	2000      	movs	r0, #0
 800754a:	bcf0      	pop	{r4, r5, r6, r7}
 800754c:	4770      	bx	lr
 800754e:	f06f 0002 	mvn.w	r0, #2
 8007552:	e7fa      	b.n	800754a <arm_mat_sub_f32+0xca>

08007554 <arm_mat_mult_f32>:
 8007554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007558:	8845      	ldrh	r5, [r0, #2]
 800755a:	880b      	ldrh	r3, [r1, #0]
 800755c:	8806      	ldrh	r6, [r0, #0]
 800755e:	6847      	ldr	r7, [r0, #4]
 8007560:	6854      	ldr	r4, [r2, #4]
 8007562:	6848      	ldr	r0, [r1, #4]
 8007564:	b08b      	sub	sp, #44	; 0x2c
 8007566:	42ab      	cmp	r3, r5
 8007568:	9109      	str	r1, [sp, #36]	; 0x24
 800756a:	9604      	str	r6, [sp, #16]
 800756c:	8849      	ldrh	r1, [r1, #2]
 800756e:	f040 808a 	bne.w	8007686 <arm_mat_mult_f32+0x132>
 8007572:	8815      	ldrh	r5, [r2, #0]
 8007574:	42b5      	cmp	r5, r6
 8007576:	f040 8086 	bne.w	8007686 <arm_mat_mult_f32+0x132>
 800757a:	8852      	ldrh	r2, [r2, #2]
 800757c:	428a      	cmp	r2, r1
 800757e:	f040 8082 	bne.w	8007686 <arm_mat_mult_f32+0x132>
 8007582:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8007586:	1d01      	adds	r1, r0, #4
 8007588:	0116      	lsls	r6, r2, #4
 800758a:	9108      	str	r1, [sp, #32]
 800758c:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 8007590:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 8007594:	9101      	str	r1, [sp, #4]
 8007596:	fb06 f108 	mul.w	r1, r6, r8
 800759a:	0095      	lsls	r5, r2, #2
 800759c:	9103      	str	r1, [sp, #12]
 800759e:	00d2      	lsls	r2, r2, #3
 80075a0:	ea4f 018c 	mov.w	r1, ip, lsl #2
 80075a4:	f003 0903 	and.w	r9, r3, #3
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	f107 0b10 	add.w	fp, r7, #16
 80075ae:	eb04 0a05 	add.w	sl, r4, r5
 80075b2:	9107      	str	r1, [sp, #28]
 80075b4:	9202      	str	r2, [sp, #8]
 80075b6:	9306      	str	r3, [sp, #24]
 80075b8:	f1ab 0310 	sub.w	r3, fp, #16
 80075bc:	9305      	str	r3, [sp, #20]
 80075be:	9b07      	ldr	r3, [sp, #28]
 80075c0:	f8dd e020 	ldr.w	lr, [sp, #32]
 80075c4:	eb03 0c0a 	add.w	ip, r3, sl
 80075c8:	eddf 7a31 	vldr	s15, [pc, #196]	; 8007690 <arm_mat_mult_f32+0x13c>
 80075cc:	f1b8 0f00 	cmp.w	r8, #0
 80075d0:	d053      	beq.n	800767a <arm_mat_mult_f32+0x126>
 80075d2:	9b02      	ldr	r3, [sp, #8]
 80075d4:	4644      	mov	r4, r8
 80075d6:	18c1      	adds	r1, r0, r3
 80075d8:	4602      	mov	r2, r0
 80075da:	465b      	mov	r3, fp
 80075dc:	ed92 6a00 	vldr	s12, [r2]
 80075e0:	ed13 7a04 	vldr	s14, [r3, #-16]
 80075e4:	ed53 4a03 	vldr	s9, [r3, #-12]
 80075e8:	ed53 6a02 	vldr	s13, [r3, #-8]
 80075ec:	ed91 5a00 	vldr	s10, [r1]
 80075f0:	ed53 5a01 	vldr	s11, [r3, #-4]
 80075f4:	1957      	adds	r7, r2, r5
 80075f6:	ee27 7a06 	vmul.f32	s14, s14, s12
 80075fa:	ed97 6a00 	vldr	s12, [r7]
 80075fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007602:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007606:	194f      	adds	r7, r1, r5
 8007608:	ee36 6a27 	vadd.f32	s12, s12, s15
 800760c:	ee26 7a85 	vmul.f32	s14, s13, s10
 8007610:	edd7 7a00 	vldr	s15, [r7]
 8007614:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007618:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800761c:	3c01      	subs	r4, #1
 800761e:	4432      	add	r2, r6
 8007620:	4431      	add	r1, r6
 8007622:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007626:	f103 0310 	add.w	r3, r3, #16
 800762a:	d1d7      	bne.n	80075dc <arm_mat_mult_f32+0x88>
 800762c:	9b03      	ldr	r3, [sp, #12]
 800762e:	9a01      	ldr	r2, [sp, #4]
 8007630:	4418      	add	r0, r3
 8007632:	f1b9 0f00 	cmp.w	r9, #0
 8007636:	d00b      	beq.n	8007650 <arm_mat_mult_f32+0xfc>
 8007638:	464b      	mov	r3, r9
 800763a:	edd0 6a00 	vldr	s13, [r0]
 800763e:	ecb2 7a01 	vldmia	r2!, {s14}
 8007642:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007646:	3b01      	subs	r3, #1
 8007648:	4428      	add	r0, r5
 800764a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800764e:	d1f4      	bne.n	800763a <arm_mat_mult_f32+0xe6>
 8007650:	ecec 7a01 	vstmia	ip!, {s15}
 8007654:	45d4      	cmp	ip, sl
 8007656:	4670      	mov	r0, lr
 8007658:	f10e 0e04 	add.w	lr, lr, #4
 800765c:	d1b4      	bne.n	80075c8 <arm_mat_mult_f32+0x74>
 800765e:	9a01      	ldr	r2, [sp, #4]
 8007660:	9b06      	ldr	r3, [sp, #24]
 8007662:	4611      	mov	r1, r2
 8007664:	4419      	add	r1, r3
 8007666:	449b      	add	fp, r3
 8007668:	9b04      	ldr	r3, [sp, #16]
 800766a:	9101      	str	r1, [sp, #4]
 800766c:	3b01      	subs	r3, #1
 800766e:	44aa      	add	sl, r5
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	d004      	beq.n	800767e <arm_mat_mult_f32+0x12a>
 8007674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007676:	6858      	ldr	r0, [r3, #4]
 8007678:	e79e      	b.n	80075b8 <arm_mat_mult_f32+0x64>
 800767a:	9a05      	ldr	r2, [sp, #20]
 800767c:	e7d9      	b.n	8007632 <arm_mat_mult_f32+0xde>
 800767e:	4618      	mov	r0, r3
 8007680:	b00b      	add	sp, #44	; 0x2c
 8007682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007686:	f06f 0002 	mvn.w	r0, #2
 800768a:	b00b      	add	sp, #44	; 0x2c
 800768c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007690:	00000000 	.word	0x00000000

08007694 <arm_mat_inverse_f32>:
 8007694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007698:	8843      	ldrh	r3, [r0, #2]
 800769a:	8804      	ldrh	r4, [r0, #0]
 800769c:	684e      	ldr	r6, [r1, #4]
 800769e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80076a2:	b087      	sub	sp, #28
 80076a4:	429c      	cmp	r4, r3
 80076a6:	9301      	str	r3, [sp, #4]
 80076a8:	9603      	str	r6, [sp, #12]
 80076aa:	f040 80ea 	bne.w	8007882 <arm_mat_inverse_f32+0x1ee>
 80076ae:	880a      	ldrh	r2, [r1, #0]
 80076b0:	884b      	ldrh	r3, [r1, #2]
 80076b2:	4293      	cmp	r3, r2
 80076b4:	f040 80e5 	bne.w	8007882 <arm_mat_inverse_f32+0x1ee>
 80076b8:	429c      	cmp	r4, r3
 80076ba:	f040 80e2 	bne.w	8007882 <arm_mat_inverse_f32+0x1ee>
 80076be:	9005      	str	r0, [sp, #20]
 80076c0:	b30c      	cbz	r4, 8007706 <arm_mat_inverse_f32+0x72>
 80076c2:	f04f 5b7e 	mov.w	fp, #1065353216	; 0x3f800000
 80076c6:	1e67      	subs	r7, r4, #1
 80076c8:	f846 bb04 	str.w	fp, [r6], #4
 80076cc:	d01b      	beq.n	8007706 <arm_mat_inverse_f32+0x72>
 80076ce:	f04f 0801 	mov.w	r8, #1
 80076d2:	00ba      	lsls	r2, r7, #2
 80076d4:	eb06 0a02 	add.w	sl, r6, r2
 80076d8:	ea4f 0588 	mov.w	r5, r8, lsl #2
 80076dc:	4630      	mov	r0, r6
 80076de:	2100      	movs	r1, #0
 80076e0:	f000 f970 	bl	80079c4 <memset>
 80076e4:	eb0a 0605 	add.w	r6, sl, r5
 80076e8:	462a      	mov	r2, r5
 80076ea:	2100      	movs	r1, #0
 80076ec:	4650      	mov	r0, sl
 80076ee:	f1b8 0f00 	cmp.w	r8, #0
 80076f2:	f000 80cb 	beq.w	800788c <arm_mat_inverse_f32+0x1f8>
 80076f6:	f000 f965 	bl	80079c4 <memset>
 80076fa:	3f01      	subs	r7, #1
 80076fc:	f108 0801 	add.w	r8, r8, #1
 8007700:	f846 bb04 	str.w	fp, [r6], #4
 8007704:	d1e5      	bne.n	80076d2 <arm_mat_inverse_f32+0x3e>
 8007706:	9b01      	ldr	r3, [sp, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	f000 80b5 	beq.w	8007878 <arm_mat_inverse_f32+0x1e4>
 800770e:	009d      	lsls	r5, r3, #2
 8007710:	eb09 0205 	add.w	r2, r9, r5
 8007714:	46cc      	mov	ip, r9
 8007716:	9202      	str	r2, [sp, #8]
 8007718:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800771c:	1d2a      	adds	r2, r5, #4
 800771e:	9204      	str	r2, [sp, #16]
 8007720:	462f      	mov	r7, r5
 8007722:	469e      	mov	lr, r3
 8007724:	2600      	movs	r6, #0
 8007726:	9b02      	ldr	r3, [sp, #8]
 8007728:	eddc 6a00 	vldr	s13, [ip]
 800772c:	42b4      	cmp	r4, r6
 800772e:	eba3 0b07 	sub.w	fp, r3, r7
 8007732:	f000 80a1 	beq.w	8007878 <arm_mat_inverse_f32+0x1e4>
 8007736:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800789c <arm_mat_inverse_f32+0x208>
 800773a:	4632      	mov	r2, r6
 800773c:	4663      	mov	r3, ip
 800773e:	e00b      	b.n	8007758 <arm_mat_inverse_f32+0xc4>
 8007740:	eef4 7a47 	vcmp.f32	s15, s14
 8007744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007748:	f102 0201 	add.w	r2, r2, #1
 800774c:	bfc8      	it	gt
 800774e:	eeb0 7a67 	vmovgt.f32	s14, s15
 8007752:	42a2      	cmp	r2, r4
 8007754:	442b      	add	r3, r5
 8007756:	d014      	beq.n	8007782 <arm_mat_inverse_f32+0xee>
 8007758:	edd3 7a00 	vldr	s15, [r3]
 800775c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007764:	eeb1 6a67 	vneg.f32	s12, s15
 8007768:	dcea      	bgt.n	8007740 <arm_mat_inverse_f32+0xac>
 800776a:	eeb4 6a47 	vcmp.f32	s12, s14
 800776e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007772:	f102 0201 	add.w	r2, r2, #1
 8007776:	bfc8      	it	gt
 8007778:	eeb0 7a46 	vmovgt.f32	s14, s12
 800777c:	42a2      	cmp	r2, r4
 800777e:	442b      	add	r3, r5
 8007780:	d1ea      	bne.n	8007758 <arm_mat_inverse_f32+0xc4>
 8007782:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8007786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800778a:	d075      	beq.n	8007878 <arm_mat_inverse_f32+0x1e4>
 800778c:	eef5 6a40 	vcmp.f32	s13, #0.0
 8007790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007794:	d070      	beq.n	8007878 <arm_mat_inverse_f32+0x1e4>
 8007796:	4672      	mov	r2, lr
 8007798:	4663      	mov	r3, ip
 800779a:	ed93 7a00 	vldr	s14, [r3]
 800779e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80077a2:	3a01      	subs	r2, #1
 80077a4:	ece3 7a01 	vstmia	r3!, {s15}
 80077a8:	d1f7      	bne.n	800779a <arm_mat_inverse_f32+0x106>
 80077aa:	9901      	ldr	r1, [sp, #4]
 80077ac:	464b      	mov	r3, r9
 80077ae:	ed93 7a00 	vldr	s14, [r3]
 80077b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80077b6:	3901      	subs	r1, #1
 80077b8:	ece3 7a01 	vstmia	r3!, {s15}
 80077bc:	d1f7      	bne.n	80077ae <arm_mat_inverse_f32+0x11a>
 80077be:	9803      	ldr	r0, [sp, #12]
 80077c0:	ea4f 0886 	mov.w	r8, r6, lsl #2
 80077c4:	42b1      	cmp	r1, r6
 80077c6:	d039      	beq.n	800783c <arm_mat_inverse_f32+0x1a8>
 80077c8:	eddb 6a00 	vldr	s13, [fp]
 80077cc:	465a      	mov	r2, fp
 80077ce:	4673      	mov	r3, lr
 80077d0:	46e2      	mov	sl, ip
 80077d2:	ecba 7a01 	vldmia	sl!, {s14}
 80077d6:	edd2 7a00 	vldr	s15, [r2]
 80077da:	ee26 7a87 	vmul.f32	s14, s13, s14
 80077de:	3b01      	subs	r3, #1
 80077e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80077e4:	ece2 7a01 	vstmia	r2!, {s15}
 80077e8:	d1f3      	bne.n	80077d2 <arm_mat_inverse_f32+0x13e>
 80077ea:	9b01      	ldr	r3, [sp, #4]
 80077ec:	44bb      	add	fp, r7
 80077ee:	4602      	mov	r2, r0
 80077f0:	46ca      	mov	sl, r9
 80077f2:	ecba 7a01 	vldmia	sl!, {s14}
 80077f6:	edd2 7a00 	vldr	s15, [r2]
 80077fa:	ee26 7a87 	vmul.f32	s14, s13, s14
 80077fe:	3b01      	subs	r3, #1
 8007800:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007804:	ece2 7a01 	vstmia	r2!, {s15}
 8007808:	d1f3      	bne.n	80077f2 <arm_mat_inverse_f32+0x15e>
 800780a:	4428      	add	r0, r5
 800780c:	3101      	adds	r1, #1
 800780e:	428c      	cmp	r4, r1
 8007810:	44c3      	add	fp, r8
 8007812:	d1d7      	bne.n	80077c4 <arm_mat_inverse_f32+0x130>
 8007814:	9b04      	ldr	r3, [sp, #16]
 8007816:	f1be 0e01 	subs.w	lr, lr, #1
 800781a:	f106 0601 	add.w	r6, r6, #1
 800781e:	449c      	add	ip, r3
 8007820:	f1a7 0704 	sub.w	r7, r7, #4
 8007824:	44a9      	add	r9, r5
 8007826:	f47f af7e 	bne.w	8007726 <arm_mat_inverse_f32+0x92>
 800782a:	eef5 6a40 	vcmp.f32	s13, #0.0
 800782e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007832:	d006      	beq.n	8007842 <arm_mat_inverse_f32+0x1ae>
 8007834:	2000      	movs	r0, #0
 8007836:	b007      	add	sp, #28
 8007838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783c:	44bb      	add	fp, r7
 800783e:	4428      	add	r0, r5
 8007840:	e7e4      	b.n	800780c <arm_mat_inverse_f32+0x178>
 8007842:	9b05      	ldr	r3, [sp, #20]
 8007844:	9a01      	ldr	r2, [sp, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	edd3 7a00 	vldr	s15, [r3]
 800784c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007850:	fb02 f204 	mul.w	r2, r2, r4
 8007854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007858:	4614      	mov	r4, r2
 800785a:	bf08      	it	eq
 800785c:	3304      	addeq	r3, #4
 800785e:	d007      	beq.n	8007870 <arm_mat_inverse_f32+0x1dc>
 8007860:	e7e8      	b.n	8007834 <arm_mat_inverse_f32+0x1a0>
 8007862:	ecf3 7a01 	vldmia	r3!, {s15}
 8007866:	eef5 7a40 	vcmp.f32	s15, #0.0
 800786a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800786e:	d1e1      	bne.n	8007834 <arm_mat_inverse_f32+0x1a0>
 8007870:	f10e 0e01 	add.w	lr, lr, #1
 8007874:	4574      	cmp	r4, lr
 8007876:	d1f4      	bne.n	8007862 <arm_mat_inverse_f32+0x1ce>
 8007878:	f06f 0004 	mvn.w	r0, #4
 800787c:	b007      	add	sp, #28
 800787e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007882:	f06f 0002 	mvn.w	r0, #2
 8007886:	b007      	add	sp, #28
 8007888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788c:	4656      	mov	r6, sl
 800788e:	3f01      	subs	r7, #1
 8007890:	f846 bb04 	str.w	fp, [r6], #4
 8007894:	f47f af1b 	bne.w	80076ce <arm_mat_inverse_f32+0x3a>
 8007898:	e735      	b.n	8007706 <arm_mat_inverse_f32+0x72>
 800789a:	bf00      	nop
 800789c:	00000000 	.word	0x00000000

080078a0 <arm_mat_init_f32>:
 80078a0:	8001      	strh	r1, [r0, #0]
 80078a2:	8042      	strh	r2, [r0, #2]
 80078a4:	6043      	str	r3, [r0, #4]
 80078a6:	4770      	bx	lr

080078a8 <arm_mat_add_f32>:
 80078a8:	b4f0      	push	{r4, r5, r6, r7}
 80078aa:	e9d1 4700 	ldrd	r4, r7, [r1]
 80078ae:	6803      	ldr	r3, [r0, #0]
 80078b0:	f8d0 c004 	ldr.w	ip, [r0, #4]
 80078b4:	6856      	ldr	r6, [r2, #4]
 80078b6:	42a3      	cmp	r3, r4
 80078b8:	d15d      	bne.n	8007976 <arm_mat_add_f32+0xce>
 80078ba:	6812      	ldr	r2, [r2, #0]
 80078bc:	4293      	cmp	r3, r2
 80078be:	d15a      	bne.n	8007976 <arm_mat_add_f32+0xce>
 80078c0:	8803      	ldrh	r3, [r0, #0]
 80078c2:	8844      	ldrh	r4, [r0, #2]
 80078c4:	fb04 f403 	mul.w	r4, r4, r3
 80078c8:	08a5      	lsrs	r5, r4, #2
 80078ca:	d032      	beq.n	8007932 <arm_mat_add_f32+0x8a>
 80078cc:	f10c 0110 	add.w	r1, ip, #16
 80078d0:	f107 0210 	add.w	r2, r7, #16
 80078d4:	f106 0310 	add.w	r3, r6, #16
 80078d8:	4628      	mov	r0, r5
 80078da:	ed12 7a04 	vldr	s14, [r2, #-16]
 80078de:	ed51 7a04 	vldr	s15, [r1, #-16]
 80078e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078e6:	3801      	subs	r0, #1
 80078e8:	ed43 7a04 	vstr	s15, [r3, #-16]
 80078ec:	ed12 7a03 	vldr	s14, [r2, #-12]
 80078f0:	ed51 7a03 	vldr	s15, [r1, #-12]
 80078f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80078f8:	f101 0110 	add.w	r1, r1, #16
 80078fc:	ed43 7a03 	vstr	s15, [r3, #-12]
 8007900:	ed12 7a02 	vldr	s14, [r2, #-8]
 8007904:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 8007908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800790c:	f102 0210 	add.w	r2, r2, #16
 8007910:	ed43 7a02 	vstr	s15, [r3, #-8]
 8007914:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 8007918:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800791c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007920:	f103 0310 	add.w	r3, r3, #16
 8007924:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8007928:	d1d7      	bne.n	80078da <arm_mat_add_f32+0x32>
 800792a:	012b      	lsls	r3, r5, #4
 800792c:	449c      	add	ip, r3
 800792e:	441f      	add	r7, r3
 8007930:	441e      	add	r6, r3
 8007932:	f014 0403 	ands.w	r4, r4, #3
 8007936:	d01b      	beq.n	8007970 <arm_mat_add_f32+0xc8>
 8007938:	edd7 7a00 	vldr	s15, [r7]
 800793c:	ed9c 7a00 	vldr	s14, [ip]
 8007940:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007944:	3c01      	subs	r4, #1
 8007946:	edc6 7a00 	vstr	s15, [r6]
 800794a:	d011      	beq.n	8007970 <arm_mat_add_f32+0xc8>
 800794c:	eddc 7a01 	vldr	s15, [ip, #4]
 8007950:	ed97 7a01 	vldr	s14, [r7, #4]
 8007954:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007958:	2c01      	cmp	r4, #1
 800795a:	edc6 7a01 	vstr	s15, [r6, #4]
 800795e:	d007      	beq.n	8007970 <arm_mat_add_f32+0xc8>
 8007960:	eddc 7a02 	vldr	s15, [ip, #8]
 8007964:	ed97 7a02 	vldr	s14, [r7, #8]
 8007968:	ee77 7a87 	vadd.f32	s15, s15, s14
 800796c:	edc6 7a02 	vstr	s15, [r6, #8]
 8007970:	2000      	movs	r0, #0
 8007972:	bcf0      	pop	{r4, r5, r6, r7}
 8007974:	4770      	bx	lr
 8007976:	f06f 0002 	mvn.w	r0, #2
 800797a:	e7fa      	b.n	8007972 <arm_mat_add_f32+0xca>

0800797c <__libc_init_array>:
 800797c:	b570      	push	{r4, r5, r6, lr}
 800797e:	4d0d      	ldr	r5, [pc, #52]	; (80079b4 <__libc_init_array+0x38>)
 8007980:	4c0d      	ldr	r4, [pc, #52]	; (80079b8 <__libc_init_array+0x3c>)
 8007982:	1b64      	subs	r4, r4, r5
 8007984:	10a4      	asrs	r4, r4, #2
 8007986:	2600      	movs	r6, #0
 8007988:	42a6      	cmp	r6, r4
 800798a:	d109      	bne.n	80079a0 <__libc_init_array+0x24>
 800798c:	4d0b      	ldr	r5, [pc, #44]	; (80079bc <__libc_init_array+0x40>)
 800798e:	4c0c      	ldr	r4, [pc, #48]	; (80079c0 <__libc_init_array+0x44>)
 8007990:	f000 f820 	bl	80079d4 <_init>
 8007994:	1b64      	subs	r4, r4, r5
 8007996:	10a4      	asrs	r4, r4, #2
 8007998:	2600      	movs	r6, #0
 800799a:	42a6      	cmp	r6, r4
 800799c:	d105      	bne.n	80079aa <__libc_init_array+0x2e>
 800799e:	bd70      	pop	{r4, r5, r6, pc}
 80079a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a4:	4798      	blx	r3
 80079a6:	3601      	adds	r6, #1
 80079a8:	e7ee      	b.n	8007988 <__libc_init_array+0xc>
 80079aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80079ae:	4798      	blx	r3
 80079b0:	3601      	adds	r6, #1
 80079b2:	e7f2      	b.n	800799a <__libc_init_array+0x1e>
 80079b4:	08007a0c 	.word	0x08007a0c
 80079b8:	08007a0c 	.word	0x08007a0c
 80079bc:	08007a0c 	.word	0x08007a0c
 80079c0:	08007a10 	.word	0x08007a10

080079c4 <memset>:
 80079c4:	4402      	add	r2, r0
 80079c6:	4603      	mov	r3, r0
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d100      	bne.n	80079ce <memset+0xa>
 80079cc:	4770      	bx	lr
 80079ce:	f803 1b01 	strb.w	r1, [r3], #1
 80079d2:	e7f9      	b.n	80079c8 <memset+0x4>

080079d4 <_init>:
 80079d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d6:	bf00      	nop
 80079d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079da:	bc08      	pop	{r3}
 80079dc:	469e      	mov	lr, r3
 80079de:	4770      	bx	lr

080079e0 <_fini>:
 80079e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079e2:	bf00      	nop
 80079e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079e6:	bc08      	pop	{r3}
 80079e8:	469e      	mov	lr, r3
 80079ea:	4770      	bx	lr
