

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 21:59:00 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  38353|  151921|  38353|  151921|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+
        |                 |     Latency    |  Iteration  |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min  |   max  |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+
        |- Loop 1         |  38352|  151920| 2397 ~ 9495 |          -|          -|       16|    no    |
        | + Loop 1.1      |   2394|    9492|  171 ~ 339  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    168|     336|           12|          -|          -| 14 ~ 28 |    no    |
        +-----------------+-------+--------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      9|       -|      -|    -|
|Expression       |        -|      0|       0|    770|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        -|      -|    1067|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1067|   1233|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+-------+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+-------+---+----+-----+
    |network_mux_32_16_1_1_U31  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_U32  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_U33  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_U34  |network_mux_32_16_1_1  |        0|      0|  0|  65|    0|
    +---------------------------+-----------------------+---------+-------+---+----+-----+
    |Total                      |                       |        0|      0|  0| 260|    0|
    +---------------------------+-----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U35  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U36  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U37  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U38  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U39  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U40  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U41  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U42  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U43  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln41_fu_357_p2     |     *    |      0|  0|  51|           7|           9|
    |mul_ln60_fu_430_p2     |     *    |      0|  0|  33|           7|           5|
    |mul_ln79_fu_442_p2     |     *    |      0|  0|  33|           7|           5|
    |tmp10_fu_454_p2        |     *    |      0|  0|  51|           6|           9|
    |add_ln103_1_fu_674_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln103_2_fu_726_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_3_fu_760_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_4_fu_732_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_5_fu_680_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln103_6_fu_746_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_7_fu_751_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_8_fu_756_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_fu_489_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln20_3_fu_336_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln20_fu_331_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln41_1_fu_494_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln41_fu_474_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln47_1_fu_371_p2   |     +    |      0|  0|  10|           1|           2|
    |add_ln47_2_fu_479_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln47_3_fu_498_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln47_fu_366_p2     |     +    |      0|  0|  19|           1|          14|
    |add_ln53_1_fu_484_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln53_2_fu_510_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln53_fu_376_p2     |     +    |      0|  0|  19|           2|          14|
    |add_ln60_2_fu_514_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln60_fu_386_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln66_fu_526_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln72_fu_530_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln79_1_fu_411_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln79_fu_534_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln85_fu_538_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln91_fu_542_p2     |     +    |      0|  0|  19|          14|          14|
    |next_mul_fu_391_p2     |     +    |      0|  0|  14|          10|          10|
    |out_d_fu_347_p2        |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_401_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_464_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_417_p2          |     +    |      0|  0|  15|           9|           9|
    |icmp_ln20_fu_341_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln21_fu_396_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln22_fu_459_p2    |   icmp   |      0|  0|  11|           5|           5|
    |xor_ln53_fu_381_p2     |    xor   |      0|  0|   3|           2|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 770|         417|         431|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  89|         18|    1|         18|
    |input_r_address0  |  33|          6|   14|         84|
    |input_r_address1  |  27|          5|   14|         70|
    |out_d_0_reg_219   |   9|          2|    5|         10|
    |out_h_0_reg_253   |   9|          2|    5|         10|
    |out_w_0_reg_276   |   9|          2|    5|         10|
    |phi_mul2_reg_230  |   9|          2|    9|         18|
    |phi_mul5_reg_241  |   9|          2|    9|         18|
    |phi_mul_reg_264   |   9|          2|   10|         20|
    +------------------+----+-----------+-----+-----------+
    |Total             | 203|         41|   72|        258|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln103_1_reg_1219       |  16|   0|   16|          0|
    |add_ln103_3_reg_1254       |  16|   0|   16|          0|
    |add_ln103_4_reg_1244       |  16|   0|   16|          0|
    |add_ln103_5_reg_1224       |  16|   0|   16|          0|
    |add_ln103_7_reg_1249       |  16|   0|   16|          0|
    |add_ln103_reg_1015         |  14|   0|   14|          0|
    |add_ln20_3_reg_883         |   9|   0|    9|          0|
    |add_ln20_reg_878           |   9|   0|    9|          0|
    |add_ln41_1_reg_1020        |  14|   0|   14|          0|
    |add_ln41_reg_994           |  14|   0|   14|          0|
    |add_ln47_1_reg_916         |   2|   0|    2|          0|
    |add_ln47_2_reg_1001        |  14|   0|   14|          0|
    |add_ln47_3_reg_1025        |  14|   0|   14|          0|
    |add_ln47_reg_911           |  14|   0|   14|          0|
    |add_ln53_1_reg_1008        |  14|   0|   14|          0|
    |add_ln53_2_reg_1040        |  14|   0|   14|          0|
    |add_ln53_reg_921           |  14|   0|   14|          0|
    |add_ln60_2_reg_1045        |  14|   0|   14|          0|
    |add_ln60_reg_931           |   2|   0|    2|          0|
    |add_ln66_reg_1060          |  14|   0|   14|          0|
    |add_ln72_reg_1065          |  14|   0|   14|          0|
    |add_ln79_1_reg_950         |   5|   0|    5|          0|
    |add_ln79_reg_1070          |  14|   0|   14|          0|
    |add_ln85_reg_1075          |  14|   0|   14|          0|
    |add_ln91_reg_1080          |  14|   0|   14|          0|
    |ap_CS_fsm                  |  17|   0|   17|          0|
    |empty_60_reg_873           |   5|   0|    5|          0|
    |empty_reg_868              |   5|   0|    5|          0|
    |input_load_2_reg_1109      |  16|   0|   16|          0|
    |input_load_3_reg_1114      |  16|   0|   16|          0|
    |input_load_4_reg_1149      |  16|   0|   16|          0|
    |input_load_5_reg_1154      |  16|   0|   16|          0|
    |kernel1_load_reg_1093      |  16|   0|   16|          0|
    |kernel2_load_reg_1101      |  16|   0|   16|          0|
    |kernel_load_reg_1085       |  16|   0|   16|          0|
    |mul_ln41_1_reg_1174        |  30|   0|   30|          0|
    |mul_ln41_reg_896           |  14|   0|   14|          0|
    |mul_ln47_reg_1179          |  30|   0|   30|          0|
    |mul_ln53_reg_1199          |  30|   0|   30|          0|
    |mul_ln60_1_reg_1204        |  30|   0|   30|          0|
    |mul_ln66_reg_1184          |  30|   0|   30|          0|
    |mul_ln72_reg_1189          |  30|   0|   30|          0|
    |mul_ln79_1_reg_1209        |  30|   0|   30|          0|
    |mul_ln85_reg_1214          |  30|   0|   30|          0|
    |mul_ln91_reg_1229          |  30|   0|   30|          0|
    |next_mul_reg_936           |  10|   0|   10|          0|
    |out_d_0_reg_219            |   5|   0|    5|          0|
    |out_d_reg_891              |   5|   0|    5|          0|
    |out_h_0_reg_253            |   5|   0|    5|          0|
    |out_h_reg_944              |   5|   0|    5|          0|
    |out_w_0_reg_276            |   5|   0|    5|          0|
    |out_w_reg_989              |   5|   0|    5|          0|
    |phi_mul2_reg_230           |   9|   0|    9|          0|
    |phi_mul5_reg_241           |   9|   0|    9|          0|
    |phi_mul_reg_264            |  10|   0|   10|          0|
    |reg_287                    |  16|   0|   16|          0|
    |reg_291                    |  16|   0|   16|          0|
    |sext_ln41_1_reg_1169       |  30|   0|   30|          0|
    |tmp10_reg_981              |  14|   0|   14|          0|
    |tmp_1_reg_1134             |  16|   0|   16|          0|
    |tmp_2_reg_1139             |  16|   0|   16|          0|
    |tmp_3_reg_1144             |  16|   0|   16|          0|
    |tmp_reg_955                |   9|   0|    9|          0|
    |tmp_s_reg_1129             |  16|   0|   16|          0|
    |trunc_ln2_reg_1234         |  16|   0|   16|          0|
    |trunc_ln3_reg_1239         |  16|   0|   16|          0|
    |trunc_ln41_reg_903         |   2|   0|    2|          0|
    |xor_ln53_reg_926           |   2|   0|    2|          0|
    |zext_ln103_1_cast_reg_863  |   6|   0|   14|          8|
    |zext_ln103_1_reg_837       |   7|   0|    9|          2|
    |zext_ln103_2_reg_847       |   7|   0|   12|          5|
    |zext_ln103_3_reg_858       |   6|   0|    9|          3|
    |zext_ln103_4_reg_853       |   7|   0|   10|          3|
    |zext_ln103_reg_842         |   7|   0|   14|          7|
    |zext_ln41_2_reg_960        |  10|   0|   14|          4|
    |zext_ln60_1_reg_967        |  12|   0|   14|          2|
    |zext_ln79_2_reg_974        |  12|   0|   14|          2|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1067|   0| 1103|         36|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|kernel_address0    | out |    6|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    6|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    6|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

