#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x764190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x88e960 .scope module, "processor_tb" "processor_tb" 3 5;
 .timescale -9 -12;
L_0x889bf0 .functor BUFZ 1, v0x906f50_0, C4<0>, C4<0>, C4<0>;
L_0x889300 .functor OR 1, v0x902f30_0, v0x900d80_0, C4<0>, C4<0>;
L_0x88e390 .functor OR 1, L_0x889300, v0x901680_0, C4<0>, C4<0>;
L_0x88da70 .functor NOT 1, L_0x88e390, C4<0>, C4<0>, C4<0>;
L_0x88c820 .functor OR 1, v0x904bc0_0, v0x902f30_0, C4<0>, C4<0>;
L_0x88bf60 .functor OR 1, L_0x88c820, v0x900d80_0, C4<0>, C4<0>;
L_0x88f8f0 .functor OR 1, L_0x88bf60, v0x901680_0, C4<0>, C4<0>;
L_0x918150 .functor NOT 1, L_0x88f8f0, C4<0>, C4<0>, C4<0>;
L_0x9182b0 .functor OR 1, v0x900d80_0, v0x901680_0, C4<0>, C4<0>;
L_0x918320 .functor NOT 1, L_0x9182b0, C4<0>, C4<0>, C4<0>;
L_0x918440 .functor OR 1, v0x8fd2b0_0, v0x902170_0, C4<0>, C4<0>;
L_0x9184b0 .functor NOT 1, v0x901680_0, C4<0>, C4<0>, C4<0>;
L_0x918590 .functor OR 1, v0x8f8d30_0, v0x9005f0_0, C4<0>, C4<0>;
L_0x918600 .functor OR 1, v0x8ef500_0, v0x901100_0, C4<0>, C4<0>;
v0x8ff530_0 .var "__dmem_in_d_buffer", 127 0;
v0x8ff630_0 .var "__dmem_r_a_buffer", 31 0;
v0x8ff710_0 .var "__dmem_w_a_buffer", 31 0;
v0x8ff7d0_0 .var "__dwrite_or_read", 0 0;
v0x8ff890_0 .var "__imem_a_buffer", 31 0;
v0x8ff9c0_0 .var "__iwrite_or_read", 0 0;
v0x8ffa80 .array "__mem_data", 0 50000, 127 0;
v0x8ffb40_0 .net *"_ivl_11", 0 0, L_0x88c820;  1 drivers
v0x8ffc00_0 .net *"_ivl_13", 0 0, L_0x88bf60;  1 drivers
v0x8ffcc0_0 .net *"_ivl_15", 0 0, L_0x88f8f0;  1 drivers
v0x8ffd80_0 .net *"_ivl_23", 0 0, L_0x9182b0;  1 drivers
v0x8ffe40_0 .net *"_ivl_5", 0 0, L_0x889300;  1 drivers
v0x8fff00_0 .net *"_ivl_7", 0 0, L_0x88e390;  1 drivers
L_0x7f701bc5b0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7f701bca42b8 .resolv tri, L_0x7f701bc5b0f0, L_0x9184b0;
v0x8fffc0_0 .net8 "a_enable", 0 0, RS_0x7f701bca42b8;  2 drivers
v0x900060_0 .net "a_exception", 4 0, v0x8ed650_0;  1 drivers
v0x900120_0 .var "a_exception_in", 4 0;
v0x9001e0_0 .net "a_is_load", 0 0, v0x8eddd0_0;  1 drivers
v0x9002b0_0 .net "a_is_store", 0 0, v0x8ee510_0;  1 drivers
v0x900380_0 .net "a_jump", 0 0, v0x8eed10_0;  1 drivers
v0x900450_0 .var "a_jump_in", 0 0;
v0x900520_0 .net "a_nop", 0 0, v0x8ef500_0;  1 drivers
v0x9005f0_0 .var "a_nop_in", 0 0;
v0x900690_0 .net "a_pc", 31 0, v0x8efcb0_0;  1 drivers
v0x900730_0 .net "a_r_d_a", 4 0, v0x8f04a0_0;  1 drivers
v0x900820_0 .net "a_r_d_a_val", 31 0, v0x8f0c90_0;  1 drivers
v0x9008c0_0 .net "a_res", 31 0, v0x8f1480_0;  1 drivers
v0x900960_0 .var "a_res_in", 31 0;
v0x900a30_0 .net "a_stld_size", 1 0, v0x8f1c90_0;  1 drivers
v0x900b00_0 .net "a_swap_rm4", 0 0, v0x8f2480_0;  1 drivers
v0x900bf0_0 .var "a_swap_rm4_in", 0 0;
v0x900c90_0 .net "a_w", 0 0, v0x8f2c70_0;  1 drivers
v0x900d80_0 .var "a_wait", 0 0;
v0x900e20_0 .var "c_enable", 0 0;
v0x900ec0_0 .net "c_exception", 4 0, v0x8f3480_0;  1 drivers
v0x900f60_0 .var "c_exception_in", 4 0;
v0x901030_0 .net "c_nop", 0 0, v0x8f3ca0_0;  1 drivers
v0x901100_0 .var "c_nop_in", 0 0;
v0x9011a0_0 .net "c_pc", 31 0, v0x8f44c0_0;  1 drivers
v0x901270_0 .net "c_r_d_a", 4 0, v0x8f4ca0_0;  1 drivers
v0x901340_0 .net "c_res", 31 0, v0x8f5660_0;  1 drivers
v0x901410_0 .var "c_res_in", 31 0;
v0x9014e0_0 .net "c_swap_rm4", 0 0, v0x8f5e30_0;  1 drivers
v0x9015b0_0 .net "c_w", 0 0, v0x8f6610_0;  1 drivers
v0x901680_0 .var "c_wait", 0 0;
v0x901720_0 .net "clk", 0 0, v0x88c080_0;  1 drivers
v0x9017c0_0 .var/i "cycle_num", 31 0;
v0x901860_0 .var "d_addr", 31 0;
L_0x7f701bc5b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7f701bca4eb8 .resolv tri, L_0x7f701bc5b0a8, L_0x918320;
v0x901920_0 .net8 "d_enable", 0 0, RS_0x7f701bca4eb8;  2 drivers
v0x9019c0_0 .net "d_exception", 4 0, v0x8f6df0_0;  1 drivers
v0x901ad0_0 .var "d_exception_in", 4 0;
v0x901bb0_0 .net "d_func", 6 0, v0x8f75d0_0;  1 drivers
v0x901c70_0 .var "d_func_in", 6 0;
v0x901d40_0 .net "d_is_load", 0 0, v0x8f7dc0_0;  1 drivers
v0x901e30_0 .var "d_is_load_in", 0 0;
v0x901ef0_0 .net "d_is_store", 0 0, v0x8f85a0_0;  1 drivers
v0x901fe0_0 .var "d_is_store_in", 0 0;
v0x9020a0_0 .net "d_nop", 0 0, v0x8f8d30_0;  1 drivers
v0x902170_0 .var "d_nop_in", 0 0;
v0x902210_0 .net "d_pc", 31 0, v0x8f9520_0;  1 drivers
v0x902300_0 .net "d_r_a", 31 0, v0x8f9d00_0;  1 drivers
v0x9023c0_0 .var "d_r_a_in", 31 0;
v0x902490_0 .net "d_r_b", 31 0, v0x8fa4f0_0;  1 drivers
v0x902560_0 .var "d_r_b_in", 31 0;
v0x902630_0 .net "d_r_d_a", 4 0, v0x8face0_0;  1 drivers
v0x902720_0 .var "d_r_d_a_in", 4 0;
v0x902bf0_0 .net "d_r_d_a_val", 31 0, v0x8fb6d0_0;  1 drivers
v0x902ce0_0 .var "d_r_d_a_val_in", 31 0;
v0x902da0_0 .net "d_w", 0 0, v0x8fbeb0_0;  1 drivers
v0x902e90_0 .var "d_w_in", 0 0;
v0x902f30_0 .var "d_wait", 0 0;
L_0x7f701bc5b018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x902fd0_0 .net "data", 31 0, L_0x7f701bc5b018;  1 drivers
v0x903090 .array "dcache_data", 3 0, 127 0;
v0x903150_0 .var "dcache_read", 0 0;
v0x903210 .array "dcache_tags", 3 0, 25 0;
v0x9032d0 .array "dcache_valid", 3 0, 0 0;
v0x903370_0 .var "dhit", 0 0;
v0x903430_0 .var "dmem_finished", 0 0;
v0x9034f0_0 .var "dmem_in_data", 127 0;
v0x9035d0_0 .var "dmem_r_address", 31 0;
v0x9036b0_0 .var "dmem_read", 0 0;
v0x903770_0 .var "dmem_w_address", 31 0;
v0x903850_0 .var "dmem_write", 0 0;
v0x903910_0 .var/i "dread_cycles", 31 0;
v0x9039f0_0 .var "drm0", 31 0;
v0x903ad0_0 .var "drm1", 31 0;
v0x903bb0_0 .var "dtlb_miss", 0 0;
v0x903c70 .array "dtlb_page_protections", 0 19, 2 0;
v0x903d30 .array "dtlb_ppns", 0 19, 19 0;
v0x903df0_0 .var "dtlb_read", 0 0;
v0x903eb0_0 .var "dtlb_tail", 5 0;
v0x903f90_0 .var "dtlb_va", 31 0;
v0x904070_0 .var "dtlb_valids", 19 0;
v0x904150 .array "dtlb_vpns", 0 19, 31 0;
v0x904210_0 .var "dtlb_wait", 0 0;
v0x9042d0_0 .var/i "dwrite_cycles", 31 0;
v0x9043b0_0 .net "enable_inc", 0 0, L_0x918150;  1 drivers
L_0x7f701bc5b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x904480_0 .net "enable_pc", 0 0, L_0x7f701bc5b138;  1 drivers
L_0x7f701bc5b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7f701bca4108 .resolv tri, L_0x88da70, L_0x7f701bc5b060;
v0x904520_0 .net8 "f_enable", 0 0, RS_0x7f701bca4108;  2 drivers
v0x9045c0_0 .net "f_exception", 4 0, v0x8fcad0_0;  1 drivers
v0x9046d0_0 .var "f_exception_in", 4 0;
v0x904790_0 .net "f_instr", 31 0, v0x8ece60_0;  1 drivers
v0x904860_0 .var "f_instr_input", 31 0;
v0x904930_0 .net "f_nop", 0 0, v0x8fd2b0_0;  1 drivers
v0x904a00_0 .var "f_nop_in", 0 0;
v0x904ad0_0 .net "f_pc", 31 0, v0x8fded0_0;  1 drivers
v0x904bc0_0 .var "f_wait", 0 0;
v0x904c60_0 .var "hit", 0 0;
v0x904d00_0 .var/i "i", 31 0;
v0x904de0_0 .var "iaddr", 31 0;
v0x904ec0 .array "icache_data", 3 0, 127 0;
v0x904f80_0 .var "icache_read", 0 0;
v0x905040 .array "icache_tags", 3 0, 25 0;
v0x905100 .array "icache_valid", 3 0, 0 0;
v0x9051a0_0 .var "icache_write", 0 0;
v0x905260_0 .var "imem_address", 31 0;
v0x905340_0 .var "imem_finished", 0 0;
v0x905400_0 .var "imem_read", 0 0;
v0x9054c0_0 .var "in_data", 31 0;
v0x9055a0_0 .var/s "irm0", 32 0;
v0x905680_0 .var/s "irm1", 32 0;
v0x905760_0 .var "itlb_hit", 0 0;
v0x905820_0 .var "itlb_miss", 0 0;
v0x9058e0 .array "itlb_page_protections", 0 19, 2 0;
v0x9059a0 .array "itlb_ppns", 0 19, 19 0;
v0x905a60_0 .var "itlb_read", 0 0;
v0x905b20_0 .var "itlb_tail", 5 0;
v0x905c00_0 .var "itlb_va", 31 0;
v0x905ce0_0 .var "itlb_valids", 19 0;
v0x905dc0 .array "itlb_vpns", 0 19, 31 0;
v0x906690_0 .var "itlb_wait", 0 0;
v0x906750_0 .var/i "iwait_cycles", 31 0;
v0x906830_0 .var "mem_reset", 0 0;
v0x9068f0_0 .var "out_dmem", 127 0;
v0x9069d0_0 .var "out_imem", 127 0;
v0x906ab0_0 .var "page_table_root_addr", 31 0;
v0x906b90_0 .var "page_walking_dtlb", 0 0;
v0x906c50_0 .var "page_walking_itlb", 0 0;
v0x906d10_0 .var "pc", 31 0;
v0x906dd0_0 .var "pc_in", 31 0;
v0x906e90_0 .var "pc_jump", 0 0;
v0x906f50_0 .var "reset", 0 0;
v0x906ff0_0 .net "reset_pc", 0 0, L_0x889bf0;  1 drivers
v0x9070b0_0 .var "rgs_enable", 0 0;
v0x907170 .array "rgs_out", 0 31, 31 0;
v0x907230_0 .var "rm0", 31 0;
v0x907310_0 .var "rm1", 31 0;
v0x9073f0_0 .var "rm4", 0 0;
v0x9074b0_0 .net "stld_size", 1 0, v0x8fe6b0_0;  1 drivers
v0x9075c0_0 .var "stld_size_in", 1 0;
v0x907680_0 .var "va_to_pa", 19 0;
v0x907740_0 .var "was_reseted", 0 0;
E_0x777390 .event posedge, v0x8ecf40_0, v0x9051a0_0, v0x904f80_0;
E_0x79b880 .event posedge, v0x8ecf40_0;
E_0x7773d0 .event posedge, v0x905a60_0;
E_0x787c80 .event posedge, v0x903df0_0;
E_0x8d8cc0 .event posedge, v0x88c080_0;
E_0x8d85c0 .event posedge, v0x905400_0, v0x9036b0_0, v0x903850_0;
E_0x887d60 .event posedge, v0x906830_0, v0x8ecf40_0;
E_0x87c360 .event posedge, v0x903150_0;
S_0x854360 .scope begin, "$unm_blk_103" "$unm_blk_103" 4 45, 4 45 0, S_0x88e960;
 .timescale -9 -12;
v0x88dc60_0 .var/i "j", 31 0;
S_0x8ec5e0 .scope function.vec4.s7, "calc_func" "calc_func" 5 192, 5 192 0, S_0x88e960;
 .timescale -9 -12;
; Variable calc_func is vec4 return value of scope S_0x8ec5e0
v0x88ca10_0 .var "op", 6 0;
TD_processor_tb.calc_func ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 2, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 4, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 10, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 11, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 12, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 13, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 14, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 15, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 16, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 17, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 32, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 51, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 33, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0x88ca10_0;
    %pad/u 32;
    %cmpi/e 52, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 34, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
    %jmp T_0.29;
T_0.28 ;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to calc_func (store_vec4_to_lval)
T_0.29 ;
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %end;
S_0x8ec860 .scope module, "clk_gen" "clock" 3 10, 6 4 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
P_0x8eca40 .param/l "PERIOD" 0 6 6, +C4<00000000000000000000000000001010>;
v0x88c080_0 .var "clk", 0 0;
S_0x8ecb80 .scope module, "f_instr_ff" "ff" 7 24, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8ecd60 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x88c150_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x88fa10_0 .net8 "enable", 0 0, RS_0x7f701bca4108;  alias, 2 drivers
v0x88fae0_0 .net "in", 31 0, v0x904860_0;  1 drivers
v0x8ece60_0 .var "out", 31 0;
v0x8ecf40_0 .net "reset", 0 0, v0x906f50_0;  1 drivers
E_0x8542d0 .event posedge, v0x8ecf40_0, v0x88c080_0;
S_0x8ed0f0 .scope module, "ff_a_exception" "ff" 9 110, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8ed320 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8ed3c0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8ed4d0_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8ed590_0 .net "in", 4 0, v0x8f6df0_0;  alias, 1 drivers
v0x8ed650_0 .var "out", 4 0;
v0x8ed730_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8ed8a0 .scope module, "ff_a_is_load" "ff" 9 51, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8eda80 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8edb50_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8edc10_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8edd00_0 .net "in", 0 0, v0x8f7dc0_0;  alias, 1 drivers
v0x8eddd0_0 .var "out", 0 0;
v0x8ede90_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8ee070 .scope module, "ff_a_is_store" "ff" 9 60, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8ee250 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8ee2f0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8ee3b0_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8ee470_0 .net "in", 0 0, v0x8f85a0_0;  alias, 1 drivers
v0x8ee510_0 .var "out", 0 0;
v0x8ee5f0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8ee780 .scope module, "ff_a_jump" "ff" 9 80, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8ee960 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8eeac0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8eeb80_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8eec40_0 .net "in", 0 0, v0x900450_0;  1 drivers
v0x8eed10_0 .var "out", 0 0;
v0x8eedf0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8eef80 .scope module, "ff_a_nop" "ff" 9 90, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8ed2d0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8ef2b0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8ef370_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8ef430_0 .net "in", 0 0, L_0x918590;  1 drivers
v0x8ef500_0 .var "out", 0 0;
v0x8ef5e0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8ef720 .scope module, "ff_a_pc" "ff" 9 6, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8ef900 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8efa60_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8efb20_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8efbe0_0 .net "in", 31 0, v0x8f9520_0;  alias, 1 drivers
v0x8efcb0_0 .var "out", 31 0;
v0x8efd90_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8eff20 .scope module, "ff_a_r_d_a" "ff" 9 15, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8f0100 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8f0250_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f0310_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8f03d0_0 .net "in", 4 0, v0x8face0_0;  alias, 1 drivers
v0x8f04a0_0 .var "out", 4 0;
v0x8f0580_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f0710 .scope module, "ff_a_r_d_a_val" "ff" 9 24, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8f08f0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8f0a40_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f0b00_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8f0bc0_0 .net "in", 31 0, v0x8fb6d0_0;  alias, 1 drivers
v0x8f0c90_0 .var "out", 31 0;
v0x8f0d70_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f0f00 .scope module, "ff_a_res" "ff" 9 70, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8f10e0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8f1230_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f12f0_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8f13b0_0 .net "in", 31 0, v0x900960_0;  1 drivers
v0x8f1480_0 .var "out", 31 0;
v0x8f1560_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f16f0 .scope module, "ff_a_stld_size" "ff" 9 33, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 2 "out";
P_0x8f18d0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000010>;
v0x8f1a20_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f1ae0_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f1ba0_0 .net "in", 1 0, v0x8fe6b0_0;  alias, 1 drivers
v0x8f1c90_0 .var "out", 1 0;
v0x8f1d70_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f1f00 .scope module, "ff_a_swap_rm4" "ff" 9 100, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f20e0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f2230_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f22f0_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8f23b0_0 .net "in", 0 0, v0x900bf0_0;  1 drivers
v0x8f2480_0 .var "out", 0 0;
v0x8f2560_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f26f0 .scope module, "ff_a_w" "ff" 9 42, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f28d0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f2a20_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f2ae0_0 .net8 "enable", 0 0, RS_0x7f701bca42b8;  alias, 2 drivers
v0x8f2ba0_0 .net "in", 0 0, v0x8fbeb0_0;  alias, 1 drivers
v0x8f2c70_0 .var "out", 0 0;
v0x8f2d50_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f2ee0 .scope module, "ff_c_exception" "ff" 10 77, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8f30c0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8f3210_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f32d0_0 .net "enable", 0 0, v0x900e20_0;  1 drivers
v0x8f3390_0 .net "in", 4 0, v0x900f60_0;  1 drivers
v0x8f3480_0 .var "out", 4 0;
v0x8f3560_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f36f0 .scope module, "ff_c_nop" "ff" 10 56, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f38d0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f3a20_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f3ae0_0 .net "enable", 0 0, v0x900e20_0;  alias, 1 drivers
v0x8f3bd0_0 .net "in", 0 0, L_0x918600;  1 drivers
v0x8f3ca0_0 .var "out", 0 0;
v0x8f3d60_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f3ef0 .scope module, "ff_c_pc" "ff" 10 16, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8f40d0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8f4220_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f42e0_0 .net "enable", 0 0, v0x900e20_0;  alias, 1 drivers
v0x8f43f0_0 .net "in", 31 0, v0x8efcb0_0;  alias, 1 drivers
v0x8f44c0_0 .var "out", 31 0;
v0x8f4560_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f46f0 .scope module, "ff_c_r_d_a" "ff" 10 27, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8f48d0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8f4a20_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f4ae0_0 .net "enable", 0 0, v0x900e20_0;  alias, 1 drivers
v0x8f4ba0_0 .net "in", 4 0, v0x8f04a0_0;  alias, 1 drivers
v0x8f4ca0_0 .var "out", 4 0;
v0x8f4d40_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f50e0 .scope module, "ff_c_res" "ff" 10 46, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8f52c0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8f5410_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f54d0_0 .net "enable", 0 0, v0x900e20_0;  alias, 1 drivers
v0x8f5590_0 .net "in", 31 0, v0x901410_0;  1 drivers
v0x8f5660_0 .var "out", 31 0;
v0x8f5740_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f5880 .scope module, "ff_c_swap_rm4" "ff" 10 67, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f5a60 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f5bb0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f5c70_0 .net "enable", 0 0, v0x900e20_0;  alias, 1 drivers
v0x8f5d30_0 .net "in", 0 0, v0x8f2480_0;  alias, 1 drivers
v0x8f5e30_0 .var "out", 0 0;
v0x8f5ed0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f6060 .scope module, "ff_c_w" "ff" 10 36, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f6240 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f6390_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f6450_0 .net "enable", 0 0, v0x900e20_0;  alias, 1 drivers
v0x8f6510_0 .net "in", 0 0, v0x8f2c70_0;  alias, 1 drivers
v0x8f6610_0 .var "out", 0 0;
v0x8f66b0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f6840 .scope module, "ff_d_exception" "ff" 5 106, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8f6a20 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8f6b70_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f6c30_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f6d20_0 .net "in", 4 0, v0x8fcad0_0;  alias, 1 drivers
v0x8f6df0_0 .var "out", 4 0;
v0x8f6ec0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f7030 .scope module, "ff_d_func" "ff" 5 76, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 7 "out";
P_0x8f7210 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000111>;
v0x8f7360_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f7420_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f7530_0 .net "in", 6 0, v0x901c70_0;  1 drivers
v0x8f75d0_0 .var "out", 6 0;
v0x8f76b0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f7840 .scope module, "ff_d_is_load" "ff" 5 56, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f7a20 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f7b70_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f7c30_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f7cf0_0 .net "in", 0 0, v0x901e30_0;  1 drivers
v0x8f7dc0_0 .var "out", 0 0;
v0x8f7eb0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f8020 .scope module, "ff_d_is_store" "ff" 5 66, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f8200 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f8350_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f8410_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f84d0_0 .net "in", 0 0, v0x901fe0_0;  1 drivers
v0x8f85a0_0 .var "out", 0 0;
v0x8f8690_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f87b0 .scope module, "ff_d_nop" "ff" 5 116, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8f8990 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8f8ae0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f8ba0_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f8c60_0 .net "in", 0 0, L_0x918440;  1 drivers
v0x8f8d30_0 .var "out", 0 0;
v0x8f8e10_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f8fa0 .scope module, "ff_d_pc" "ff" 5 6, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8f9180 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8f92d0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f9390_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f9450_0 .net "in", 31 0, v0x8fded0_0;  alias, 1 drivers
v0x8f9520_0 .var "out", 31 0;
v0x8f9610_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f9780 .scope module, "ff_d_r_a" "ff" 5 86, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8f9960 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8f9ab0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8f9b70_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8f9c30_0 .net "in", 31 0, v0x9023c0_0;  1 drivers
v0x8f9d00_0 .var "out", 31 0;
v0x8f9de0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8f9f70 .scope module, "ff_d_r_b" "ff" 5 96, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8fa150 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8fa2a0_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fa360_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8fa420_0 .net "in", 31 0, v0x902560_0;  1 drivers
v0x8fa4f0_0 .var "out", 31 0;
v0x8fa5d0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fa760 .scope module, "ff_d_r_d_a" "ff" 5 16, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8fa940 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8faa90_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fab50_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8fac10_0 .net "in", 4 0, v0x902720_0;  1 drivers
v0x8face0_0 .var "out", 4 0;
v0x8fadd0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8faf40 .scope module, "ff_d_r_d_a_val" "ff" 5 26, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8fb330 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8fb480_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fb540_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8fb600_0 .net "in", 31 0, v0x902ce0_0;  1 drivers
v0x8fb6d0_0 .var "out", 31 0;
v0x8fb7c0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fb930 .scope module, "ff_d_w" "ff" 5 46, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8fbb10 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8fbc60_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fbd20_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8fbde0_0 .net "in", 0 0, v0x902e90_0;  1 drivers
v0x8fbeb0_0 .var "out", 0 0;
v0x8fbfa0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fc110 .scope module, "ff_f_exception" "ff" 7 14, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "out";
P_0x8fc2f0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000101>;
v0x8fc440_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fc910_0 .net8 "enable", 0 0, RS_0x7f701bca4108;  alias, 2 drivers
v0x8fca00_0 .net "in", 4 0, v0x9046d0_0;  1 drivers
v0x8fcad0_0 .var "out", 4 0;
v0x8fcba0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fcd10 .scope module, "ff_f_nop" "ff" 7 43, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x8fcef0 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000001>;
v0x8fd040_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fd100_0 .net8 "enable", 0 0, RS_0x7f701bca4108;  alias, 2 drivers
v0x8fd210_0 .net "in", 0 0, v0x904a00_0;  1 drivers
v0x8fd2b0_0 .var "out", 0 0;
v0x8fd390_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fd930 .scope module, "ff_f_pc" "ff" 7 33, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
P_0x8fdb10 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000100000>;
v0x8fdc60_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fdd20_0 .net "enable", 0 0, L_0x918150;  alias, 1 drivers
v0x8fdde0_0 .net "in", 31 0, v0x906d10_0;  1 drivers
v0x8fded0_0 .var "out", 31 0;
v0x8fdfc0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fe130 .scope module, "ff_stld_size" "ff" 5 36, 8 1 0, S_0x88e960;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 2 "out";
P_0x8fe310 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000000010>;
v0x8fe460_0 .net "clk", 0 0, v0x88c080_0;  alias, 1 drivers
v0x8fe520_0 .net8 "enable", 0 0, RS_0x7f701bca4eb8;  alias, 2 drivers
v0x8fe5e0_0 .net "in", 1 0, v0x9075c0_0;  1 drivers
v0x8fe6b0_0 .var "out", 1 0;
v0x8fe7a0_0 .net "reset", 0 0, v0x906f50_0;  alias, 1 drivers
S_0x8fe910 .scope function.vec4.s1, "needs_write" "needs_write" 5 271, 5 271 0, S_0x88e960;
 .timescale -9 -12;
; Variable needs_write is vec4 return value of scope S_0x8fe910
v0x8febd0_0 .var "op", 5 0;
TD_processor_tb.needs_write ;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/1 T_1.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_or 4, 8;
T_1.37;
    %jmp/1 T_1.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %flag_or 4, 8;
T_1.36;
    %jmp/1 T_1.35, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %flag_or 4, 8;
T_1.35;
    %jmp/1 T_1.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %flag_or 4, 8;
T_1.34;
    %jmp/1 T_1.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %flag_or 4, 8;
T_1.33;
    %jmp/1 T_1.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x8febd0_0;
    %pad/u 32;
    %cmpi/e 51, 0, 32;
    %flag_or 4, 8;
T_1.32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to needs_write (store_vec4_to_lval)
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to needs_write (store_vec4_to_lval)
T_1.31 ;
    %end;
S_0x8fecb0 .scope task, "print_pipeline" "print_pipeline" 3 58, 3 58 0, S_0x88e960;
 .timescale -9 -12;
TD_processor_tb.print_pipeline ;
    %vpi_call/w 3 63 "$display", "  %h  F", v0x906d10_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "  %h  D: %h|%h|%h|%h|%h nop: %d", v0x904ad0_0, &PV<v0x904790_0, 25, 7>, &PV<v0x904790_0, 20, 5>, &PV<v0x904790_0, 15, 5>, &PV<v0x904790_0, 10, 5>, &PV<v0x904790_0, 0, 10>, v0x904930_0, " " {0 0 0};
    %vpi_call/w 3 73 "$display", "  %h  ALU: f: %d, d_a: %0d, w: %d, r_a: %0d, r_b: %0d, load: %d, store: %d, nop: %d", v0x902210_0, v0x901bb0_0, v0x902630_0, v0x902da0_0, v0x902300_0, v0x902490_0, v0x901d40_0, v0x901ef0_0, v0x9020a0_0, " " {0 0 0};
    %load/vec4 v0x900380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %vpi_call/w 3 85 "$display", "  %h  Cache: Jump to %0d, nop: %d", v0x900690_0, v0x9008c0_0, v0x900520_0, " " {0 0 0};
    %jmp T_2.39;
T_2.38 ;
    %vpi_call/w 3 91 "$display", "  %h  Cache: res: %0d, d_a: %0d, w: %d, is_load: %d, is_store: %d, jump: %d, nop: %d", v0x900690_0, v0x9008c0_0, v0x900730_0, v0x900c90_0, v0x9001e0_0, v0x9002b0_0, v0x900380_0, v0x900520_0, " " {0 0 0};
T_2.39 ;
    %load/vec4 v0x9015b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %vpi_call/w 3 102 "$display", "  %h  WB: rgs[%0d] = %0d, nop: %d", v0x9011a0_0, v0x901270_0, v0x901340_0, v0x901030_0, " " {0 0 0};
    %jmp T_2.41;
T_2.40 ;
    %vpi_call/w 3 109 "$display", "  %h  WB: no write, nop: %d", v0x9011a0_0, v0x901030_0, " " {0 0 0};
T_2.41 ;
    %vpi_call/w 3 113 "$display", "___________________________________________________" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %end;
S_0x8fee90 .scope task, "printmem" "printmem" 4 166, 4 166 0, S_0x88e960;
 .timescale -9 -12;
v0x8ff070_0 .var/i "j", 31 0;
TD_processor_tb.printmem ;
    %pushi/vec4 2161, 0, 32;
    %store/vec4 v0x8ff070_0, 0, 32;
T_3.42 ;
    %load/vec4 v0x8ff070_0;
    %cmpi/s 2193, 0, 32;
    %jmp/0xz T_3.43, 5;
    %ix/getv/s 4, v0x8ff070_0;
    %load/vec4a v0x8ffa80, 4;
    %parti/s 32, 0, 2;
    %vpi_call/w 4 169 "$display", "%d", S<0,vec4,u32> {1 0 0};
    %ix/getv/s 4, v0x8ff070_0;
    %load/vec4a v0x8ffa80, 4;
    %parti/s 32, 32, 7;
    %vpi_call/w 4 170 "$display", "%d", S<0,vec4,u32> {1 0 0};
    %ix/getv/s 4, v0x8ff070_0;
    %load/vec4a v0x8ffa80, 4;
    %parti/s 32, 64, 8;
    %vpi_call/w 4 171 "$display", "%d", S<0,vec4,u32> {1 0 0};
    %ix/getv/s 4, v0x8ff070_0;
    %load/vec4a v0x8ffa80, 4;
    %parti/s 32, 96, 8;
    %vpi_call/w 4 172 "$display", "%d", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x8ff070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8ff070_0, 0, 32;
    %jmp T_3.42;
T_3.43 ;
    %end;
S_0x8ff170 .scope function.vec4.s33, "try_bypass" "try_bypass" 5 231, 5 231 0, S_0x88e960;
 .timescale -9 -12;
v0x8ff350_0 .var "adr", 4 0;
; Variable try_bypass is vec4 return value of scope S_0x8ff170
TD_processor_tb.try_bypass ;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/ne 32, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.46, 4;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %load/vec4 v0x9020a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.49, 4;
    %load/vec4 v0x8ff350_0;
    %load/vec4 v0x902630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %vpi_call/w 5 236 "$display", "  Stall %h: RAW r%0d unresolvable from decode", &PV<v0x904ad0_0, 0, 12>, v0x8ff350_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x902170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x902f30_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
    %jmp T_4.48;
T_4.47 ;
    %load/vec4 v0x900520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.53, 4;
    %load/vec4 v0x8ff350_0;
    %load/vec4 v0x900730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.53;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.52, 9;
    %load/vec4 v0x900c90_0;
    %and;
T_4.52;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %load/vec4 v0x9001e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.54, 4;
    %load/vec4 v0x9008c0_0;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
    %retload/vec4 0; Load try_bypass (draw_signal_vec4)
    %vpi_call/w 5 244 "$display", " Bypass %h: Decode Bypass from ALU got %d", &PV<v0x904ad0_0, 0, 12>, S<0,vec4,u33> {1 0 0};
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x902170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x902f30_0, 0, 1;
    %vpi_call/w 5 249 "$display", "  Stall %h: dependency unresolvable from alu", &PV<v0x904ad0_0, 0, 12> {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
T_4.55 ;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v0x900520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.59, 4;
    %load/vec4 v0x8ff350_0;
    %load/vec4 v0x901270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.59;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.58, 9;
    %load/vec4 v0x9015b0_0;
    %and;
T_4.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.56, 8;
    %load/vec4 v0x901030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.60, 4;
    %load/vec4 v0x901340_0;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
    %vpi_call/w 5 256 "$display", " Decode Bypass from Cache" {0 0 0};
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x902170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x902f30_0, 0, 1;
    %vpi_call/w 5 260 "$display", "  Stall %h: dependency unresolvable from cache", &PV<v0x904ad0_0, 0, 12> {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
T_4.61 ;
    %jmp T_4.57;
T_4.56 ;
    %load/vec4 v0x8ff350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x907170, 4;
    %vpi_call/w 5 265 "$display", " Bypass %h: Decode Value from Regs adr %d is %d", &PV<v0x904ad0_0, 0, 12>, v0x8ff350_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x8ff350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x907170, 4;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to try_bypass (store_vec4_to_lval)
T_4.57 ;
T_4.51 ;
T_4.48 ;
T_4.44 ;
    %end;
S_0x892c20 .scope module, "reg32" "reg32" 11 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out_data";
o0x7f701bca7cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x907840_0 .net "clk", 0 0, o0x7f701bca7cd8;  0 drivers
o0x7f701bca7d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x907920_0 .net "enable", 0 0, o0x7f701bca7d08;  0 drivers
o0x7f701bca7d38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x9079e0_0 .net "in_data", 31 0, o0x7f701bca7d38;  0 drivers
v0x907ad0_0 .var "out_data", 31 0;
o0x7f701bca7d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x907bb0_0 .net "reset", 0 0, o0x7f701bca7d98;  0 drivers
E_0x88d890 .event posedge, v0x907bb0_0, v0x907840_0;
    .scope S_0x8ec860;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x88c080_0, 0;
    %end;
    .thread T_5;
    .scope S_0x8ec860;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x88c080_0;
    %inv;
    %store/vec4 v0x88c080_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x8fc110;
T_7 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fcba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8fcad0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x8fc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x8fca00_0;
    %assign/vec4 v0x8fcad0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x8ecb80;
T_8 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8ecf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8ece60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x88fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x88fae0_0;
    %assign/vec4 v0x8ece60_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x8fd930;
T_9 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fdfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8fded0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x8fdd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x8fdde0_0;
    %assign/vec4 v0x8fded0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x8fcd10;
T_10 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fd390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8fd2b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x8fd100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x8fd210_0;
    %assign/vec4 v0x8fd2b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x8f8fa0;
T_11 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f9610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8f9520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x8f9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x8f9450_0;
    %assign/vec4 v0x8f9520_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x8fa760;
T_12 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fadd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8face0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x8fab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x8fac10_0;
    %assign/vec4 v0x8face0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x8faf40;
T_13 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fb7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8fb6d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x8fb540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x8fb600_0;
    %assign/vec4 v0x8fb6d0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x8fe130;
T_14 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fe7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8fe6b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x8fe520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x8fe5e0_0;
    %assign/vec4 v0x8fe6b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x8fb930;
T_15 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8fbeb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x8fbd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x8fbde0_0;
    %assign/vec4 v0x8fbeb0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x8f7840;
T_16 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f7dc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x8f7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x8f7cf0_0;
    %assign/vec4 v0x8f7dc0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x8f8020;
T_17 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f85a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x8f8410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x8f84d0_0;
    %assign/vec4 v0x8f85a0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x8f7030;
T_18 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x8f75d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x8f7420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x8f7530_0;
    %assign/vec4 v0x8f75d0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x8f9780;
T_19 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8f9d00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x8f9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x8f9c30_0;
    %assign/vec4 v0x8f9d00_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x8f9f70;
T_20 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8fa5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8fa4f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x8fa360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x8fa420_0;
    %assign/vec4 v0x8fa4f0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x8f6840;
T_21 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8f6df0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x8f6c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x8f6d20_0;
    %assign/vec4 v0x8f6df0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x8f87b0;
T_22 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f8d30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x8f8ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x8f8c60_0;
    %assign/vec4 v0x8f8d30_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x8ef720;
T_23 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8efd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8efcb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x8efb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x8efbe0_0;
    %assign/vec4 v0x8efcb0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x8eff20;
T_24 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f0580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8f04a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x8f0310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x8f03d0_0;
    %assign/vec4 v0x8f04a0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x8f0710;
T_25 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f0d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8f0c90_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x8f0b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x8f0bc0_0;
    %assign/vec4 v0x8f0c90_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x8f16f0;
T_26 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f1d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x8f1c90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x8f1ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x8f1ba0_0;
    %assign/vec4 v0x8f1c90_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x8f26f0;
T_27 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f2d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f2c70_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x8f2ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x8f2ba0_0;
    %assign/vec4 v0x8f2c70_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x8ed8a0;
T_28 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8ede90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8eddd0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x8edc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x8edd00_0;
    %assign/vec4 v0x8eddd0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x8ee070;
T_29 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8ee5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8ee510_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x8ee3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x8ee470_0;
    %assign/vec4 v0x8ee510_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x8f0f00;
T_30 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8f1480_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x8f12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x8f13b0_0;
    %assign/vec4 v0x8f1480_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x8ee780;
T_31 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8eedf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8eed10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x8eeb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x8eec40_0;
    %assign/vec4 v0x8eed10_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x8eef80;
T_32 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8ef5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8ef500_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x8ef370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x8ef430_0;
    %assign/vec4 v0x8ef500_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x8f1f00;
T_33 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f2480_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x8f22f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x8f23b0_0;
    %assign/vec4 v0x8f2480_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x8ed0f0;
T_34 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8ed730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8ed650_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x8ed4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x8ed590_0;
    %assign/vec4 v0x8ed650_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x8f3ef0;
T_35 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f4560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8f44c0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x8f42e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x8f43f0_0;
    %assign/vec4 v0x8f44c0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x8f46f0;
T_36 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f4d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8f4ca0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x8f4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x8f4ba0_0;
    %assign/vec4 v0x8f4ca0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x8f6060;
T_37 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f66b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f6610_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x8f6450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x8f6510_0;
    %assign/vec4 v0x8f6610_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x8f50e0;
T_38 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f5740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x8f5660_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x8f54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x8f5590_0;
    %assign/vec4 v0x8f5660_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x8f36f0;
T_39 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f3d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f3ca0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x8f3ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x8f3bd0_0;
    %assign/vec4 v0x8f3ca0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x8f5880;
T_40 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f5ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8f5e30_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x8f5c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x8f5d30_0;
    %assign/vec4 v0x8f5e30_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x8f2ee0;
T_41 ;
    %wait E_0x8542d0;
    %load/vec4 v0x8f3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8f3480_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x8f32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x8f3390_0;
    %assign/vec4 v0x8f3480_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x88e960;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x906f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9054c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9070b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9073f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x9046d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x904bc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x901ad0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x902170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x902f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9005f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900bf0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x900120_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x900e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x901100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x901680_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x900f60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x903370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x905340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x903430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8ff9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8ff7d0_0, 0, 1;
    %pushi/vec4 32768, 0, 20;
    %store/vec4 v0x907680_0, 0, 20;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x906d10_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x906dd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x906e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x907740_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9017c0_0, 0, 32;
    %end;
    .thread T_42, $init;
    .scope S_0x88e960;
T_43 ;
    %wait E_0x8542d0;
    %delay 200, 0;
    %load/vec4 v0x906f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_43.2 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %load/vec4 v0x904d00_0;
    %ix/getv/s 4, v0x904d00_0;
    %store/vec4a v0x907170, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x904d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x88e960;
T_44 ;
    %wait E_0x8542d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x9046d0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x906f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x905400_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x904860_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x904bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %delay 10, 0;
    %load/vec4 v0x906d10_0;
    %assign/vec4 v0x905c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x905a60_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x905400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x905340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9051a0_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904bc0_0, 0, 1;
T_44.7 ;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904bc0_0, 0, 1;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x88e960;
T_45 ;
    %wait E_0x8542d0;
    %delay 410, 0;
    %load/vec4 v0x906f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x904930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x902f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x902170_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x88ca10_0, 0, 7;
    %callf/vec4 TD_processor_tb.calc_func, S_0x8ec5e0;
    %assign/vec4 v0x901c70_0, 0;
    %delay 10, 0;
    %load/vec4 v0x904790_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x902720_0, 0;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/1 T_45.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_or 4, 8;
T_45.5;
    %flag_get/vec4 4;
    %jmp/1 T_45.4, 4;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_45.4;
    %assign/vec4 v0x901e30_0, 0;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/1 T_45.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_or 4, 8;
T_45.7;
    %flag_get/vec4 4;
    %jmp/1 T_45.6, 4;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %pad/u 32;
    %pushi/vec4 21, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_45.6;
    %assign/vec4 v0x901fe0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_45.8, 4;
    %load/vec4 v0x904790_0;
    %parti/s 20, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x9023c0_0, 0;
    %jmp T_45.9;
T_45.8 ;
    %load/vec4 v0x901fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.10, 8;
    %vpi_call/w 5 149 "$display", "IS STORE DRA" {0 0 0};
    %load/vec4 v0x904790_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x8ff350_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x8ff170;
    %pad/u 32;
    %assign/vec4 v0x9023c0_0, 0;
    %jmp T_45.11;
T_45.10 ;
    %load/vec4 v0x904790_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x8ff350_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x8ff170;
    %pad/u 32;
    %assign/vec4 v0x9023c0_0, 0;
    %load/vec4 v0x904790_0;
    %parti/s 3, 29, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.12, 4;
    %load/vec4 v0x904790_0;
    %parti/s 15, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x902560_0, 0;
T_45.12 ;
T_45.11 ;
T_45.9 ;
    %load/vec4 v0x904790_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x8febd0_0, 0, 6;
    %callf/vec4 TD_processor_tb.needs_write, S_0x8fe910;
    %assign/vec4 v0x902e90_0, 0;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.14, 4;
    %load/vec4 v0x904790_0;
    %parti/s 15, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x902560_0, 0;
    %jmp T_45.15;
T_45.14 ;
    %load/vec4 v0x904790_0;
    %parti/s 3, 29, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.16, 4;
    %load/vec4 v0x904790_0;
    %parti/s 5, 10, 5;
    %store/vec4 v0x8ff350_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x8ff170;
    %pad/u 32;
    %assign/vec4 v0x902560_0, 0;
    %jmp T_45.17;
T_45.16 ;
    %load/vec4 v0x904790_0;
    %parti/s 5, 20, 6;
    %load/vec4 v0x904790_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x902560_0, 0;
T_45.17 ;
T_45.15 ;
    %delay 10, 0;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/1 T_45.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
T_45.20;
    %jmp/0xz  T_45.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9075c0_0, 0;
    %jmp T_45.19;
T_45.18 ;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/1 T_45.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
T_45.23;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9075c0_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/1 T_45.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
T_45.26;
    %jmp/0xz  T_45.24, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9075c0_0, 0;
T_45.24 ;
T_45.22 ;
T_45.19 ;
    %delay 10, 0;
    %load/vec4 v0x901fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.27, 8;
    %load/vec4 v0x904790_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x8ff350_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x8ff170;
    %pad/u 32;
    %assign/vec4 v0x902ce0_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %load/vec4 v0x901c70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %load/vec4 v0x904790_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x8ff350_0, 0, 5;
    %callf/vec4 TD_processor_tb.try_bypass, S_0x8ff170;
    %pad/u 32;
    %assign/vec4 v0x902ce0_0, 0;
    %delay 10, 0;
    %vpi_call/w 5 181 "$display", "Decode: Beq, a: %d, b: %d", v0x902ce0_0, v0x9023c0_0 {0 0 0};
T_45.29 ;
T_45.28 ;
    %delay 10, 0;
    %load/vec4 v0x9045c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %vpi_call/w 5 185 "$display", "Exception in decode!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
T_45.31 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x88e960;
T_46 ;
    %wait E_0x8542d0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9005f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x900bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x900450_0, 0;
    %load/vec4 v0x9019c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x902170_0, 0;
T_46.0 ;
    %load/vec4 v0x906f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_46.4, 4;
    %load/vec4 v0x9020a0_0;
    %nor/r;
    %and;
T_46.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %vpi_call/w 9 133 "$display", "Here %d", v0x901bb0_0 {0 0 0};
    %delay 100, 0;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.5, 4;
    %load/vec4 v0x902300_0;
    %load/vec4 v0x902490_0;
    %add;
    %store/vec4 v0x900960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.7, 4;
    %load/vec4 v0x902300_0;
    %load/vec4 v0x902490_0;
    %sub;
    %store/vec4 v0x900960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
    %jmp T_46.8;
T_46.7 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_46.9, 4;
    %load/vec4 v0x902300_0;
    %load/vec4 v0x902490_0;
    %mul;
    %store/vec4 v0x900960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
    %jmp T_46.10;
T_46.9 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.11, 4;
    %load/vec4 v0x902300_0;
    %load/vec4 v0x902bf0_0;
    %cmp/e;
    %jmp/0xz  T_46.13, 4;
    %load/vec4 v0x902490_0;
    %store/vec4 v0x900960_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
    %jmp T_46.14;
T_46.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x900960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
T_46.14 ;
    %delay 10, 0;
    %vpi_call/w 9 154 "$display", "Beq val %d %d", v0x902300_0, v0x902bf0_0 {0 0 0};
    %jmp T_46.12;
T_46.11 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_46.15, 4;
    %vpi_call/w 9 157 "$display", "ALU jump" {0 0 0};
    %load/vec4 v0x902630_0;
    %pad/u 32;
    %load/vec4 v0x902490_0;
    %add;
    %assign/vec4 v0x900960_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
    %jmp T_46.16;
T_46.15 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_46.17, 4;
    %load/vec4 v0x902300_0;
    %load/vec4 v0x902490_0;
    %add;
    %assign/vec4 v0x900960_0, 0;
    %jmp T_46.18;
T_46.17 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_46.19, 4;
    %jmp T_46.20;
T_46.19 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_46.24, 5;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_46.24;
    %flag_set/vec4 8;
    %jmp/1 T_46.23, 8;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %flag_or 8, 4;
T_46.23;
    %jmp/0xz  T_46.21, 8;
    %load/vec4 v0x902300_0;
    %assign/vec4 v0x900960_0, 0;
    %vpi_call/w 9 167 "$display", "Loading! %d", v0x902300_0 {0 0 0};
    %jmp T_46.22;
T_46.21 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_46.25, 4;
    %load/vec4 v0x9073f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.27, 8;
    %load/vec4 v0x902630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.29, 4;
    %load/vec4 v0x907310_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %ix/getv 3, v0x905b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x905dc0, 0, 4;
    %load/vec4 v0x907310_0;
    %parti/s 20, 12, 5;
    %addi 32768, 0, 20;
    %ix/getv 3, v0x905b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9059a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x905b20_0;
    %store/vec4 v0x905ce0_0, 4, 1;
    %pushi/vec4 3, 0, 3;
    %ix/getv 3, v0x905b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9058e0, 0, 4;
    %delay 10, 0;
    %vpi_call/w 9 176 "$display", "TLBWRITE index %h, iaddr %h, paddr %h", v0x905b20_0, &A<v0x905dc0, v0x905b20_0 >, &A<v0x9059a0, v0x905b20_0 > {0 0 0};
    %load/vec4 v0x905b20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 20, 0, 32;
    %mod;
    %pad/u 6;
    %assign/vec4 v0x905b20_0, 0;
    %jmp T_46.30;
T_46.29 ;
    %vpi_call/w 9 179 "$display", "rm1 %d rm0 %d", v0x907310_0, v0x907230_0 {0 0 0};
    %load/vec4 v0x907310_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %ix/getv 3, v0x903eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x904150, 0, 4;
    %load/vec4 v0x907310_0;
    %parti/s 20, 12, 5;
    %addi 32768, 0, 20;
    %ix/getv 3, v0x903eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903d30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x903eb0_0;
    %store/vec4 v0x904070_0, 4, 1;
    %pushi/vec4 3, 0, 3;
    %ix/getv 3, v0x903eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903c70, 0, 4;
    %delay 10, 0;
    %vpi_call/w 9 185 "$display", "DTLBWRITE index %d, d_addr %d, paddr %d", v0x903eb0_0, &A<v0x904150, v0x903eb0_0 >, &A<v0x903d30, v0x903eb0_0 > {0 0 0};
    %delay 100, 0;
    %load/vec4 v0x903eb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 20, 0, 32;
    %mod;
    %pad/u 6;
    %assign/vec4 v0x903eb0_0, 0;
T_46.30 ;
    %jmp T_46.28;
T_46.27 ;
    %vpi_call/w 9 190 "$display", "UNPRIVILEGED TLBWRITE" {0 0 0};
T_46.28 ;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x901bb0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_46.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x900bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x900450_0, 0;
    %load/vec4 v0x907230_0;
    %assign/vec4 v0x900960_0, 0;
    %vpi_call/w 9 196 "$display", "IRET, SWAPPING rm4 and JUMPING TO rm0" {0 0 0};
    %jmp T_46.32;
T_46.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x900960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x900450_0, 0, 1;
T_46.32 ;
T_46.26 ;
T_46.22 ;
T_46.20 ;
T_46.18 ;
T_46.16 ;
T_46.12 ;
T_46.10 ;
T_46.8 ;
T_46.6 ;
T_46.2 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x88e960;
T_47 ;
    %wait E_0x8d8cc0;
    %delay 10, 0;
    %load/vec4 v0x900060_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x902170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9005f0_0, 0;
    %vpi_call/w 10 92 "$display", "Dcache noping" {0 0 0};
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x88e960;
T_48 ;
    %wait E_0x8d8cc0;
    %delay 400, 0;
    %load/vec4 v0x900380_0;
    %assign/vec4 v0x906e90_0, 0;
    %load/vec4 v0x900380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x900520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_48.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x9008c0_0;
    %assign/vec4 v0x906dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9005f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x902170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %delay 1, 0;
    %vpi_call/w 10 108 "$display", "CACHE Jumping now to! %h", v0x900960_0 {0 0 0};
    %vpi_call/w 10 109 "$display", "fenable %d, denable %d, aenable %d", v0x904bc0_0, v0x902f30_0, v0x900d80_0 {0 0 0};
    %load/vec4 v0x900b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %vpi_call/w 10 111 "$display", "\000" {0 0 0};
    %vpi_call/w 10 112 "$display", "\000" {0 0 0};
    %vpi_call/w 10 113 "$display", "\000" {0 0 0};
    %vpi_call/w 10 114 "$display", "\000" {0 0 0};
    %vpi_call/w 10 115 "$display", "\000" {0 0 0};
    %vpi_call/w 10 116 "$display", "\000" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x905680_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x9055a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9073f0_0, 0;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x88e960;
T_49 ;
    %wait E_0x79b880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_49.0 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_49.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9032d0, 0, 4;
    %pushi/vec4 16777215, 16777215, 26;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903210, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903090, 0, 4;
    %load/vec4 v0x904d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9036b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903850_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x88e960;
T_50 ;
    %wait E_0x87c360;
    %delay 100, 0;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9032d0, 4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903210, 4;
    %load/vec4 v0x901860_0;
    %parti/s 26, 6, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.0;
    %assign/vec4 v0x903370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903150_0, 0;
    %delay 10, 0;
    %load/vec4 v0x903370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.1, 8;
    %vpi_call/w 10 146 "$display", "DCACHE HIT size %d", v0x900a30_0 {0 0 0};
    %load/vec4 v0x9002b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.3, 8;
    %vpi_call/w 10 148 "$display", "Storing %d in dcache byte %d index %d", v0x900820_0, &PV<v0x901860_0, 2, 2>, &PV<v0x901860_0, 4, 2> {0 0 0};
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_50.5, 4;
    %load/vec4 v0x900820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x903090, 5, 6;
    %jmp T_50.6;
T_50.5 ;
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_50.7, 4;
    %load/vec4 v0x900820_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x903090, 5, 6;
    %jmp T_50.8;
T_50.7 ;
    %load/vec4 v0x900820_0;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x903090, 5, 6;
T_50.8 ;
T_50.6 ;
    %jmp T_50.4;
T_50.3 ;
    %load/vec4 v0x9001e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call/w 10 157 "$display", "Loading %d bits from %d in dcache byte %d index %d", v0x900a30_0, S<0,vec4,u32>, &PV<v0x901860_0, 2, 2>, &PV<v0x901860_0, 4, 2> {1 0 0};
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_50.11, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 8;
    %pad/u 32;
    %assign/vec4 v0x901410_0, 0;
    %jmp T_50.12;
T_50.11 ;
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_50.13, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 16;
    %pad/u 32;
    %assign/vec4 v0x901410_0, 0;
    %jmp T_50.14;
T_50.13 ;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x901410_0, 0;
    %delay 10, 0;
    %vpi_call/w 10 165 "$display", "Here 32 bit load val %d", v0x901410_0 {0 0 0};
T_50.14 ;
T_50.12 ;
T_50.9 ;
T_50.4 ;
    %jmp T_50.2;
T_50.1 ;
    %vpi_call/w 10 169 "$display", "DCACHE MISS size %d", v0x900a30_0 {0 0 0};
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9032d0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.15, 8;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903210, 4;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %add;
    %vpi_call/w 10 173 "$display", "FLUSH CACHE ADDRESS %d", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 10 174 "$display", "\000" {0 0 0};
    %vpi_call/w 10 175 "$display", "\000" {0 0 0};
    %vpi_call/w 10 176 "$display", "\000" {0 0 0};
    %vpi_call/w 10 177 "$display", "\000" {0 0 0};
    %vpi_call/w 10 178 "$display", "\000" {0 0 0};
    %vpi_call/w 10 179 "$display", "\000" {0 0 0};
    %vpi_call/w 10 180 "$display", "\000" {0 0 0};
    %vpi_call/w 10 181 "$display", "\000" {0 0 0};
    %vpi_call/w 10 182 "$display", "\000" {0 0 0};
    %vpi_call/w 10 183 "$display", "\000" {0 0 0};
    %vpi_call/w 10 184 "$display", "\000" {0 0 0};
    %vpi_call/w 10 185 "$display", "\000" {0 0 0};
    %vpi_call/w 10 186 "$display", "\000" {0 0 0};
    %vpi_call/w 10 187 "$display", "\000" {0 0 0};
    %vpi_call/w 10 188 "$display", "\000" {0 0 0};
    %vpi_call/w 10 189 "$display", "\000" {0 0 0};
    %vpi_call/w 10 190 "$display", "\000" {0 0 0};
    %vpi_call/w 10 191 "$display", "\000" {0 0 0};
    %vpi_call/w 10 192 "$display", "\000" {0 0 0};
    %vpi_call/w 10 193 "$display", "\000" {0 0 0};
    %vpi_call/w 10 194 "$display", "\000" {0 0 0};
    %vpi_call/w 10 195 "$display", "\000" {0 0 0};
    %vpi_call/w 10 196 "$display", "\000" {0 0 0};
    %vpi_call/w 10 197 "$display", "\000" {0 0 0};
    %vpi_call/w 10 198 "$display", "\000" {0 0 0};
    %vpi_call/w 10 199 "$display", "\000" {0 0 0};
    %vpi_call/w 10 200 "$display", "\000" {0 0 0};
    %vpi_call/w 10 201 "$display", "\000" {0 0 0};
    %vpi_call/w 10 202 "$display", "\000" {0 0 0};
    %vpi_call/w 10 203 "$display", "\000" {0 0 0};
    %vpi_call/w 10 204 "$display", "\000" {0 0 0};
    %vpi_call/w 10 205 "$display", "\000" {0 0 0};
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %assign/vec4 v0x9034f0_0, 0;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903210, 4;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %add;
    %assign/vec4 v0x903770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x903850_0, 0;
T_50.15 ;
    %load/vec4 v0x901860_0;
    %parti/s 28, 4, 4;
    %pad/u 32;
    %assign/vec4 v0x9035d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9036b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x901680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x901100_0, 0;
T_50.2 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x88e960;
T_51 ;
    %wait E_0x8d8cc0;
    %delay 1, 0;
    %load/vec4 v0x900060_0;
    %assign/vec4 v0x900f60_0, 0;
    %delay 100, 0;
    %load/vec4 v0x901680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x903430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %delay 10, 0;
    %load/vec4 v0x901860_0;
    %parti/s 26, 6, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903210, 0, 4;
    %load/vec4 v0x9068f0_0;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903090, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9032d0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x9001e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %vpi_call/w 10 238 "$display", "Loading %d bits from %d in dcache byte %d index %d", v0x900a30_0, S<0,vec4,u32>, &PV<v0x901860_0, 2, 2>, &PV<v0x901860_0, 4, 2> {1 0 0};
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_51.6, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 8;
    %pad/u 32;
    %assign/vec4 v0x901410_0, 0;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_51.8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 16;
    %pad/u 32;
    %assign/vec4 v0x901410_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x903090, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x901410_0, 0;
    %delay 10, 0;
    %vpi_call/w 10 246 "$display", "Here 32 bit load val %d", v0x901410_0 {0 0 0};
T_51.9 ;
T_51.7 ;
T_51.4 ;
    %load/vec4 v0x9002b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %vpi_call/w 10 250 "$display", "Storing %d in dcache byte %d index %d", v0x900820_0, &PV<v0x901860_0, 2, 2>, &PV<v0x901860_0, 4, 2> {0 0 0};
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_51.12, 4;
    %load/vec4 v0x900820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x903090, 5, 6;
    %jmp T_51.13;
T_51.12 ;
    %load/vec4 v0x900a30_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_51.14, 4;
    %load/vec4 v0x900820_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x901860_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x903090, 5, 6;
    %jmp T_51.15;
T_51.14 ;
    %load/vec4 v0x900820_0;
    %load/vec4 v0x901860_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x901860_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x903090, 5, 6;
T_51.15 ;
T_51.13 ;
T_51.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x901680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9036b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x901100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903430_0, 0;
T_51.2 ;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x9001e0_0;
    %flag_set/vec4 9;
    %jmp/1 T_51.19, 9;
    %load/vec4 v0x9002b0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_51.19;
    %flag_get/vec4 9;
    %jmp/0 T_51.18, 9;
    %load/vec4 v0x900520_0;
    %nor/r;
    %and;
T_51.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %vpi_call/w 10 267 "$display", "Sending %d to dTLB", v0x9008c0_0 {0 0 0};
    %load/vec4 v0x9008c0_0;
    %assign/vec4 v0x903f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x903df0_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %load/vec4 v0x9008c0_0;
    %assign/vec4 v0x901410_0, 0;
T_51.17 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x88e960;
T_52 ;
    %wait E_0x8542d0;
    %delay 200, 0;
    %load/vec4 v0x906f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_52.2, 4;
    %load/vec4 v0x901030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %delay 200, 0;
    %load/vec4 v0x900ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.3, 4;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x906dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x906e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9073f0_0, 0;
    %load/vec4 v0x9055a0_0;
    %pad/s 32;
    %assign/vec4 v0x907230_0, 0;
    %load/vec4 v0x905680_0;
    %pad/s 32;
    %assign/vec4 v0x907310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x902170_0, 0;
    %vpi_call/w 12 28 "$display", "ITLB EXCEPTION, JUMPING TO 2K!" {0 0 0};
    %vpi_call/w 12 29 "$display", "%d", v0x900ec0_0 {0 0 0};
    %vpi_call/w 12 30 "$display", "\000" {0 0 0};
    %vpi_call/w 12 31 "$display", "\000" {0 0 0};
    %vpi_call/w 12 32 "$display", "\000" {0 0 0};
    %vpi_call/w 12 33 "$display", "\000" {0 0 0};
    %jmp T_52.4;
T_52.3 ;
    %load/vec4 v0x900ec0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_52.5, 4;
    %pushi/vec4 8208, 0, 32;
    %assign/vec4 v0x906dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x906e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9073f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x902170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9005f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x901100_0, 0;
    %load/vec4 v0x9039f0_0;
    %assign/vec4 v0x907230_0, 0;
    %load/vec4 v0x903ad0_0;
    %assign/vec4 v0x907310_0, 0;
    %vpi_call/w 12 44 "$display", "dTLB EXCEPTION, JUMPING TO 2K!" {0 0 0};
    %vpi_call/w 12 45 "$display", "%d", v0x900ec0_0 {0 0 0};
    %vpi_call/w 12 46 "$display", "\000" {0 0 0};
    %vpi_call/w 12 47 "$display", "\000" {0 0 0};
    %vpi_call/w 12 48 "$display", "\000" {0 0 0};
    %vpi_call/w 12 49 "$display", "\000" {0 0 0};
    %jmp T_52.6;
T_52.5 ;
    %load/vec4 v0x9015b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.7, 4;
    %load/vec4 v0x901270_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_52.9, 5;
    %load/vec4 v0x901340_0;
    %load/vec4 v0x901270_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x907170, 4, 0;
T_52.9 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_52.11 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_52.12, 5;
    %vpi_call/w 12 56 "$display", "Reg index %d = %d", v0x904d00_0, &A<v0x907170, v0x904d00_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x904d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_52.11;
T_52.12 ;
T_52.7 ;
T_52.6 ;
T_52.4 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x88e960;
T_53 ;
    %vpi_call/w 4 38 "$readmemb", "programs/matmul.bin", v0x8ffa80, 32'sb00000000000000000000100000000000, 32'sb00000000000000000000101110111000 {0 0 0};
    %end;
    .thread T_53;
    .scope S_0x88e960;
T_54 ;
    %wait E_0x887d60;
    %fork t_1, S_0x854360;
    %jmp t_0;
    .scope S_0x854360;
t_1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x906750_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9036b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x905400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x907230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x907310_0, 0;
    %pushi/vec4 1711276032, 0, 128;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x8ffa80, 4, 0;
    %pushi/vec4 3422552064, 0, 97;
    %concati/vec4 1677721600, 0, 31;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x8ffa80, 4, 0;
    %pushi/vec4 3422552064, 0, 97;
    %concati/vec4 1678770176, 0, 31;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x8ffa80, 4, 0;
    %pushi/vec4 2112, 0, 32;
    %store/vec4 v0x88dc60_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x88dc60_0;
    %cmpi/s 2240, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 3, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %pushi/vec4 3, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %pushi/vec4 3, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %pushi/vec4 3, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %load/vec4 v0x88dc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x88dc60_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %pushi/vec4 2161, 0, 32;
    %store/vec4 v0x88dc60_0, 0, 32;
T_54.2 ;
    %load/vec4 v0x88dc60_0;
    %cmpi/s 2161, 0, 32;
    %jmp/0xz T_54.3, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 4, v0x88dc60_0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x8ffa80, 4, 5;
    %load/vec4 v0x88dc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x88dc60_0, 0, 32;
    %jmp T_54.2;
T_54.3 ;
    %end;
    .scope S_0x88e960;
t_0 %join;
    %jmp T_54;
    .thread T_54;
    .scope S_0x88e960;
T_55 ;
    %wait E_0x8d85c0;
    %load/vec4 v0x905400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %vpi_call/w 4 96 "$display", "READING Imem ADDRESS %d", v0x905260_0 {0 0 0};
    %load/vec4 v0x905260_0;
    %assign/vec4 v0x8ff890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8ff9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x906750_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x903850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %vpi_call/w 4 103 "$display", "WRITING mem ADDRESS %d", v0x903770_0 {0 0 0};
    %load/vec4 v0x9034f0_0;
    %assign/vec4 v0x8ff530_0, 0;
    %load/vec4 v0x903770_0;
    %assign/vec4 v0x8ff710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x8ff7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9042d0_0, 0, 32;
T_55.2 ;
    %load/vec4 v0x9036b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %vpi_call/w 4 110 "$display", "READING Dmem ADDRESS %d", v0x9035d0_0 {0 0 0};
    %load/vec4 v0x9035d0_0;
    %assign/vec4 v0x8ff630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8ff7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x903910_0, 0, 32;
T_55.4 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x88e960;
T_56 ;
    %wait E_0x8d8cc0;
    %load/vec4 v0x906750_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.0, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x906750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x906750_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x906750_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.2, 5;
    %ix/getv 4, v0x8ff890_0;
    %load/vec4a v0x8ffa80, 4;
    %assign/vec4 v0x9069d0_0, 0;
    %delay 10, 0;
    %vpi_call/w 4 132 "$display", "    IMem: Read [%d] = %b", v0x8ff890_0, &A<v0x8ffa80, v0x8ff890_0 > {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x906750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x905340_0, 0, 1;
T_56.2 ;
T_56.0 ;
    %load/vec4 v0x903910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x903910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x903910_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x903910_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.6, 5;
    %ix/getv 4, v0x8ff630_0;
    %load/vec4a v0x8ffa80, 4;
    %assign/vec4 v0x9068f0_0, 0;
    %delay 10, 0;
    %vpi_call/w 4 146 "$display", "    Mem: Read [%d] = %b", v0x8ff630_0, &A<v0x8ffa80, v0x8ff630_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x903430_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x903910_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9036b0_0, 0;
T_56.6 ;
T_56.4 ;
    %load/vec4 v0x9042d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.8, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9042d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x9042d0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x9042d0_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_56.10, 5;
    %load/vec4 v0x8ff530_0;
    %ix/getv 3, v0x8ff710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x8ffa80, 0, 4;
    %delay 10, 0;
    %vpi_call/w 4 158 "$display", "    Mem: Wirte [%d] = %b", v0x8ff710_0, &A<v0x8ffa80, v0x8ff710_0 > {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x9042d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903850_0, 0;
T_56.10 ;
T_56.8 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x88e960;
T_57 ;
    %wait E_0x79b880;
    %load/vec4 v0x906f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9039f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x903ad0_0, 0;
    %pushi/vec4 20480, 0, 32;
    %assign/vec4 v0x906ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904210_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x903eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x906b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_57.2 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_57.3, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x904150, 0, 4;
    %pushi/vec4 1048575, 1048575, 20;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903d30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x904d00_0;
    %assign/vec4/off/d v0x904070_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x903c70, 0, 4;
    %load/vec4 v0x904d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_57.2;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x88e960;
T_58 ;
    %wait E_0x787c80;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x903df0_0, 0;
    %load/vec4 v0x9073f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904c60_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_58.3, 5;
    %ix/getv/s 4, v0x904d00_0;
    %load/vec4a v0x904150, 4;
    %load/vec4 v0x903f90_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_58.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904c60_0, 0;
    %ix/getv/s 4, v0x904d00_0;
    %load/vec4a v0x903d30, 4;
    %pad/u 32;
    %load/vec4 v0x903f90_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %add;
    %assign/vec4 v0x901860_0, 0;
T_58.4 ;
    %load/vec4 v0x904d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %delay 10, 0;
    %load/vec4 v0x904c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x903150_0, 0;
    %delay 100, 0;
    %vpi_call/w 13 59 "$display", "dtlb HIT, addr at dtlb before %h, after %h", v0x903f90_0, v0x901860_0 {0 0 0};
    %jmp T_58.7;
T_58.6 ;
    %load/vec4 v0x900060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.8, 4;
    %load/vec4 v0x900690_0;
    %assign/vec4 v0x9039f0_0, 0;
    %load/vec4 v0x903f90_0;
    %assign/vec4 v0x903ad0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x900f60_0, 0;
    %delay 10, 0;
    %vpi_call/w 13 65 "$display", "dtlb MISS setting pc/rm0 to %d and addr to  %d", v0x900690_0, v0x903f90_0 {0 0 0};
T_58.8 ;
T_58.7 ;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x903f90_0;
    %assign/vec4 v0x901860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x903150_0, 0;
    %delay 100, 0;
    %vpi_call/w 13 71 "$display", "OFF addr at dtlb %h", v0x901860_0 {0 0 0};
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x88e960;
T_59 ;
    %wait E_0x79b880;
    %load/vec4 v0x906f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x9055a0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x905680_0, 0;
    %pushi/vec4 20480, 0, 32;
    %assign/vec4 v0x906ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x905820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x906690_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x905b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x906c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_59.2 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_59.3, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x905dc0, 0, 4;
    %pushi/vec4 1048575, 1048575, 20;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9059a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x904d00_0;
    %assign/vec4/off/d v0x905ce0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9058e0, 0, 4;
    %load/vec4 v0x904d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_59.2;
T_59.3 ;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x88e960;
T_60 ;
    %wait E_0x7773d0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x905a60_0, 0;
    %load/vec4 v0x904a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x9073f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x905760_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_60.4 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_60.5, 5;
    %ix/getv/s 4, v0x904d00_0;
    %load/vec4a v0x905dc0, 4;
    %load/vec4 v0x905c00_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %sub;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_60.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x905760_0, 0;
    %ix/getv/s 4, v0x904d00_0;
    %load/vec4a v0x9059a0, 4;
    %pad/u 32;
    %load/vec4 v0x905c00_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %add;
    %assign/vec4 v0x904de0_0, 0;
T_60.6 ;
    %load/vec4 v0x904d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_60.4;
T_60.5 ;
    %delay 10, 0;
    %load/vec4 v0x905760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904f80_0, 0;
    %jmp T_60.9;
T_60.8 ;
    %vpi_call/w 14 62 "$display", "ITLB MISS" {0 0 0};
    %load/vec4 v0x9046d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_60.13, 4;
    %load/vec4 v0x905680_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_60.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.12, 9;
    %load/vec4 v0x9055a0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_60.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %load/vec4 v0x906d10_0;
    %pad/u 33;
    %assign/vec4 v0x9055a0_0, 0;
    %load/vec4 v0x906d10_0;
    %pad/u 33;
    %assign/vec4 v0x905680_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x9046d0_0, 0;
T_60.10 ;
T_60.9 ;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x905c00_0;
    %assign/vec4 v0x904de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x904f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x905a60_0, 0;
T_60.3 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x88e960;
T_61 ;
    %wait E_0x79b880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x904d00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x905100, 0, 4;
    %pushi/vec4 16777215, 16777215, 26;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x905040, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v0x904d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x904ec0, 0, 4;
    %load/vec4 v0x904d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x904d00_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x904f80_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x88e960;
T_62 ;
    %wait E_0x777390;
    %load/vec4 v0x906f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904f80_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x904f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x905100, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.6, 9;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x905040, 4;
    %load/vec4 v0x904de0_0;
    %parti/s 26, 6, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x906d10_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x904ec0, 4;
    %load/vec4 v0x906d10_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x904860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904a00_0, 0;
    %jmp T_62.5;
T_62.4 ;
    %delay 200, 0;
    %load/vec4 v0x904de0_0;
    %parti/s 28, 4, 4;
    %pad/u 32;
    %assign/vec4 v0x905260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x905400_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
T_62.5 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904f80_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x9051a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.7, 8;
    %load/vec4 v0x904de0_0;
    %parti/s 26, 6, 4;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x905040, 0, 4;
    %load/vec4 v0x9069d0_0;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x904ec0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x905100, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 4, 4;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x904ec0, 4;
    %load/vec4 v0x904de0_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x904860_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x905400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x904bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x904a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x905340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9051a0_0, 0, 1;
T_62.7 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x88e960;
T_63 ;
    %wait E_0x8542d0;
    %load/vec4 v0x906d10_0;
    %cmpi/e 400, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %fork TD_processor_tb.printmem, S_0x8fee90;
    %join;
    %vpi_call/w 15 15 "$finish" {0 0 0};
T_63.0 ;
    %load/vec4 v0x906ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x906d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x907740_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x904480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x907740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x907740_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x906e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.8, 8;
    %vpi_call/w 15 31 "$display", "JUMPING TO %h", v0x906dd0_0 {0 0 0};
    %load/vec4 v0x906dd0_0;
    %assign/vec4 v0x906d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x904bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x906e90_0, 0;
    %jmp T_63.9;
T_63.8 ;
    %load/vec4 v0x9043b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.10, 8;
    %load/vec4 v0x906d10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x906d10_0, 0;
T_63.10 ;
T_63.9 ;
T_63.7 ;
T_63.4 ;
T_63.3 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x88e960;
T_64 ;
    %vpi_call/w 3 37 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x88e960 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x906f50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x906f50_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x88e960;
T_65 ;
    %wait E_0x8542d0;
    %load/vec4 v0x906f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9017c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x9017c0_0, 0, 32;
    %vpi_call/w 3 51 "$display", "Cycle: %d", v0x9017c0_0 {0 0 0};
    %delay 900, 0;
    %fork TD_processor_tb.print_pipeline, S_0x8fecb0;
    %join;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x892c20;
T_66 ;
    %wait E_0x88d890;
    %load/vec4 v0x907bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x907ad0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x907920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x9079e0_0;
    %assign/vec4 v0x907ad0_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "processor.v";
    "./memory/mem.v";
    "./decode/decode.v";
    "./clock.v";
    "./fetch/fetch.v";
    "./ff.v";
    "./alu/alu.v";
    "./memory/dcache.v";
    "./reg32.v";
    "./write_back/write_back.v";
    "./memory/dtlb.v";
    "./fetch/itlb.v";
    "./fetch/programcounter.v";
