{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527287110234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527287110244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 06:25:10 2018 " "Processing started: Sat May 26 06:25:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527287110244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287110244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitcoin_hash -c bitcoin_hash " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitcoin_hash -c bitcoin_hash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287110244 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287111099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527287111204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527287111204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bitcoin_hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_bitcoin_hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bitcoin_hash " "Found entity 1: tb_bitcoin_hash" {  } { { "tb_bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/tb_bitcoin_hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527287125444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287125444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H bitcoin_hash.sv(14) " "Verilog HDL Declaration information at bitcoin_hash.sv(14): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527287125449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcoin_hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitcoin_hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcoin_hash " "Found entity 1: bitcoin_hash" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527287125450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287125450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitcoin_hash " "Elaborating entity \"bitcoin_hash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527287125497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(95) " "Verilog HDL assignment warning at bitcoin_hash.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(103) " "Verilog HDL assignment warning at bitcoin_hash.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(111) " "Verilog HDL assignment warning at bitcoin_hash.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitcoin_hash.sv(113) " "Verilog HDL assignment warning at bitcoin_hash.sv(113): truncated value with size 32 to match size of target (7)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(121) " "Verilog HDL assignment warning at bitcoin_hash.sv(121): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(124) " "Verilog HDL assignment warning at bitcoin_hash.sv(124): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitcoin_hash.sv(126) " "Verilog HDL assignment warning at bitcoin_hash.sv(126): truncated value with size 32 to match size of target (7)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(134) " "Verilog HDL assignment warning at bitcoin_hash.sv(134): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(144) " "Verilog HDL assignment warning at bitcoin_hash.sv(144): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(152) " "Verilog HDL assignment warning at bitcoin_hash.sv(152): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitcoin_hash.sv(154) " "Verilog HDL assignment warning at bitcoin_hash.sv(154): truncated value with size 32 to match size of target (7)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(163) " "Verilog HDL assignment warning at bitcoin_hash.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitcoin_hash.sv(180) " "Verilog HDL assignment warning at bitcoin_hash.sv(180): truncated value with size 32 to match size of target (7)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitcoin_hash.sv(212) " "Verilog HDL assignment warning at bitcoin_hash.sv(212): truncated value with size 32 to match size of target (7)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitcoin_hash.sv(234) " "Verilog HDL assignment warning at bitcoin_hash.sv(234): truncated value with size 32 to match size of target (7)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitcoin_hash.sv(249) " "Verilog HDL assignment warning at bitcoin_hash.sv(249): truncated value with size 32 to match size of target (4)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125593 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(255) " "Verilog HDL assignment warning at bitcoin_hash.sv(255): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125594 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(261) " "Verilog HDL assignment warning at bitcoin_hash.sv(261): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/bitcoin_hash.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527287125594 "|bitcoin_hash"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527287128266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527287128841 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287129015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bitcoin_hash.sdc " "Synopsys Design Constraints File file not found: 'bitcoin_hash.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1527287129666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1527287129666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287129699 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1527287129699 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1527287129700 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1527287129700 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527287129700 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527287129700 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527287129700 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287129700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287129837 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1527287130111 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287130114 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 38 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 38 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1527287130345 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287130346 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1527287130593 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287130596 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1527287130826 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287130830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/output_files/bitcoin_hash.map.smsg " "Generated suppressed messages file E:/Quartus_Prime/Advanced_Digital_Design_Project/project_4_4/output_files/bitcoin_hash.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287130976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527287131214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527287131214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2587 " "Implemented 2587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527287131421 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527287131421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2469 " "Implemented 2469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527287131421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527287131421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527287131442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 06:25:31 2018 " "Processing ended: Sat May 26 06:25:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527287131442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527287131442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527287131442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527287131442 ""}
