{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 18:59:26 2010 " "Info: Processing started: Sun Sep 19 18:59:26 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledwater -c ledwater " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ledwater -c ledwater" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledwater.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledwater.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledwater " "Info: Found entity 1: ledwater" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledwater " "Info: Elaborating entity \"ledwater\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ledwater.v(16) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(16): truncated value with size 32 to match size of target (26)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ledwater.v(22) " "Warning (10270): Verilog HDL Case Statement warning at ledwater.v(22): incomplete case statement has no default case item" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout ledwater.v(19) " "Warning (10240): Verilog HDL Always Construct warning at ledwater.v(19): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[0\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[1\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[2\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[3\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[4\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[5\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[6\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[7\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[8\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[8\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[9\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[9\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[10\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[10\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[11\] ledwater.v(19) " "Info (10041): Inferred latch for \"dataout\[11\]\" at ledwater.v(19)" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[0\]\$latch " "Warning: Latch dataout\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[1\]\$latch " "Warning: Latch dataout\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[2\]\$latch " "Warning: Latch dataout\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[3\]\$latch " "Warning: Latch dataout\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[4\]\$latch " "Warning: Latch dataout\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[5\]\$latch " "Warning: Latch dataout\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[6\]\$latch " "Warning: Latch dataout\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[7\]\$latch " "Warning: Latch dataout\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[24\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[8\]\$latch " "Warning: Latch dataout\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[25\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[9\]\$latch " "Warning: Latch dataout\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[25\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[10\]\$latch " "Warning: Latch dataout\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[25\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataout\[11\]\$latch " "Warning: Latch dataout\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA count\[25\] " "Warning: Ports D and ENA on the latch are fed by the same signal count\[25\]" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "ledwater.v" "" { Text "G:/CPLD_160_Vrlog/Verlog 没有调试/LED跑马灯/ledwater.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Info: Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info: Implemented 51 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 18:59:28 2010 " "Info: Processing ended: Sun Sep 19 18:59:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
