//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Dec 11 09:31:30 IST 2023
//
//
// Ports:
// Name                         I/O  size props
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTb(CLK,
	    RST_N);
  input  CLK;
  input  RST_N;

  // inlined wires
  wire [32 : 0] ifc_main_comp_s6_temp_cres$wget,
		ifc_main_div_s5_temp_y$wget,
		ifc_main_sub_s4_temp_x1$wget;
  wire ifc_main_enable_stage_1$whas;

  // register ifc_main_add_s3_add1_valid
  reg ifc_main_add_s3_add1_valid;
  wire ifc_main_add_s3_add1_valid$D_IN, ifc_main_add_s3_add1_valid$EN;

  // register ifc_main_add_s3_add2_valid
  reg ifc_main_add_s3_add2_valid;
  wire ifc_main_add_s3_add2_valid$D_IN, ifc_main_add_s3_add2_valid$EN;

  // register ifc_main_add_s3_add3_valid
  reg ifc_main_add_s3_add3_valid;
  wire ifc_main_add_s3_add3_valid$D_IN, ifc_main_add_s3_add3_valid$EN;

  // register ifc_main_add_s3_add4_valid
  reg ifc_main_add_s3_add4_valid;
  wire ifc_main_add_s3_add4_valid$D_IN, ifc_main_add_s3_add4_valid$EN;

  // register ifc_main_add_s3_add_rg_stage_out_0
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_0;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_0$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_0$EN;

  // register ifc_main_add_s3_add_rg_stage_out_1
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_1;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_1$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_1$EN;

  // register ifc_main_add_s3_add_rg_stage_out_2
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_2;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_2$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_2$EN;

  // register ifc_main_add_s3_add_rg_stage_out_3
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_3;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_3$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_3$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_0
  reg ifc_main_add_s3_add_rg_stage_valid_0;
  wire ifc_main_add_s3_add_rg_stage_valid_0$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_0$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_1
  reg ifc_main_add_s3_add_rg_stage_valid_1;
  wire ifc_main_add_s3_add_rg_stage_valid_1$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_1$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_2
  reg ifc_main_add_s3_add_rg_stage_valid_2;
  wire ifc_main_add_s3_add_rg_stage_valid_2$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_2$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_3
  reg ifc_main_add_s3_add_rg_stage_valid_3;
  wire ifc_main_add_s3_add_rg_stage_valid_3$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_3$EN;

  // register ifc_main_add_s3_inp1
  reg [32 : 0] ifc_main_add_s3_inp1;
  wire [32 : 0] ifc_main_add_s3_inp1$D_IN;
  wire ifc_main_add_s3_inp1$EN;

  // register ifc_main_add_s3_inp2
  reg [32 : 0] ifc_main_add_s3_inp2;
  wire [32 : 0] ifc_main_add_s3_inp2$D_IN;
  wire ifc_main_add_s3_inp2$EN;

  // register ifc_main_add_s3_inp3
  reg [32 : 0] ifc_main_add_s3_inp3;
  wire [32 : 0] ifc_main_add_s3_inp3$D_IN;
  wire ifc_main_add_s3_inp3$EN;

  // register ifc_main_add_s3_inp4
  reg [32 : 0] ifc_main_add_s3_inp4;
  wire [32 : 0] ifc_main_add_s3_inp4$D_IN;
  wire ifc_main_add_s3_inp4$EN;

  // register ifc_main_add_s3_op1
  reg [1 : 0] ifc_main_add_s3_op1;
  wire [1 : 0] ifc_main_add_s3_op1$D_IN;
  wire ifc_main_add_s3_op1$EN;

  // register ifc_main_add_s3_op2
  reg [1 : 0] ifc_main_add_s3_op2;
  wire [1 : 0] ifc_main_add_s3_op2$D_IN;
  wire ifc_main_add_s3_op2$EN;

  // register ifc_main_add_s3_op3
  reg [1 : 0] ifc_main_add_s3_op3;
  wire [1 : 0] ifc_main_add_s3_op3$D_IN;
  wire ifc_main_add_s3_op3$EN;

  // register ifc_main_add_s3_op4
  reg [1 : 0] ifc_main_add_s3_op4;
  wire [1 : 0] ifc_main_add_s3_op4$D_IN;
  wire ifc_main_add_s3_op4$EN;

  // register ifc_main_add_s3_x1
  reg [31 : 0] ifc_main_add_s3_x1;
  wire [31 : 0] ifc_main_add_s3_x1$D_IN;
  wire ifc_main_add_s3_x1$EN;

  // register ifc_main_add_s3_x2
  reg [31 : 0] ifc_main_add_s3_x2;
  wire [31 : 0] ifc_main_add_s3_x2$D_IN;
  wire ifc_main_add_s3_x2$EN;

  // register ifc_main_add_s3_x3
  reg [31 : 0] ifc_main_add_s3_x3;
  wire [31 : 0] ifc_main_add_s3_x3$D_IN;
  wire ifc_main_add_s3_x3$EN;

  // register ifc_main_add_s3_x4
  reg [31 : 0] ifc_main_add_s3_x4;
  wire [31 : 0] ifc_main_add_s3_x4$D_IN;
  wire ifc_main_add_s3_x4$EN;

  // register ifc_main_comp_s6_comp_res
  reg [32 : 0] ifc_main_comp_s6_comp_res;
  wire [32 : 0] ifc_main_comp_s6_comp_res$D_IN;
  wire ifc_main_comp_s6_comp_res$EN;

  // register ifc_main_div_s5_op
  reg [1 : 0] ifc_main_div_s5_op;
  wire [1 : 0] ifc_main_div_s5_op$D_IN;
  wire ifc_main_div_s5_op$EN;

  // register ifc_main_div_s5_x
  reg [31 : 0] ifc_main_div_s5_x;
  wire [31 : 0] ifc_main_div_s5_x$D_IN;
  wire ifc_main_div_s5_x$EN;

  // register ifc_main_div_s5_y
  reg [32 : 0] ifc_main_div_s5_y;
  wire [32 : 0] ifc_main_div_s5_y$D_IN;
  wire ifc_main_div_s5_y$EN;

  // register ifc_main_exp_s2_op1
  reg [1 : 0] ifc_main_exp_s2_op1;
  wire [1 : 0] ifc_main_exp_s2_op1$D_IN;
  wire ifc_main_exp_s2_op1$EN;

  // register ifc_main_exp_s2_op2
  reg [1 : 0] ifc_main_exp_s2_op2;
  wire [1 : 0] ifc_main_exp_s2_op2$D_IN;
  wire ifc_main_exp_s2_op2$EN;

  // register ifc_main_exp_s2_op3
  reg [1 : 0] ifc_main_exp_s2_op3;
  wire [1 : 0] ifc_main_exp_s2_op3$D_IN;
  wire ifc_main_exp_s2_op3$EN;

  // register ifc_main_exp_s2_op4
  reg [1 : 0] ifc_main_exp_s2_op4;
  wire [1 : 0] ifc_main_exp_s2_op4$D_IN;
  wire ifc_main_exp_s2_op4$EN;

  // register ifc_main_exp_s2_op5
  reg [1 : 0] ifc_main_exp_s2_op5;
  wire [1 : 0] ifc_main_exp_s2_op5$D_IN;
  wire ifc_main_exp_s2_op5$EN;

  // register ifc_main_exp_s2_op6
  reg [1 : 0] ifc_main_exp_s2_op6;
  wire [1 : 0] ifc_main_exp_s2_op6$D_IN;
  wire ifc_main_exp_s2_op6$EN;

  // register ifc_main_exp_s2_op7
  reg [1 : 0] ifc_main_exp_s2_op7;
  wire [1 : 0] ifc_main_exp_s2_op7$D_IN;
  wire ifc_main_exp_s2_op7$EN;

  // register ifc_main_exp_s2_result
  reg [32 : 0] ifc_main_exp_s2_result;
  wire [32 : 0] ifc_main_exp_s2_result$D_IN;
  wire ifc_main_exp_s2_result$EN;

  // register ifc_main_exp_s2_s1_valid
  reg ifc_main_exp_s2_s1_valid;
  wire ifc_main_exp_s2_s1_valid$D_IN, ifc_main_exp_s2_s1_valid$EN;

  // register ifc_main_exp_s2_s2_valid
  reg ifc_main_exp_s2_s2_valid;
  wire ifc_main_exp_s2_s2_valid$D_IN, ifc_main_exp_s2_s2_valid$EN;

  // register ifc_main_exp_s2_s3_valid
  reg ifc_main_exp_s2_s3_valid;
  wire ifc_main_exp_s2_s3_valid$D_IN, ifc_main_exp_s2_s3_valid$EN;

  // register ifc_main_exp_s2_s4_valid
  reg ifc_main_exp_s2_s4_valid;
  wire ifc_main_exp_s2_s4_valid$D_IN, ifc_main_exp_s2_s4_valid$EN;

  // register ifc_main_exp_s2_s5_valid
  reg ifc_main_exp_s2_s5_valid;
  wire ifc_main_exp_s2_s5_valid$D_IN, ifc_main_exp_s2_s5_valid$EN;

  // register ifc_main_exp_s2_s6_valid
  reg ifc_main_exp_s2_s6_valid;
  wire ifc_main_exp_s2_s6_valid$D_IN, ifc_main_exp_s2_s6_valid$EN;

  // register ifc_main_exp_s2_stage0_x
  reg [31 : 0] ifc_main_exp_s2_stage0_x;
  wire [31 : 0] ifc_main_exp_s2_stage0_x$D_IN;
  wire ifc_main_exp_s2_stage0_x$EN;

  // register ifc_main_exp_s2_stage1_int_res
  reg [31 : 0] ifc_main_exp_s2_stage1_int_res;
  wire [31 : 0] ifc_main_exp_s2_stage1_int_res$D_IN;
  wire ifc_main_exp_s2_stage1_int_res$EN;

  // register ifc_main_exp_s2_stage1_x
  reg [31 : 0] ifc_main_exp_s2_stage1_x;
  wire [31 : 0] ifc_main_exp_s2_stage1_x$D_IN;
  wire ifc_main_exp_s2_stage1_x$EN;

  // register ifc_main_exp_s2_stage2_int_res
  reg [31 : 0] ifc_main_exp_s2_stage2_int_res;
  wire [31 : 0] ifc_main_exp_s2_stage2_int_res$D_IN;
  wire ifc_main_exp_s2_stage2_int_res$EN;

  // register ifc_main_exp_s2_stage2_x
  reg [31 : 0] ifc_main_exp_s2_stage2_x;
  wire [31 : 0] ifc_main_exp_s2_stage2_x$D_IN;
  wire ifc_main_exp_s2_stage2_x$EN;

  // register ifc_main_exp_s2_stage3_int_res
  reg [31 : 0] ifc_main_exp_s2_stage3_int_res;
  wire [31 : 0] ifc_main_exp_s2_stage3_int_res$D_IN;
  wire ifc_main_exp_s2_stage3_int_res$EN;

  // register ifc_main_exp_s2_stage4_int_res
  reg [31 : 0] ifc_main_exp_s2_stage4_int_res;
  wire [31 : 0] ifc_main_exp_s2_stage4_int_res$D_IN;
  wire ifc_main_exp_s2_stage4_int_res$EN;

  // register ifc_main_exp_s2_stage5_int_res
  reg [31 : 0] ifc_main_exp_s2_stage5_int_res;
  wire [31 : 0] ifc_main_exp_s2_stage5_int_res$D_IN;
  wire ifc_main_exp_s2_stage5_int_res$EN;

  // register ifc_main_exp_s2_stage6_int_res
  reg [31 : 0] ifc_main_exp_s2_stage6_int_res;
  wire [31 : 0] ifc_main_exp_s2_stage6_int_res$D_IN;
  wire ifc_main_exp_s2_stage6_int_res$EN;

  // register ifc_main_exp_s2_tsum_1
  reg [31 : 0] ifc_main_exp_s2_tsum_1;
  wire [31 : 0] ifc_main_exp_s2_tsum_1$D_IN;
  wire ifc_main_exp_s2_tsum_1$EN;

  // register ifc_main_exp_s2_tsum_2
  reg [31 : 0] ifc_main_exp_s2_tsum_2;
  wire [31 : 0] ifc_main_exp_s2_tsum_2$D_IN;
  wire ifc_main_exp_s2_tsum_2$EN;

  // register ifc_main_exp_s2_tsum_3
  reg [31 : 0] ifc_main_exp_s2_tsum_3;
  wire [31 : 0] ifc_main_exp_s2_tsum_3$D_IN;
  wire ifc_main_exp_s2_tsum_3$EN;

  // register ifc_main_exp_s2_tsum_4
  reg [31 : 0] ifc_main_exp_s2_tsum_4;
  wire [31 : 0] ifc_main_exp_s2_tsum_4$D_IN;
  wire ifc_main_exp_s2_tsum_4$EN;

  // register ifc_main_exp_s2_txv_1
  reg [31 : 0] ifc_main_exp_s2_txv_1;
  wire [31 : 0] ifc_main_exp_s2_txv_1$D_IN;
  wire ifc_main_exp_s2_txv_1$EN;

  // register ifc_main_exp_s2_txv_2
  reg [31 : 0] ifc_main_exp_s2_txv_2;
  wire [31 : 0] ifc_main_exp_s2_txv_2$D_IN;
  wire ifc_main_exp_s2_txv_2$EN;

  // register ifc_main_exp_s2_txv_3
  reg [31 : 0] ifc_main_exp_s2_txv_3;
  wire [31 : 0] ifc_main_exp_s2_txv_3$D_IN;
  wire ifc_main_exp_s2_txv_3$EN;

  // register ifc_main_exp_s2_txv_4
  reg [31 : 0] ifc_main_exp_s2_txv_4;
  wire [31 : 0] ifc_main_exp_s2_txv_4$D_IN;
  wire ifc_main_exp_s2_txv_4$EN;

  // register ifc_main_exp_s2_x1
  reg [31 : 0] ifc_main_exp_s2_x1;
  wire [31 : 0] ifc_main_exp_s2_x1$D_IN;
  wire ifc_main_exp_s2_x1$EN;

  // register ifc_main_exp_s2_x2
  reg [31 : 0] ifc_main_exp_s2_x2;
  wire [31 : 0] ifc_main_exp_s2_x2$D_IN;
  wire ifc_main_exp_s2_x2$EN;

  // register ifc_main_exp_s2_x3
  reg [31 : 0] ifc_main_exp_s2_x3;
  wire [31 : 0] ifc_main_exp_s2_x3$D_IN;
  wire ifc_main_exp_s2_x3$EN;

  // register ifc_main_exp_s2_x4
  reg [31 : 0] ifc_main_exp_s2_x4;
  wire [31 : 0] ifc_main_exp_s2_x4$D_IN;
  wire ifc_main_exp_s2_x4$EN;

  // register ifc_main_exp_s2_x5
  reg [31 : 0] ifc_main_exp_s2_x5;
  wire [31 : 0] ifc_main_exp_s2_x5$D_IN;
  wire ifc_main_exp_s2_x5$EN;

  // register ifc_main_exp_s2_x6
  reg [31 : 0] ifc_main_exp_s2_x6;
  wire [31 : 0] ifc_main_exp_s2_x6$D_IN;
  wire ifc_main_exp_s2_x6$EN;

  // register ifc_main_exp_s2_x7
  reg [31 : 0] ifc_main_exp_s2_x7;
  wire [31 : 0] ifc_main_exp_s2_x7$D_IN;
  wire ifc_main_exp_s2_x7$EN;

  // register ifc_main_factor_s1_factor_res
  reg [32 : 0] ifc_main_factor_s1_factor_res;
  wire [32 : 0] ifc_main_factor_s1_factor_res$D_IN;
  wire ifc_main_factor_s1_factor_res$EN;

  // register ifc_main_factor_s1_opcode
  reg [1 : 0] ifc_main_factor_s1_opcode;
  wire [1 : 0] ifc_main_factor_s1_opcode$D_IN;
  wire ifc_main_factor_s1_opcode$EN;

  // register ifc_main_input_x
  reg [32 : 0] ifc_main_input_x;
  reg [32 : 0] ifc_main_input_x$D_IN;
  wire ifc_main_input_x$EN;

  // register ifc_main_opcode
  reg [1 : 0] ifc_main_opcode;
  reg [1 : 0] ifc_main_opcode$D_IN;
  wire ifc_main_opcode$EN;

  // register ifc_main_sub_s4_op1
  reg [1 : 0] ifc_main_sub_s4_op1;
  wire [1 : 0] ifc_main_sub_s4_op1$D_IN;
  wire ifc_main_sub_s4_op1$EN;

  // register ifc_main_sub_s4_op2
  reg [1 : 0] ifc_main_sub_s4_op2;
  wire [1 : 0] ifc_main_sub_s4_op2$D_IN;
  wire ifc_main_sub_s4_op2$EN;

  // register ifc_main_sub_s4_op3
  reg [1 : 0] ifc_main_sub_s4_op3;
  wire [1 : 0] ifc_main_sub_s4_op3$D_IN;
  wire ifc_main_sub_s4_op3$EN;

  // register ifc_main_sub_s4_op4
  reg [1 : 0] ifc_main_sub_s4_op4;
  wire [1 : 0] ifc_main_sub_s4_op4$D_IN;
  wire ifc_main_sub_s4_op4$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_0
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_0;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_0$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_0$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_1
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_1;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_1$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_1$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_2
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_2;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_2$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_2$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_3
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_3;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_3$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_3$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_0
  reg ifc_main_sub_s4_sub_rg_stage_valid_0;
  wire ifc_main_sub_s4_sub_rg_stage_valid_0$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_0$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_1
  reg ifc_main_sub_s4_sub_rg_stage_valid_1;
  wire ifc_main_sub_s4_sub_rg_stage_valid_1$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_1$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_2
  reg ifc_main_sub_s4_sub_rg_stage_valid_2;
  wire ifc_main_sub_s4_sub_rg_stage_valid_2$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_2$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_3
  reg ifc_main_sub_s4_sub_rg_stage_valid_3;
  wire ifc_main_sub_s4_sub_rg_stage_valid_3$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_3$EN;

  // register ifc_main_sub_s4_x1
  reg [32 : 0] ifc_main_sub_s4_x1;
  wire [32 : 0] ifc_main_sub_s4_x1$D_IN;
  wire ifc_main_sub_s4_x1$EN;

  // register ifc_main_sub_s4_x2
  reg [32 : 0] ifc_main_sub_s4_x2;
  wire [32 : 0] ifc_main_sub_s4_x2$D_IN;
  wire ifc_main_sub_s4_x2$EN;

  // register ifc_main_sub_s4_x3
  reg [32 : 0] ifc_main_sub_s4_x3;
  wire [32 : 0] ifc_main_sub_s4_x3$D_IN;
  wire ifc_main_sub_s4_x3$EN;

  // register ifc_main_sub_s4_x4
  reg [32 : 0] ifc_main_sub_s4_x4;
  wire [32 : 0] ifc_main_sub_s4_x4$D_IN;
  wire ifc_main_sub_s4_x4$EN;

  // register status
  reg [31 : 0] status;
  wire [31 : 0] status$D_IN;
  wire status$EN;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h644869;
  reg [63 : 0] v__h554255;
  reg [63 : 0] v__h514603;
  reg [63 : 0] v__h639293;
  reg [63 : 0] v__h641099;
  reg [63 : 0] v__h642893;
  reg [63 : 0] v__h643043;
  reg [63 : 0] v__h599786;
  reg [63 : 0] v__h576954;
  reg [63 : 0] v__h565658;
  reg [63 : 0] v__h554436;
  // synopsys translate_on

  // remaining internal signals
  reg [31 : 0] CASE_ifc_main_opcode_0b0_IF_IF_ifc_main_input__ETC__q189;
  reg [30 : 0] IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11399,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9079,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6686,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9064,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4742,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6672,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9048,
	       IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10880,
	       IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12106,
	       IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10544,
	       IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9451,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3210,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4728,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6656,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9033,
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d332,
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d554,
	       IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10214,
	       IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9892,
	       IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11756,
	       IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12380,
	       IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1484,
	       IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1817,
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1118,
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d896,
	       IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2118,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3228,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4760,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6704,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9098,
	       IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3196,
	       IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4712,
	       IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6641,
	       IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9018;
  reg [22 : 0] CASE_guard06489_0b10_out_sfd15155_0b11_theResu_ETC__q65,
	       CASE_guard08377_0b10_out_sfd17178_0b11_theResu_ETC__q145,
	       CASE_guard13039_0b10_out_sfd21818_0b11_theResu_ETC__q108,
	       CASE_guard21614_0b10_out_sfd30306_0b11_theResu_ETC__q71,
	       CASE_guard26429_0b10_out_sfd34200_0b11_theResu_ETC__q152,
	       CASE_guard27647_0b10_out_sfd34256_0b11_theResu_ETC__q115,
	       CASE_guard3262_0b10_out_sfd8705_0b11_theResult_ETC__q15,
	       CASE_guard3419_0b10_out_sfd8862_0b11_theResult_ETC__q11,
	       CASE_guard38117_0b10_out_sfd46874_0b11_theResu_ETC__q77,
	       CASE_guard45433_0b10_out_sfd54099_0b11_theResu_ETC__q121,
	       CASE_guard50854_0b10_out_sfd56841_0b11_theResu_ETC__q84,
	       CASE_guard5365_0b10_out_sfd0799_0b11_theResult_ETC__q25,
	       CASE_guard54750_0b10_out_sfd63474_0b11_theResu_ETC__q169,
	       CASE_guard5504_0b10_out_sfd00938_0b11_theResul_ETC__q21,
	       CASE_guard55518_0b10_out_sfd60939_0b11_theResu_ETC__q40,
	       CASE_guard60558_0b10_out_sfd69250_0b11_theResu_ETC__q127,
	       CASE_guard64857_0b10_out_sfd73523_0b11_theResu_ETC__q46,
	       CASE_guard65858_0b10_out_sfd74524_0b11_theResu_ETC__q90,
	       CASE_guard66081_0b10_out_sfd74801_0b11_theResu_ETC__q173,
	       CASE_guard75901_0b10_out_sfd84615_0b11_theResu_ETC__q133,
	       CASE_guard80983_0b10_out_sfd89675_0b11_theResu_ETC__q96,
	       CASE_guard81142_0b10_out_sfd89878_0b11_theResu_ETC__q52,
	       CASE_guard91454_0b10_out_sfd00190_0b11_theResu_ETC__q139,
	       CASE_guard92798_0b10_out_sfd98487_0b11_theResu_ETC__q59,
	       CASE_guard96326_0b10_out_sfd05040_0b11_theResu_ETC__q102;
  reg [7 : 0] CASE_guard06489_0b10_out_exp15154_0b11_theResu_ETC__q66,
	      CASE_guard08377_0b10_out_exp17177_0b11_theResu_ETC__q146,
	      CASE_guard13039_0b10_out_exp21817_0b11_theResu_ETC__q109,
	      CASE_guard21614_0b10_out_exp30305_0b11_theResu_ETC__q72,
	      CASE_guard26429_0b10_out_exp34199_0b11_theResu_ETC__q153,
	      CASE_guard27647_0b10_out_exp34255_0b11_theResu_ETC__q116,
	      CASE_guard3262_0b10_out_exp8704_0b11_theResult_ETC__q16,
	      CASE_guard3419_0b10_out_exp8861_0b11_theResult_ETC__q12,
	      CASE_guard38117_0b10_out_exp46873_0b11_theResu_ETC__q78,
	      CASE_guard45433_0b10_out_exp54098_0b11_theResu_ETC__q122,
	      CASE_guard50854_0b10_out_exp56840_0b11_theResu_ETC__q85,
	      CASE_guard5365_0b10_out_exp0798_0b11_theResult_ETC__q26,
	      CASE_guard54750_0b10_out_exp63473_0b11_theResu_ETC__q168,
	      CASE_guard5504_0b10_out_exp00937_0b11_theResul_ETC__q22,
	      CASE_guard55518_0b10_out_exp60938_0b11_theResu_ETC__q41,
	      CASE_guard60558_0b10_out_exp69249_0b11_theResu_ETC__q128,
	      CASE_guard64857_0b10_out_exp73522_0b11_theResu_ETC__q47,
	      CASE_guard65858_0b10_out_exp74523_0b11_theResu_ETC__q91,
	      CASE_guard66081_0b10_out_exp74800_0b11_theResu_ETC__q172,
	      CASE_guard75901_0b10_out_exp84614_0b11_theResu_ETC__q134,
	      CASE_guard80983_0b10_out_exp89674_0b11_theResu_ETC__q97,
	      CASE_guard81142_0b10_out_exp89877_0b11_theResu_ETC__q53,
	      CASE_guard91454_0b10_out_exp00189_0b11_theResu_ETC__q140,
	      CASE_guard92798_0b10_out_exp98486_0b11_theResu_ETC__q60,
	      CASE_guard96326_0b10_out_exp05039_0b11_theResu_ETC__q103;
  wire [55 : 0] _0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11102,
		_0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11119,
		opA__h577347;
  wire [47 : 0] IF_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_m_ETC__q161,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ETC__q143,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q106,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q137,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q100,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q131,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q75,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_ETC__q185,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q125,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q157,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q50,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q69,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q94,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_inp_ETC__q164,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_ETC__q181,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_ETC__q187,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q119,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q30,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q34,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q44,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q63,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q88,
		NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8202,
		NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5894,
		NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7852,
		NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3999,
		NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5544,
		NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7489,
		NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9162,
		NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3650,
		NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5182,
		NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7127,
		NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1195,
		NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1528,
		NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2186,
		NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3296,
		NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4828,
		NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6773,
		_0_CONCAT_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2528,
		_0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9591,
		_0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9925,
		_14008975_MUL_NOT_ifc_main_div_s5_x_1409_BITS_3_ETC___d11468,
		_14680064_MUL_NOT_IF_ifc_main_div_s5_y_1405_BIT_ETC___d11805,
		_8808038_MUL_NOT_ifc_main_div_s5_x_1409_BITS_30_ETC___d12112,
		_theResult___snd__h116243,
		_theResult___snd__h123802,
		_theResult___snd__h123816,
		_theResult___snd__h123818,
		_theResult___snd__h123830,
		_theResult___snd__h123836,
		_theResult___snd__h123854,
		_theResult___snd__h123859,
		_theResult___snd__h141567,
		_theResult___snd__h149126,
		_theResult___snd__h149140,
		_theResult___snd__h149142,
		_theResult___snd__h149154,
		_theResult___snd__h149160,
		_theResult___snd__h149178,
		_theResult___snd__h149183,
		_theResult___snd__h165401,
		_theResult___snd__h172960,
		_theResult___snd__h172974,
		_theResult___snd__h172976,
		_theResult___snd__h172988,
		_theResult___snd__h172994,
		_theResult___snd__h173012,
		_theResult___snd__h173017,
		_theResult___snd__h181686,
		_theResult___snd__h189318,
		_theResult___snd__h189332,
		_theResult___snd__h189334,
		_theResult___snd__h189346,
		_theResult___snd__h189352,
		_theResult___snd__h189370,
		_theResult___snd__h189375,
		_theResult___snd__h207033,
		_theResult___snd__h214592,
		_theResult___snd__h214606,
		_theResult___snd__h214608,
		_theResult___snd__h214620,
		_theResult___snd__h214626,
		_theResult___snd__h214644,
		_theResult___snd__h214649,
		_theResult___snd__h222158,
		_theResult___snd__h229743,
		_theResult___snd__h229757,
		_theResult___snd__h229759,
		_theResult___snd__h229771,
		_theResult___snd__h229777,
		_theResult___snd__h229795,
		_theResult___snd__h229800,
		_theResult___snd__h238661,
		_theResult___snd__h246314,
		_theResult___snd__h246328,
		_theResult___snd__h246330,
		_theResult___snd__h246342,
		_theResult___snd__h246348,
		_theResult___snd__h246366,
		_theResult___snd__h246371,
		_theResult___snd__h266402,
		_theResult___snd__h273961,
		_theResult___snd__h273975,
		_theResult___snd__h273977,
		_theResult___snd__h273989,
		_theResult___snd__h273995,
		_theResult___snd__h274013,
		_theResult___snd__h274018,
		_theResult___snd__h281527,
		_theResult___snd__h289112,
		_theResult___snd__h289126,
		_theResult___snd__h289128,
		_theResult___snd__h289140,
		_theResult___snd__h289146,
		_theResult___snd__h289164,
		_theResult___snd__h289169,
		_theResult___snd__h296870,
		_theResult___snd__h304477,
		_theResult___snd__h304491,
		_theResult___snd__h304493,
		_theResult___snd__h304505,
		_theResult___snd__h304511,
		_theResult___snd__h304529,
		_theResult___snd__h304534,
		_theResult___snd__h313583,
		_theResult___snd__h321258,
		_theResult___snd__h321272,
		_theResult___snd__h321274,
		_theResult___snd__h321286,
		_theResult___snd__h321292,
		_theResult___snd__h321310,
		_theResult___snd__h321315,
		_theResult___snd__h345977,
		_theResult___snd__h353536,
		_theResult___snd__h353550,
		_theResult___snd__h353552,
		_theResult___snd__h353564,
		_theResult___snd__h353570,
		_theResult___snd__h353588,
		_theResult___snd__h353593,
		_theResult___snd__h361102,
		_theResult___snd__h368687,
		_theResult___snd__h368701,
		_theResult___snd__h368703,
		_theResult___snd__h368715,
		_theResult___snd__h368721,
		_theResult___snd__h368739,
		_theResult___snd__h368744,
		_theResult___snd__h376445,
		_theResult___snd__h384052,
		_theResult___snd__h384066,
		_theResult___snd__h384068,
		_theResult___snd__h384080,
		_theResult___snd__h384086,
		_theResult___snd__h384104,
		_theResult___snd__h384109,
		_theResult___snd__h391998,
		_theResult___snd__h399627,
		_theResult___snd__h399641,
		_theResult___snd__h399643,
		_theResult___snd__h399655,
		_theResult___snd__h399661,
		_theResult___snd__h399679,
		_theResult___snd__h399684,
		_theResult___snd__h408921,
		_theResult___snd__h416618,
		_theResult___snd__h416632,
		_theResult___snd__h416634,
		_theResult___snd__h416646,
		_theResult___snd__h416652,
		_theResult___snd__h416670,
		_theResult___snd__h416675,
		_theResult___snd__h444870,
		_theResult___snd__h452863,
		_theResult___snd__h452877,
		_theResult___snd__h452879,
		_theResult___snd__h452891,
		_theResult___snd__h452897,
		_theResult___snd__h452915,
		_theResult___snd__h452920,
		_theResult___snd__h518063,
		_theResult___snd__h525623,
		_theResult___snd__h525637,
		_theResult___snd__h525639,
		_theResult___snd__h525651,
		_theResult___snd__h525657,
		_theResult___snd__h525675,
		_theResult___snd__h525680,
		_theResult___snd__h531128,
		_theResult___snd__h538688,
		_theResult___snd__h538702,
		_theResult___snd__h538704,
		_theResult___snd__h538716,
		_theResult___snd__h538722,
		_theResult___snd__h538740,
		_theResult___snd__h538745,
		_theResult___snd__h603140,
		_theResult___snd__h610745,
		_theResult___snd__h610759,
		_theResult___snd__h610761,
		_theResult___snd__h610773,
		_theResult___snd__h610779,
		_theResult___snd__h610797,
		_theResult___snd__h610802,
		_theResult___snd__h614495,
		_theResult___snd__h622100,
		_theResult___snd__h622114,
		_theResult___snd__h622116,
		_theResult___snd__h622128,
		_theResult___snd__h622134,
		_theResult___snd__h622152,
		_theResult___snd__h622157,
		_theResult___snd__h625792,
		_theResult___snd__h633397,
		_theResult___snd__h633411,
		_theResult___snd__h633413,
		_theResult___snd__h633425,
		_theResult___snd__h633431,
		_theResult___snd__h633449,
		_theResult___snd__h633454,
		sfdin__h123773,
		sfdin__h149097,
		sfdin__h172931,
		sfdin__h189289,
		sfdin__h214563,
		sfdin__h229714,
		sfdin__h246285,
		sfdin__h273932,
		sfdin__h289083,
		sfdin__h304448,
		sfdin__h321229,
		sfdin__h353507,
		sfdin__h368658,
		sfdin__h384023,
		sfdin__h399598,
		sfdin__h416589,
		sfdin__h452834,
		sfdin__h525594,
		sfdin__h538659,
		sfdin__h610716,
		sfdin__h622071,
		sfdin__h633368,
		sfdres__h104590,
		sfdres__h115380,
		sfdres__h129409,
		sfdres__h140704,
		sfdres__h163397,
		sfdres__h163454,
		sfdres__h164538,
		sfdres__h180829,
		sfdres__h204972,
		sfdres__h205029,
		sfdres__h205086,
		sfdres__h206170,
		sfdres__h221295,
		sfdres__h237804,
		sfdres__h264284,
		sfdres__h264341,
		sfdres__h264398,
		sfdres__h264455,
		sfdres__h265539,
		sfdres__h280664,
		sfdres__h296007,
		sfdres__h312726,
		sfdres__h343413,
		sfdres__h343797,
		sfdres__h343853,
		sfdres__h343909,
		sfdres__h343965,
		sfdres__h344020,
		sfdres__h345114,
		sfdres__h360239,
		sfdres__h375582,
		sfdres__h391135,
		sfdres__h408064,
		sfdres__h444007,
		sfdres__h514881,
		sfdres__h517206,
		sfdres__h530271,
		sfdres__h600052,
		sfdres__h602283,
		sfdres__h611343,
		sfdres__h613638,
		sfdres__h622704,
		sfdres__h624935,
		x__h116325,
		x__h141649,
		x__h165483,
		x__h181841,
		x__h207115,
		x__h222266,
		x__h238837,
		x__h266484,
		x__h281635,
		x__h297000,
		x__h313781,
		x__h346059,
		x__h361210,
		x__h376575,
		x__h392150,
		x__h409141,
		x__h445386,
		x__h518146,
		x__h531211,
		x__h603268,
		x__h614623,
		x__h625920;
  wire [31 : 0] IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d9086,
		IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d9088,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9082,
		IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11402,
		IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11176,
		IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12109,
		IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9136,
		IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9138,
		IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9454,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10217,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10222,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9895,
		IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11171,
		IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11173,
		IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11759,
		IF_ifc_main_div_s5_x_1409_BIT_31_1412_THEN_IF__ETC___d12385,
		IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1169,
		IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1487,
		IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1510,
		IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1820,
		IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_THEN__ETC___d1122,
		IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d9085,
		IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d9101,
		IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THEN_N_ETC___d558,
		NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9134,
		NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11169,
		NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_0912_ETC___d10917;
  wire [30 : 0] IF_0b0_CONCAT_NOT_IF_IF_IF_IF_ifc_main_sub_s4__ETC___d11396,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9076,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d6683,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9061,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d4739,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d6669,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9045,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_add_s3_in_ETC___d10877,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_div_s5_y__ETC___d12103,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_re_ETC___d10541,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ts_ETC___d9448,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d3207,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d4725,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d6653,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d9030,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d329,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d551,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d10211,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d9889,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d11753,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d12376,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1115,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1481,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1814,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d2115,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d893,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d3225,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d4757,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d6701,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d9095,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_1_ETC___d3193,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_2_ETC___d4709,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_3_ETC___d6638,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_4_ETC___d9015,
		IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9869,
		IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9072,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6679,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d9057,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4735,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6665,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d9041,
		IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12083,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9428,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3203,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4721,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6649,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9026,
		IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10191,
		IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11733,
		IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12355,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1461,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1794,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3189,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4705,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6634,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9011,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6692,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6694,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9068,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9069,
		IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11400,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4748,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4750,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6676,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6677,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6688,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9053,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9055,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9066,
		IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11367,
		IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11374,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9091,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6697,
		IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4753,
		IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3221,
		IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10889,
		IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10553,
		IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3216,
		IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3218,
		IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4732,
		IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4733,
		IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4744,
		IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6661,
		IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6663,
		IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6674,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9038,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9039,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9050,
		IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11373,
		IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9080,
		IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6687,
		IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9065,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4743,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6673,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9049,
		IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10881,
		IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12107,
		IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10545,
		IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9452,
		IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3211,
		IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4729,
		IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6657,
		IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9034,
		IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d333,
		IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d555,
		IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10215,
		IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9893,
		IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11757,
		IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12381,
		IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1485,
		IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1818,
		IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1119,
		IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d897,
		IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2119,
		IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3229,
		IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4761,
		IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6705,
		IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9099,
		IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3197,
		IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4713,
		IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6642,
		IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9019,
		IF_IF_ifc_main_add_s3_add_rg_stage_out_3_0570__ETC___d10872,
		IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10887,
		IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12079,
		IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12108,
		IF_IF_ifc_main_exp_s2_result_0231_BIT_31_0258__ETC___d10536,
		IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10551,
		IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1110,
		IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d888,
		IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2110,
		IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3200,
		IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3201,
		IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3212,
		IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4717,
		IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4719,
		IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4730,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6646,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6647,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6658,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9023,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9024,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9035,
		IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d324,
		IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d546,
		IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d322,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10221,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9865,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9894,
		IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9913,
		IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_056_ETC___d10873,
		IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0_ETC___d10537,
		IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d325,
		IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d547,
		IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1111,
		IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d889,
		IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2111,
		IF_ifc_main_div_s5_op_1410_EQ_0b10_1413_THEN_i_ETC___d12383,
		IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11447,
		IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d886,
		IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2120,
		IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3215,
		IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4747,
		IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6691,
		IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d3187,
		IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4714,
		IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6643,
		IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d9020;
  wire [28 : 0] IF_0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_09_ETC__q177,
		_theResult____h588181,
		_theResult___snd__h589524,
		_theResult___snd__h593970,
		_theResult___snd__h593984,
		_theResult___snd__h593986,
		_theResult___snd__h593998,
		_theResult___snd__h594004,
		_theResult___snd__h594022,
		_theResult___snd__h594027,
		_theResult___snd_snd_snd__h589520,
		result__h588302,
		result__h588357,
		result__h588505,
		rsfd__h577327,
		sfdin__h589153,
		sfdin__h593944;
  wire [27 : 0] IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ETC__q150,
		IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_ma_ETC__q113,
		IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main__ETC__q82,
		IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_ETC__q57,
		IF_0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ETC__q170,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231__ETC__q166,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75__ETC__q19,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75__ETC__q23,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_ETC__q38,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC__q13,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC__q9,
		IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10619,
		IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10278,
		IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8722,
		IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6382,
		IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4454,
		IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2938,
		IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1879,
		IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d83,
		IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d648,
		IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d1868,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d8711,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d6371,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d4443,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_ETC___d2927,
		_0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_ETC___d72,
		_0b0_CONCAT_IF_NOT_SEXT_IF_ifc_main_exp_s2_stag_ETC___d637,
		_theResult____h557097,
		_theResult____h568426,
		_theResult___snd__h100397,
		_theResult___snd__h100411,
		_theResult___snd__h100413,
		_theResult___snd__h100425,
		_theResult___snd__h100431,
		_theResult___snd__h100449,
		_theResult___snd__h100454,
		_theResult___snd__h160401,
		_theResult___snd__h160415,
		_theResult___snd__h160417,
		_theResult___snd__h160429,
		_theResult___snd__h160435,
		_theResult___snd__h160453,
		_theResult___snd__h160458,
		_theResult___snd__h18161,
		_theResult___snd__h18175,
		_theResult___snd__h18177,
		_theResult___snd__h18189,
		_theResult___snd__h18195,
		_theResult___snd__h18213,
		_theResult___snd__h18218,
		_theResult___snd__h197944,
		_theResult___snd__h197958,
		_theResult___snd__h197960,
		_theResult___snd__h197972,
		_theResult___snd__h197978,
		_theResult___snd__h197996,
		_theResult___snd__h198001,
		_theResult___snd__h256298,
		_theResult___snd__h256312,
		_theResult___snd__h256314,
		_theResult___snd__h256326,
		_theResult___snd__h256332,
		_theResult___snd__h256350,
		_theResult___snd__h256355,
		_theResult___snd__h333713,
		_theResult___snd__h333727,
		_theResult___snd__h333729,
		_theResult___snd__h333741,
		_theResult___snd__h333747,
		_theResult___snd__h333765,
		_theResult___snd__h333770,
		_theResult___snd__h38321,
		_theResult___snd__h38335,
		_theResult___snd__h38337,
		_theResult___snd__h38349,
		_theResult___snd__h38355,
		_theResult___snd__h38373,
		_theResult___snd__h38378,
		_theResult___snd__h433657,
		_theResult___snd__h433671,
		_theResult___snd__h433673,
		_theResult___snd__h433685,
		_theResult___snd__h433691,
		_theResult___snd__h433709,
		_theResult___snd__h433714,
		_theResult___snd__h80258,
		_theResult___snd__h80272,
		_theResult___snd__h80274,
		_theResult___snd__h80286,
		_theResult___snd__h80292,
		_theResult___snd__h80310,
		_theResult___snd__h80315,
		a__h154925,
		a__h163086,
		a__h204661,
		a__h2192,
		a__h263973,
		a__h343486,
		a__h554798,
		a__h566129,
		a__h64309,
		b__h154927,
		b__h163088,
		b__h204663,
		b__h2194,
		b__h263975,
		b__h343488,
		b__h554800,
		b__h566131,
		b__h64311,
		e__h557524,
		e__h557844,
		e__h568853,
		e__h569171,
		guard__h13758,
		guard__h155999,
		guard__h193520,
		guard__h251862,
		guard__h329265,
		guard__h429197,
		guard__h557918,
		guard__h569245,
		guard__h75855,
		opB__h154941,
		opB__h163102,
		opB__h204677,
		opB__h2208,
		opB__h263989,
		opB__h343502,
		opB__h554814,
		opB__h566145,
		opB__h577349,
		opB__h64325,
		result__h13746,
		result__h13763,
		result__h13875,
		result__h155988,
		result__h156004,
		result__h156115,
		result__h193508,
		result__h193525,
		result__h193637,
		result__h251850,
		result__h251867,
		result__h251979,
		result__h329253,
		result__h329270,
		result__h329382,
		result__h429185,
		result__h429202,
		result__h429314,
		result__h75843,
		result__h75860,
		result__h75972,
		sfdA__h163120,
		sfdA__h204695,
		sfdA__h2226,
		sfdA__h264007,
		sfdA__h343520,
		sfdA__h64343,
		sfdB__h154960,
		sfdB__h163121,
		sfdB__h204696,
		sfdB__h264008,
		sfdB__h343521,
		sfdin__h100368,
		sfdin__h13275,
		sfdin__h155531,
		sfdin__h160372,
		sfdin__h18132,
		sfdin__h192811,
		sfdin__h197915,
		sfdin__h250867,
		sfdin__h256269,
		sfdin__h327660,
		sfdin__h333684,
		sfdin__h33432,
		sfdin__h38292,
		sfdin__h426442,
		sfdin__h433628,
		sfdin__h562484,
		sfdin__h562547,
		sfdin__h562550,
		sfdin__h562592,
		sfdin__h562595,
		sfdin__h562635,
		sfdin__h562729,
		sfdin__h573811,
		sfdin__h573874,
		sfdin__h573877,
		sfdin__h573919,
		sfdin__h573922,
		sfdin__h573962,
		sfdin__h574056,
		sfdin__h75378,
		sfdin__h80229,
		sfdin__h95517,
		t__h557523,
		t__h557843,
		t__h568852,
		t__h569170,
		value__h588370,
		x__h588447,
		y__h557747,
		y__h569076;
  wire [26 : 0] IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8709,
		IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6369,
		IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4441,
		IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2925,
		IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d62,
		IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d70,
		IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d627,
		IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d635;
  wire [24 : 0] sfd__h100484,
		sfd__h123889,
		sfd__h149213,
		sfd__h160488,
		sfd__h173047,
		sfd__h18248,
		sfd__h189405,
		sfd__h198031,
		sfd__h214679,
		sfd__h229830,
		sfd__h246401,
		sfd__h256385,
		sfd__h274048,
		sfd__h289199,
		sfd__h304564,
		sfd__h321345,
		sfd__h333800,
		sfd__h353623,
		sfd__h368774,
		sfd__h38408,
		sfd__h384139,
		sfd__h399714,
		sfd__h416705,
		sfd__h433744,
		sfd__h452950,
		sfd__h525710,
		sfd__h538775,
		sfd__h562816,
		sfd__h574143,
		sfd__h594057,
		sfd__h610832,
		sfd__h622187,
		sfd__h633484,
		sfd__h80345,
		value__h588192,
		x__h563358,
		x__h574685;
  wire [23 : 0] opAsfd__h104620,
		opAsfd__h163484,
		opAsfd__h205002,
		opAsfd__h205059,
		opAsfd__h264314,
		opAsfd__h264371,
		opAsfd__h264428,
		opAsfd__h343443,
		opAsfd__h343827,
		opAsfd__h343883,
		opAsfd__h343939,
		opAsfd__h343995,
		opBsfd__h104621,
		opBsfd__h129440,
		opBsfd__h205060,
		opBsfd__h264372,
		opBsfd__h343444,
		opBsfd__h344051,
		opBsfd__h600083,
		opBsfd__h611374,
		sfdA__h577367,
		sfdA__h577371,
		sfdB__h577368,
		sfdB__h577373;
  wire [22 : 0] IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8925,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6586,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8488,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4658,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6180,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8142,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8144,
		IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8146,
		IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3142,
		IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4285,
		IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5834,
		IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5836,
		IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5838,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7779,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7781,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7783,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8137,
		IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8138,
		IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10823,
		IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10482,
		IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2814,
		IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3939,
		IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3941,
		IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3943,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5471,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5473,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5475,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5829,
		IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5830,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7416,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7418,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7420,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7774,
		IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7775,
		IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d281,
		IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d846,
		IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2085,
		IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3139,
		IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3141,
		IF_ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_ETC___d3137,
		IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4655,
		IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4657,
		IF_ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_ETC___d4653,
		IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6583,
		IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6585,
		IF_ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_ETC___d6581,
		IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8922,
		IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8924,
		IF_ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_ETC___d8920,
		IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3581,
		IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3935,
		IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5113,
		IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5467,
		IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7058,
		IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7412,
		_theResult_____1_fst_sfd__h593957,
		_theResult___fst_sfd__h100378,
		_theResult___fst_sfd__h100954,
		_theResult___fst_sfd__h123783,
		_theResult___fst_sfd__h149107,
		_theResult___fst_sfd__h160382,
		_theResult___fst_sfd__h160955,
		_theResult___fst_sfd__h172941,
		_theResult___fst_sfd__h173539,
		_theResult___fst_sfd__h18142,
		_theResult___fst_sfd__h18721,
		_theResult___fst_sfd__h189299,
		_theResult___fst_sfd__h189894,
		_theResult___fst_sfd__h197925,
		_theResult___fst_sfd__h198503,
		_theResult___fst_sfd__h214573,
		_theResult___fst_sfd__h215171,
		_theResult___fst_sfd__h229724,
		_theResult___fst_sfd__h230322,
		_theResult___fst_sfd__h246295,
		_theResult___fst_sfd__h246890,
		_theResult___fst_sfd__h256279,
		_theResult___fst_sfd__h256857,
		_theResult___fst_sfd__h273942,
		_theResult___fst_sfd__h274540,
		_theResult___fst_sfd__h289093,
		_theResult___fst_sfd__h289691,
		_theResult___fst_sfd__h304458,
		_theResult___fst_sfd__h305056,
		_theResult___fst_sfd__h321239,
		_theResult___fst_sfd__h321834,
		_theResult___fst_sfd__h333694,
		_theResult___fst_sfd__h334272,
		_theResult___fst_sfd__h353517,
		_theResult___fst_sfd__h354115,
		_theResult___fst_sfd__h368668,
		_theResult___fst_sfd__h369266,
		_theResult___fst_sfd__h38302,
		_theResult___fst_sfd__h384033,
		_theResult___fst_sfd__h384631,
		_theResult___fst_sfd__h38878,
		_theResult___fst_sfd__h399608,
		_theResult___fst_sfd__h400206,
		_theResult___fst_sfd__h416599,
		_theResult___fst_sfd__h417194,
		_theResult___fst_sfd__h433638,
		_theResult___fst_sfd__h434216,
		_theResult___fst_sfd__h452844,
		_theResult___fst_sfd__h525604,
		_theResult___fst_sfd__h538669,
		_theResult___fst_sfd__h593908,
		_theResult___fst_sfd__h593911,
		_theResult___fst_sfd__h593954,
		_theResult___fst_sfd__h610726,
		_theResult___fst_sfd__h622081,
		_theResult___fst_sfd__h633378,
		_theResult___fst_sfd__h80239,
		_theResult___fst_sfd__h80815,
		_theResult___sfd__h100935,
		_theResult___sfd__h160936,
		_theResult___sfd__h173520,
		_theResult___sfd__h18702,
		_theResult___sfd__h189875,
		_theResult___sfd__h198484,
		_theResult___sfd__h215152,
		_theResult___sfd__h230303,
		_theResult___sfd__h246871,
		_theResult___sfd__h256838,
		_theResult___sfd__h274521,
		_theResult___sfd__h289672,
		_theResult___sfd__h305037,
		_theResult___sfd__h321815,
		_theResult___sfd__h334253,
		_theResult___sfd__h354096,
		_theResult___sfd__h369247,
		_theResult___sfd__h384612,
		_theResult___sfd__h38859,
		_theResult___sfd__h400187,
		_theResult___sfd__h417175,
		_theResult___sfd__h434197,
		_theResult___sfd__h563471,
		_theResult___sfd__h574798,
		_theResult___sfd__h80796,
		_theResult___snd_fst_sfd__h100384,
		_theResult___snd_fst_sfd__h123789,
		_theResult___snd_fst_sfd__h149113,
		_theResult___snd_fst_sfd__h160388,
		_theResult___snd_fst_sfd__h172947,
		_theResult___snd_fst_sfd__h18148,
		_theResult___snd_fst_sfd__h189305,
		_theResult___snd_fst_sfd__h197931,
		_theResult___snd_fst_sfd__h214579,
		_theResult___snd_fst_sfd__h229730,
		_theResult___snd_fst_sfd__h246301,
		_theResult___snd_fst_sfd__h256285,
		_theResult___snd_fst_sfd__h273948,
		_theResult___snd_fst_sfd__h289099,
		_theResult___snd_fst_sfd__h304464,
		_theResult___snd_fst_sfd__h321245,
		_theResult___snd_fst_sfd__h333700,
		_theResult___snd_fst_sfd__h353523,
		_theResult___snd_fst_sfd__h368674,
		_theResult___snd_fst_sfd__h38308,
		_theResult___snd_fst_sfd__h384039,
		_theResult___snd_fst_sfd__h399614,
		_theResult___snd_fst_sfd__h416605,
		_theResult___snd_fst_sfd__h433644,
		_theResult___snd_fst_sfd__h452850,
		_theResult___snd_fst_sfd__h525610,
		_theResult___snd_fst_sfd__h538675,
		_theResult___snd_fst_sfd__h562504,
		_theResult___snd_fst_sfd__h573831,
		_theResult___snd_fst_sfd__h588067,
		_theResult___snd_fst_sfd__h610732,
		_theResult___snd_fst_sfd__h622087,
		_theResult___snd_fst_sfd__h633384,
		_theResult___snd_fst_sfd__h80245,
		_theResult___snd_sfd__h563492,
		_theResult___snd_sfd__h574819,
		_theResult___snd_snd_fst_sfd__h562496,
		_theResult___snd_snd_fst_sfd__h573823,
		a_sfd__h577677,
		e_sfd__h113561,
		e_sfd__h113564,
		e_sfd__h113567,
		e_sfd__h113570,
		e_sfd__h139576,
		e_sfd__h139579,
		e_sfd__h139582,
		e_sfd__h139585,
		ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4,
		ifc_main_div_s5_y_BITS_22_TO_0__q6,
		ifc_main_exp_s2_result_BITS_22_TO_0__q3,
		ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1,
		ifc_main_input_x_BITS_22_TO_0__q2,
		ifc_main_sub_s4_x4_BITS_22_TO_0__q5,
		in2_sfd__h113573,
		in2_sfd__h139588,
		out_sfd__h100938,
		out_sfd__h160939,
		out_sfd__h173523,
		out_sfd__h18705,
		out_sfd__h189878,
		out_sfd__h198487,
		out_sfd__h215155,
		out_sfd__h230306,
		out_sfd__h246874,
		out_sfd__h256841,
		out_sfd__h274524,
		out_sfd__h289675,
		out_sfd__h305040,
		out_sfd__h321818,
		out_sfd__h334256,
		out_sfd__h354099,
		out_sfd__h369250,
		out_sfd__h384615,
		out_sfd__h38862,
		out_sfd__h400190,
		out_sfd__h417178,
		out_sfd__h434200,
		out_sfd__h563474,
		out_sfd__h574801,
		out_sfd__h80799,
		sfd__h115401,
		sfd__h13249,
		sfd__h155511,
		sfd__h164559,
		sfd__h180850,
		sfd__h192782,
		sfd__h192785,
		sfd__h206191,
		sfd__h221316,
		sfd__h237825,
		sfd__h250838,
		sfd__h250841,
		sfd__h265560,
		sfd__h280685,
		sfd__h296028,
		sfd__h312747,
		sfd__h327631,
		sfd__h327634,
		sfd__h345135,
		sfd__h360260,
		sfd__h375603,
		sfd__h391156,
		sfd__h408085,
		sfd__h426413,
		sfd__h426416,
		sfd__h444028,
		sfd__h444031,
		sfd__h517227,
		sfd__h557123,
		sfd__h568452,
		sfd__h588599,
		sfd__h588602,
		sfd__h602304,
		sfd__h613659,
		sfd__h75352,
		t_sfd__h563429,
		t_sfd__h565438,
		t_sfd__h574756,
		t_sfd__h576734,
		x__h173576,
		x__h189952,
		x__h215208,
		x__h230385,
		x__h246972,
		x__h274577,
		x__h289754,
		x__h305143,
		x__h321940,
		x__h354152,
		x__h369329,
		x__h384718,
		x__h400317,
		x__h417324,
		x__h439921;
  wire [9 : 0] IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8538,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6230,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8168,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8169,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4335,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5860,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5861,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7808,
	       IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d2864,
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3965,
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3966,
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5500,
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7445,
	       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602,
	       IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11777,
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262,
	       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8968,
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2494,
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2495,
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3607,
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5139,
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7084,
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d52,
	       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562,
	       IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059,
	       IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11429,
	       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1140,
	       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1148,
	       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1495,
	       IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d617,
	       IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850,
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2868,
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4339,
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6234,
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8542,
	       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2152,
	       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2153,
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3262,
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3263,
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4794,
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4795,
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739,
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6740,
	       SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d49,
	       SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d614,
	       _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9563,
	       _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9585,
	       _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8196,
	       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5888,
	       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7846,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3993,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5538,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7483,
	       _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11799,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9155,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2522,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3644,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5176,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7121,
	       _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9921,
	       _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11462,
	       _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1183,
	       _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1517,
	       _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2180,
	       _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3290,
	       _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4822,
	       _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6767,
	       value__h123714,
	       value__h149038,
	       value__h172872,
	       value__h189230,
	       value__h214504,
	       value__h229655,
	       value__h246226,
	       value__h273873,
	       value__h289024,
	       value__h304389,
	       value__h321170,
	       value__h353448,
	       value__h368599,
	       value__h383964,
	       value__h399539,
	       value__h416530,
	       value__h452775,
	       value__h525535,
	       value__h538600,
	       value__h588085,
	       value__h588315,
	       value__h610657,
	       value__h622012,
	       x__h116358,
	       x__h13751,
	       x__h13755,
	       x__h141682,
	       x__h155996,
	       x__h165516,
	       x__h181874,
	       x__h193513,
	       x__h193517,
	       x__h207148,
	       x__h222299,
	       x__h238870,
	       x__h251855,
	       x__h251859,
	       x__h266517,
	       x__h281668,
	       x__h297033,
	       x__h313814,
	       x__h329258,
	       x__h329262,
	       x__h346092,
	       x__h361243,
	       x__h376608,
	       x__h392183,
	       x__h409174,
	       x__h429190,
	       x__h429194,
	       x__h445419,
	       x__h518179,
	       x__h531244,
	       x__h557862,
	       x__h569189,
	       x__h569218,
	       x__h603301,
	       x__h614656,
	       x__h75848,
	       x__h75852;
  wire [8 : 0] IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610,
	       IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9809,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8420,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6112,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8070,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4217,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5762,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7707,
	       IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824,
	       IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12023,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9380,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2746,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3868,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5400,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7345,
	       IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10143,
	       IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944,
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487,
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11686,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1413,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1746,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2404,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3514,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5046,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6991,
	       IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640,
	       IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299,
	       IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196,
	       IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11319,
	       IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732,
	       IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8851,
	       IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392,
	       IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6511,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4583,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3067,
	       IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889,
	       IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d2008,
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d212,
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93,
	       IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658,
	       IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d777;
  wire [7 : 0] IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8180,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8181,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5872,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5873,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7824,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7826,
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7828,
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3977,
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3978,
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5516,
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5518,
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5520,
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7461,
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7463,
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7465,
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7821,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8476,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6168,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8126,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4273,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5818,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7763,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2802,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3924,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5456,
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7401,
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d268,
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d505,
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1069,
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d833,
	       IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2064,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3123,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4639,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6567,
	       IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8907,
	       IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2460,
	       IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3570,
	       IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5102,
	       IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7047,
	       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9129,
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2506,
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2507,
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3622,
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3624,
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3626,
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5154,
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5156,
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5158,
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5513,
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7099,
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7101,
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7103,
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7458,
	       IF_IF_ifc_main_sub_s4_x4_0903_BIT_32_0904_THEN_ETC___d11164,
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2841,
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2843,
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2845,
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4312,
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4314,
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4316,
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6207,
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6209,
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6211,
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8515,
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8517,
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8519,
	       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2165,
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3275,
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3619,
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4807,
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5151,
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6752,
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7096,
	       IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32,
	       _theResult_____1_fst_exp__h593956,
	       _theResult___exp__h100934,
	       _theResult___exp__h160935,
	       _theResult___exp__h173519,
	       _theResult___exp__h18701,
	       _theResult___exp__h189874,
	       _theResult___exp__h198483,
	       _theResult___exp__h215151,
	       _theResult___exp__h230302,
	       _theResult___exp__h246870,
	       _theResult___exp__h256837,
	       _theResult___exp__h274520,
	       _theResult___exp__h289671,
	       _theResult___exp__h305036,
	       _theResult___exp__h321814,
	       _theResult___exp__h334252,
	       _theResult___exp__h354095,
	       _theResult___exp__h369246,
	       _theResult___exp__h384611,
	       _theResult___exp__h38858,
	       _theResult___exp__h400186,
	       _theResult___exp__h417174,
	       _theResult___exp__h434196,
	       _theResult___exp__h562575,
	       _theResult___exp__h562616,
	       _theResult___exp__h563470,
	       _theResult___exp__h573902,
	       _theResult___exp__h573943,
	       _theResult___exp__h574797,
	       _theResult___exp__h80795,
	       _theResult___fst__h588027,
	       _theResult___fst_exp__h100374,
	       _theResult___fst_exp__h100377,
	       _theResult___fst_exp__h100456,
	       _theResult___fst_exp__h100462,
	       _theResult___fst_exp__h100465,
	       _theResult___fst_exp__h100953,
	       _theResult___fst_exp__h123779,
	       _theResult___fst_exp__h123782,
	       _theResult___fst_exp__h123807,
	       _theResult___fst_exp__h123822,
	       _theResult___fst_exp__h123861,
	       _theResult___fst_exp__h123867,
	       _theResult___fst_exp__h123870,
	       _theResult___fst_exp__h149103,
	       _theResult___fst_exp__h149106,
	       _theResult___fst_exp__h149131,
	       _theResult___fst_exp__h149146,
	       _theResult___fst_exp__h149185,
	       _theResult___fst_exp__h149191,
	       _theResult___fst_exp__h149194,
	       _theResult___fst_exp__h160378,
	       _theResult___fst_exp__h160381,
	       _theResult___fst_exp__h160406,
	       _theResult___fst_exp__h160421,
	       _theResult___fst_exp__h160460,
	       _theResult___fst_exp__h160466,
	       _theResult___fst_exp__h160469,
	       _theResult___fst_exp__h160954,
	       _theResult___fst_exp__h172937,
	       _theResult___fst_exp__h172940,
	       _theResult___fst_exp__h172965,
	       _theResult___fst_exp__h172980,
	       _theResult___fst_exp__h173019,
	       _theResult___fst_exp__h173025,
	       _theResult___fst_exp__h173028,
	       _theResult___fst_exp__h173538,
	       _theResult___fst_exp__h18138,
	       _theResult___fst_exp__h18141,
	       _theResult___fst_exp__h18166,
	       _theResult___fst_exp__h18181,
	       _theResult___fst_exp__h18220,
	       _theResult___fst_exp__h18226,
	       _theResult___fst_exp__h18229,
	       _theResult___fst_exp__h18720,
	       _theResult___fst_exp__h189295,
	       _theResult___fst_exp__h189298,
	       _theResult___fst_exp__h189323,
	       _theResult___fst_exp__h189338,
	       _theResult___fst_exp__h189377,
	       _theResult___fst_exp__h189383,
	       _theResult___fst_exp__h189386,
	       _theResult___fst_exp__h189893,
	       _theResult___fst_exp__h197921,
	       _theResult___fst_exp__h197924,
	       _theResult___fst_exp__h197949,
	       _theResult___fst_exp__h197964,
	       _theResult___fst_exp__h198003,
	       _theResult___fst_exp__h198009,
	       _theResult___fst_exp__h198012,
	       _theResult___fst_exp__h198502,
	       _theResult___fst_exp__h214569,
	       _theResult___fst_exp__h214572,
	       _theResult___fst_exp__h214597,
	       _theResult___fst_exp__h214612,
	       _theResult___fst_exp__h214651,
	       _theResult___fst_exp__h214657,
	       _theResult___fst_exp__h214660,
	       _theResult___fst_exp__h215170,
	       _theResult___fst_exp__h229720,
	       _theResult___fst_exp__h229723,
	       _theResult___fst_exp__h229748,
	       _theResult___fst_exp__h229763,
	       _theResult___fst_exp__h229802,
	       _theResult___fst_exp__h229808,
	       _theResult___fst_exp__h229811,
	       _theResult___fst_exp__h230321,
	       _theResult___fst_exp__h246291,
	       _theResult___fst_exp__h246294,
	       _theResult___fst_exp__h246319,
	       _theResult___fst_exp__h246334,
	       _theResult___fst_exp__h246373,
	       _theResult___fst_exp__h246379,
	       _theResult___fst_exp__h246382,
	       _theResult___fst_exp__h246889,
	       _theResult___fst_exp__h256275,
	       _theResult___fst_exp__h256278,
	       _theResult___fst_exp__h256303,
	       _theResult___fst_exp__h256318,
	       _theResult___fst_exp__h256357,
	       _theResult___fst_exp__h256363,
	       _theResult___fst_exp__h256366,
	       _theResult___fst_exp__h256856,
	       _theResult___fst_exp__h273938,
	       _theResult___fst_exp__h273941,
	       _theResult___fst_exp__h273966,
	       _theResult___fst_exp__h273981,
	       _theResult___fst_exp__h274020,
	       _theResult___fst_exp__h274026,
	       _theResult___fst_exp__h274029,
	       _theResult___fst_exp__h274539,
	       _theResult___fst_exp__h289089,
	       _theResult___fst_exp__h289092,
	       _theResult___fst_exp__h289117,
	       _theResult___fst_exp__h289132,
	       _theResult___fst_exp__h289171,
	       _theResult___fst_exp__h289177,
	       _theResult___fst_exp__h289180,
	       _theResult___fst_exp__h289690,
	       _theResult___fst_exp__h304454,
	       _theResult___fst_exp__h304457,
	       _theResult___fst_exp__h304482,
	       _theResult___fst_exp__h304497,
	       _theResult___fst_exp__h304536,
	       _theResult___fst_exp__h304542,
	       _theResult___fst_exp__h304545,
	       _theResult___fst_exp__h305055,
	       _theResult___fst_exp__h321235,
	       _theResult___fst_exp__h321238,
	       _theResult___fst_exp__h321263,
	       _theResult___fst_exp__h321278,
	       _theResult___fst_exp__h321317,
	       _theResult___fst_exp__h321323,
	       _theResult___fst_exp__h321326,
	       _theResult___fst_exp__h321833,
	       _theResult___fst_exp__h333690,
	       _theResult___fst_exp__h333693,
	       _theResult___fst_exp__h333718,
	       _theResult___fst_exp__h333733,
	       _theResult___fst_exp__h333772,
	       _theResult___fst_exp__h333778,
	       _theResult___fst_exp__h333781,
	       _theResult___fst_exp__h334271,
	       _theResult___fst_exp__h353513,
	       _theResult___fst_exp__h353516,
	       _theResult___fst_exp__h353541,
	       _theResult___fst_exp__h353556,
	       _theResult___fst_exp__h353595,
	       _theResult___fst_exp__h353601,
	       _theResult___fst_exp__h353604,
	       _theResult___fst_exp__h354114,
	       _theResult___fst_exp__h368664,
	       _theResult___fst_exp__h368667,
	       _theResult___fst_exp__h368692,
	       _theResult___fst_exp__h368707,
	       _theResult___fst_exp__h368746,
	       _theResult___fst_exp__h368752,
	       _theResult___fst_exp__h368755,
	       _theResult___fst_exp__h369265,
	       _theResult___fst_exp__h38298,
	       _theResult___fst_exp__h38301,
	       _theResult___fst_exp__h38380,
	       _theResult___fst_exp__h38386,
	       _theResult___fst_exp__h38389,
	       _theResult___fst_exp__h384029,
	       _theResult___fst_exp__h384032,
	       _theResult___fst_exp__h384057,
	       _theResult___fst_exp__h384072,
	       _theResult___fst_exp__h384111,
	       _theResult___fst_exp__h384117,
	       _theResult___fst_exp__h384120,
	       _theResult___fst_exp__h384630,
	       _theResult___fst_exp__h38877,
	       _theResult___fst_exp__h399604,
	       _theResult___fst_exp__h399607,
	       _theResult___fst_exp__h399632,
	       _theResult___fst_exp__h399647,
	       _theResult___fst_exp__h399686,
	       _theResult___fst_exp__h399692,
	       _theResult___fst_exp__h399695,
	       _theResult___fst_exp__h400205,
	       _theResult___fst_exp__h416595,
	       _theResult___fst_exp__h416598,
	       _theResult___fst_exp__h416623,
	       _theResult___fst_exp__h416638,
	       _theResult___fst_exp__h416677,
	       _theResult___fst_exp__h416683,
	       _theResult___fst_exp__h416686,
	       _theResult___fst_exp__h417193,
	       _theResult___fst_exp__h433634,
	       _theResult___fst_exp__h433637,
	       _theResult___fst_exp__h433662,
	       _theResult___fst_exp__h433677,
	       _theResult___fst_exp__h433716,
	       _theResult___fst_exp__h433722,
	       _theResult___fst_exp__h433725,
	       _theResult___fst_exp__h434215,
	       _theResult___fst_exp__h452840,
	       _theResult___fst_exp__h452843,
	       _theResult___fst_exp__h452868,
	       _theResult___fst_exp__h452883,
	       _theResult___fst_exp__h452922,
	       _theResult___fst_exp__h452928,
	       _theResult___fst_exp__h452931,
	       _theResult___fst_exp__h525600,
	       _theResult___fst_exp__h525603,
	       _theResult___fst_exp__h525628,
	       _theResult___fst_exp__h525643,
	       _theResult___fst_exp__h525682,
	       _theResult___fst_exp__h525688,
	       _theResult___fst_exp__h525691,
	       _theResult___fst_exp__h538665,
	       _theResult___fst_exp__h538668,
	       _theResult___fst_exp__h538693,
	       _theResult___fst_exp__h538708,
	       _theResult___fst_exp__h538747,
	       _theResult___fst_exp__h538753,
	       _theResult___fst_exp__h538756,
	       _theResult___fst_exp__h562738,
	       _theResult___fst_exp__h562741,
	       _theResult___fst_exp__h562744,
	       _theResult___fst_exp__h574065,
	       _theResult___fst_exp__h574068,
	       _theResult___fst_exp__h574071,
	       _theResult___fst_exp__h593904,
	       _theResult___fst_exp__h593907,
	       _theResult___fst_exp__h593910,
	       _theResult___fst_exp__h593950,
	       _theResult___fst_exp__h593953,
	       _theResult___fst_exp__h593975,
	       _theResult___fst_exp__h593990,
	       _theResult___fst_exp__h594029,
	       _theResult___fst_exp__h594035,
	       _theResult___fst_exp__h594038,
	       _theResult___fst_exp__h610722,
	       _theResult___fst_exp__h610725,
	       _theResult___fst_exp__h610750,
	       _theResult___fst_exp__h610765,
	       _theResult___fst_exp__h610804,
	       _theResult___fst_exp__h610810,
	       _theResult___fst_exp__h610813,
	       _theResult___fst_exp__h622077,
	       _theResult___fst_exp__h622080,
	       _theResult___fst_exp__h622105,
	       _theResult___fst_exp__h622120,
	       _theResult___fst_exp__h622159,
	       _theResult___fst_exp__h622165,
	       _theResult___fst_exp__h622168,
	       _theResult___fst_exp__h633374,
	       _theResult___fst_exp__h633377,
	       _theResult___fst_exp__h633456,
	       _theResult___fst_exp__h633462,
	       _theResult___fst_exp__h633465,
	       _theResult___fst_exp__h80235,
	       _theResult___fst_exp__h80238,
	       _theResult___fst_exp__h80263,
	       _theResult___fst_exp__h80278,
	       _theResult___fst_exp__h80317,
	       _theResult___fst_exp__h80323,
	       _theResult___fst_exp__h80326,
	       _theResult___fst_exp__h80814,
	       _theResult___snd_exp__h563491,
	       _theResult___snd_exp__h574818,
	       _theResult___snd_fst_exp__h100383,
	       _theResult___snd_fst_exp__h123788,
	       _theResult___snd_fst_exp__h149112,
	       _theResult___snd_fst_exp__h160387,
	       _theResult___snd_fst_exp__h172946,
	       _theResult___snd_fst_exp__h18147,
	       _theResult___snd_fst_exp__h189304,
	       _theResult___snd_fst_exp__h197930,
	       _theResult___snd_fst_exp__h214578,
	       _theResult___snd_fst_exp__h229729,
	       _theResult___snd_fst_exp__h246300,
	       _theResult___snd_fst_exp__h256284,
	       _theResult___snd_fst_exp__h273947,
	       _theResult___snd_fst_exp__h289098,
	       _theResult___snd_fst_exp__h304463,
	       _theResult___snd_fst_exp__h321244,
	       _theResult___snd_fst_exp__h333699,
	       _theResult___snd_fst_exp__h353522,
	       _theResult___snd_fst_exp__h368673,
	       _theResult___snd_fst_exp__h38307,
	       _theResult___snd_fst_exp__h384038,
	       _theResult___snd_fst_exp__h399613,
	       _theResult___snd_fst_exp__h416604,
	       _theResult___snd_fst_exp__h433643,
	       _theResult___snd_fst_exp__h452849,
	       _theResult___snd_fst_exp__h525609,
	       _theResult___snd_fst_exp__h538674,
	       _theResult___snd_fst_exp__h588039,
	       _theResult___snd_fst_exp__h588042,
	       _theResult___snd_fst_exp__h588066,
	       _theResult___snd_fst_exp__h610731,
	       _theResult___snd_fst_exp__h622086,
	       _theResult___snd_fst_exp__h633383,
	       _theResult___snd_fst_exp__h80244,
	       _theResult___snd_snd_fst_exp__h562495,
	       _theResult___snd_snd_fst_exp__h573822,
	       b__h557642,
	       b__h562410,
	       b__h568971,
	       b__h573737,
	       diff__h154945,
	       diff__h163106,
	       diff__h204681,
	       diff__h2212,
	       diff__h263993,
	       diff__h343506,
	       diff__h554821,
	       diff__h566152,
	       diff__h64329,
	       din_exp0195_MINUS_127__q18,
	       din_exp04372_MINUS_127__q99,
	       din_exp10640_MINUS_127__q180,
	       din_exp14487_MINUS_127__q62,
	       din_exp16513_MINUS_127__q142,
	       din_exp21153_MINUS_127__q105,
	       din_exp21995_MINUS_127__q184,
	       din_exp23697_MINUS_127__q33,
	       din_exp25518_MINUS_127__q160,
	       din_exp29638_MINUS_127__q68,
	       din_exp33537_MINUS_127__q149,
	       din_exp33605_MINUS_127__q112,
	       din_exp38583_MINUS_127__q163,
	       din_exp46209_MINUS_127__q74,
	       din_exp49021_MINUS_127__q29,
	       din_exp52758_MINUS_127__q156,
	       din_exp53431_MINUS_127__q118,
	       din_exp56202_MINUS_127__q81,
	       din_exp60338_MINUS_127__q37,
	       din_exp68582_MINUS_127__q124,
	       din_exp72855_MINUS_127__q43,
	       din_exp73856_MINUS_127__q87,
	       din_exp8098_MINUS_127__q8,
	       din_exp83947_MINUS_127__q130,
	       din_exp89007_MINUS_127__q93,
	       din_exp89213_MINUS_127__q49,
	       din_exp97860_MINUS_127__q56,
	       din_exp99522_MINUS_127__q136,
	       din_exp__h123697,
	       din_exp__h149021,
	       din_exp__h160338,
	       din_exp__h172855,
	       din_exp__h18098,
	       din_exp__h189213,
	       din_exp__h197860,
	       din_exp__h214487,
	       din_exp__h229638,
	       din_exp__h246209,
	       din_exp__h256202,
	       din_exp__h273856,
	       din_exp__h289007,
	       din_exp__h304372,
	       din_exp__h321153,
	       din_exp__h333605,
	       din_exp__h353431,
	       din_exp__h368582,
	       din_exp__h383947,
	       din_exp__h399522,
	       din_exp__h416513,
	       din_exp__h433537,
	       din_exp__h452758,
	       din_exp__h525518,
	       din_exp__h538583,
	       din_exp__h610640,
	       din_exp__h621995,
	       din_exp__h80195,
	       din_inc___2_exp__h100961,
	       din_inc___2_exp__h124454,
	       din_inc___2_exp__h149781,
	       din_inc___2_exp__h160958,
	       din_inc___2_exp__h173555,
	       din_inc___2_exp__h18728,
	       din_inc___2_exp__h189931,
	       din_inc___2_exp__h198572,
	       din_inc___2_exp__h215187,
	       din_inc___2_exp__h230364,
	       din_inc___2_exp__h246951,
	       din_inc___2_exp__h256962,
	       din_inc___2_exp__h274556,
	       din_inc___2_exp__h289733,
	       din_inc___2_exp__h305122,
	       din_inc___2_exp__h321919,
	       din_inc___2_exp__h334413,
	       din_inc___2_exp__h354131,
	       din_inc___2_exp__h369308,
	       din_inc___2_exp__h384697,
	       din_inc___2_exp__h38885,
	       din_inc___2_exp__h400296,
	       din_inc___2_exp__h417303,
	       din_inc___2_exp__h434393,
	       din_inc___2_exp__h488517,
	       din_inc___2_exp__h526260,
	       din_inc___2_exp__h539316,
	       din_inc___2_exp__h594591,
	       din_inc___2_exp__h634050,
	       din_inc___2_exp__h634124,
	       din_inc___2_exp__h634189,
	       din_inc___2_exp__h80822,
	       e_exp__h113560,
	       e_exp__h113563,
	       e_exp__h113566,
	       e_exp__h113569,
	       e_exp__h139575,
	       e_exp__h139578,
	       e_exp__h139581,
	       e_exp__h139584,
	       e_exp__h4299,
	       e_exp__h4302,
	       e_exp__h4305,
	       e_exp__h4308,
	       e_exp__h562572,
	       e_exp__h563425,
	       e_exp__h563467,
	       e_exp__h573899,
	       e_exp__h574752,
	       e_exp__h574794,
	       e_exp__h66407,
	       e_exp__h66410,
	       e_exp__h66413,
	       e_exp__h66416,
	       exp__h554785,
	       exp__h566116,
	       ifc_main_div_s5_x_BITS_30_TO_23_MINUS_127__q179,
	       ifc_main_div_s5_y_BITS_30_TO_23_MINUS_127__q183,
	       ifc_main_exp_s2_stage1_int_res_BITS_30_TO_23_M_ETC__q27,
	       ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597,
	       ifc_main_exp_s2_stage2_x_BITS_30_TO_23_MINUS_127__q36,
	       ifc_main_exp_s2_stage6_int_res_BITS_30_TO_23_M_ETC__q155,
	       ifc_main_exp_s2_tsum_1_BITS_30_TO_23_MINUS_127__q55,
	       ifc_main_exp_s2_tsum_2_BITS_30_TO_23_MINUS_127__q80,
	       ifc_main_exp_s2_tsum_3_BITS_30_TO_23_MINUS_127__q111,
	       ifc_main_exp_s2_tsum_4_BITS_30_TO_23_MINUS_127__q148,
	       ifc_main_exp_s2_txv_1_BITS_30_TO_23_MINUS_127__q42,
	       ifc_main_exp_s2_txv_2_BITS_30_TO_23_MINUS_127__q61,
	       ifc_main_exp_s2_txv_3_BITS_30_TO_23_MINUS_127__q86,
	       ifc_main_exp_s2_txv_4_BITS_30_TO_23_MINUS_127__q117,
	       ifc_main_input_x_BITS_30_TO_23_MINUS_127__q159,
	       ifc_main_sub_s4_x4_BITS_30_TO_23_MINUS_127__q175,
	       in2_exp4598_MINUS_127__q17,
	       in2_exp488_MINUS_127__q7,
	       in2_exp__h2488,
	       in2_exp__h64598,
	       out_exp__h100937,
	       out_exp__h160938,
	       out_exp__h173522,
	       out_exp__h18704,
	       out_exp__h189877,
	       out_exp__h198486,
	       out_exp__h215154,
	       out_exp__h230305,
	       out_exp__h246873,
	       out_exp__h256840,
	       out_exp__h274523,
	       out_exp__h289674,
	       out_exp__h305039,
	       out_exp__h321817,
	       out_exp__h334255,
	       out_exp__h354098,
	       out_exp__h369249,
	       out_exp__h384614,
	       out_exp__h38861,
	       out_exp__h400189,
	       out_exp__h417177,
	       out_exp__h434199,
	       out_exp__h562492,
	       out_exp__h562735,
	       out_exp__h563473,
	       out_exp__h573819,
	       out_exp__h574062,
	       out_exp__h574800,
	       out_exp__h80798,
	       shift__h577350,
	       t_exp__h563428,
	       t_exp__h565437,
	       t_exp__h574755,
	       t_exp__h576733,
	       theResult___fst_exp93910_MINUS_127__q176,
	       x04855_MINUS_127__q32,
	       x04957_MINUS_127__q79,
	       x05013_MINUS_127__q73,
	       x05070_MINUS_127__q67,
	       x07148_MINUS_127__q141,
	       x19518_MINUS_127__q147,
	       x29674_MINUS_127__q28,
	       x40766_MINUS_127__q154,
	       x59484_MINUS_127__q123,
	       x63382_MINUS_127__q54,
	       x63438_MINUS_127__q48,
	       x64269_MINUS_127__q110,
	       x64325_MINUS_127__q104,
	       x64382_MINUS_127__q98,
	       x64439_MINUS_127__q92,
	       x74693_MINUS_127__q129,
	       x77398_MINUS_127__q174,
	       x90112_MINUS_127__q135,
	       x__h104855,
	       x__h129674,
	       x__h13815,
	       x__h156055,
	       x__h163382,
	       x__h163438,
	       x__h193577,
	       x__h204957,
	       x__h205013,
	       x__h205070,
	       x__h251919,
	       x__h264269,
	       x__h264325,
	       x__h264382,
	       x__h264439,
	       x__h329322,
	       x__h359484,
	       x__h374693,
	       x__h390112,
	       x__h407148,
	       x__h419518,
	       x__h429254,
	       x__h440766,
	       x__h557144,
	       x__h568473,
	       x__h577398,
	       x__h588451,
	       x__h75912,
	       y__h558024,
	       y__h562800,
	       y__h569351,
	       y__h574127;
  wire [5 : 0] IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9807,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8418,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6110,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8068,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4215,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5760,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7705,
	       IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12021,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9378,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2744,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3866,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5398,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7343,
	       IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10141,
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11684,
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12314,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1411,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1744,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2402,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3512,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5044,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6989;
  wire [4 : 0] IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11317,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8849,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6509,
	       IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4581,
	       IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3065,
	       IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1014,
	       IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d775,
	       IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2006,
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d210,
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d450,
	       b__h562670,
	       b__h573997,
	       b__h580162,
	       b__h584074;
  wire [1 : 0] IF_sfdin00368_BIT_4_THEN_2_ELSE_0__q20,
	       IF_sfdin0229_BIT_4_THEN_2_ELSE_0__q24,
	       IF_sfdin04448_BIT_24_THEN_2_ELSE_0__q101,
	       IF_sfdin10716_BIT_24_THEN_2_ELSE_0__q182,
	       IF_sfdin14563_BIT_24_THEN_2_ELSE_0__q64,
	       IF_sfdin16589_BIT_24_THEN_2_ELSE_0__q144,
	       IF_sfdin21229_BIT_24_THEN_2_ELSE_0__q107,
	       IF_sfdin22071_BIT_24_THEN_2_ELSE_0__q186,
	       IF_sfdin23773_BIT_24_THEN_2_ELSE_0__q35,
	       IF_sfdin25594_BIT_24_THEN_2_ELSE_0__q162,
	       IF_sfdin29714_BIT_24_THEN_2_ELSE_0__q70,
	       IF_sfdin33368_BIT_24_THEN_2_ELSE_0__q188,
	       IF_sfdin33628_BIT_4_THEN_2_ELSE_0__q151,
	       IF_sfdin33684_BIT_4_THEN_2_ELSE_0__q114,
	       IF_sfdin38659_BIT_24_THEN_2_ELSE_0__q165,
	       IF_sfdin46285_BIT_24_THEN_2_ELSE_0__q76,
	       IF_sfdin49097_BIT_24_THEN_2_ELSE_0__q31,
	       IF_sfdin52834_BIT_24_THEN_2_ELSE_0__q158,
	       IF_sfdin53507_BIT_24_THEN_2_ELSE_0__q120,
	       IF_sfdin56269_BIT_4_THEN_2_ELSE_0__q83,
	       IF_sfdin60372_BIT_4_THEN_2_ELSE_0__q39,
	       IF_sfdin62484_BIT_4_THEN_2_ELSE_0__q167,
	       IF_sfdin68658_BIT_24_THEN_2_ELSE_0__q126,
	       IF_sfdin72931_BIT_24_THEN_2_ELSE_0__q45,
	       IF_sfdin73811_BIT_4_THEN_2_ELSE_0__q171,
	       IF_sfdin73932_BIT_24_THEN_2_ELSE_0__q89,
	       IF_sfdin8132_BIT_4_THEN_2_ELSE_0__q14,
	       IF_sfdin8292_BIT_4_THEN_2_ELSE_0__q10,
	       IF_sfdin84023_BIT_24_THEN_2_ELSE_0__q132,
	       IF_sfdin89083_BIT_24_THEN_2_ELSE_0__q95,
	       IF_sfdin89289_BIT_24_THEN_2_ELSE_0__q51,
	       IF_sfdin93944_BIT_5_THEN_2_ELSE_0__q178,
	       IF_sfdin97915_BIT_4_THEN_2_ELSE_0__q58,
	       IF_sfdin99598_BIT_24_THEN_2_ELSE_0__q138,
	       _theResult___snd_fst__h100505,
	       _theResult___snd_fst__h123927,
	       _theResult___snd_fst__h149251,
	       _theResult___snd_fst__h160506,
	       _theResult___snd_fst__h173085,
	       _theResult___snd_fst__h18272,
	       _theResult___snd_fst__h189440,
	       _theResult___snd_fst__h198054,
	       _theResult___snd_fst__h214717,
	       _theResult___snd_fst__h229868,
	       _theResult___snd_fst__h246436,
	       _theResult___snd_fst__h256408,
	       _theResult___snd_fst__h274086,
	       _theResult___snd_fst__h289237,
	       _theResult___snd_fst__h304602,
	       _theResult___snd_fst__h321380,
	       _theResult___snd_fst__h333823,
	       _theResult___snd_fst__h353661,
	       _theResult___snd_fst__h368812,
	       _theResult___snd_fst__h384177,
	       _theResult___snd_fst__h38429,
	       _theResult___snd_fst__h399752,
	       _theResult___snd_fst__h416740,
	       _theResult___snd_fst__h433767,
	       _theResult___snd_fst__h452988,
	       _theResult___snd_fst__h525745,
	       _theResult___snd_fst__h538810,
	       _theResult___snd_fst__h594076,
	       _theResult___snd_fst__h610867,
	       _theResult___snd_fst__h622222,
	       _theResult___snd_fst__h633519,
	       _theResult___snd_fst__h80366,
	       guard__h115699,
	       guard__h13231,
	       guard__h13262,
	       guard__h141023,
	       guard__h155493,
	       guard__h155518,
	       guard__h164857,
	       guard__h181142,
	       guard__h192764,
	       guard__h192798,
	       guard__h206489,
	       guard__h221614,
	       guard__h238117,
	       guard__h250820,
	       guard__h250854,
	       guard__h265858,
	       guard__h280983,
	       guard__h296326,
	       guard__h313039,
	       guard__h327613,
	       guard__h327647,
	       guard__h33388,
	       guard__h33419,
	       guard__h345433,
	       guard__h360558,
	       guard__h375901,
	       guard__h391454,
	       guard__h408377,
	       guard__h426395,
	       guard__h426429,
	       guard__h444326,
	       guard__h517519,
	       guard__h530584,
	       guard__h554750,
	       guard__h557086,
	       guard__h562460,
	       guard__h566081,
	       guard__h568415,
	       guard__h573787,
	       guard__h589132,
	       guard__h602596,
	       guard__h613951,
	       guard__h625248,
	       guard__h75334,
	       guard__h75365,
	       guard__h95473,
	       guard__h95504;
  wire IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8982,
       IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8984,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6612,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6614,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8170,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8172,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8511,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8644,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8692,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4684,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4686,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5862,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5864,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6203,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6311,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6352,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7809,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7811,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8175,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8616,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8618,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8624,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8640,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8642,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8643,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8682,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8684,
       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8686,
       IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3168,
       IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3170,
       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3967,
       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3969,
       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4308,
       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4390,
       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422,
       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4424,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5501,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5503,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5867,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6289,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6291,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6297,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6307,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6309,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6310,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6342,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6344,
       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6346,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7446,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7448,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7813,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7816,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8597,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8599,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8605,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8607,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8608,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8634,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8636,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8639,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8675,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8677,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8679,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8680,
       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8681,
       IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11184,
       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8689,
       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6349,
       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8623,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4421,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6296,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8604,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8638,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8678,
       IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10852,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2905,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4381,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6276,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6305,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6337,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8584,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8632,
       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8670,
       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d542,
       IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8990,
       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10844,
       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10849,
       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10866,
       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10894,
       IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11778,
       IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11780,
       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10503,
       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10518,
       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10531,
       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10558,
       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8969,
       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8971,
       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2496,
       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2498,
       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2837,
       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2899,
       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906,
       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2908,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3608,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3610,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3972,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4374,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4376,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4382,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4386,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4388,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4389,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4403,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4405,
       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4418,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5140,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5142,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5505,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5508,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6269,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6271,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6277,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6280,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6281,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6301,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6303,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6306,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6323,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6325,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6338,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6340,
       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6341,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7085,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7087,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7450,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8577,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8579,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8585,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8588,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8589,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8628,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8630,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8633,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8656,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8658,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8671,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8673,
       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8674,
       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d299,
       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d315,
       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d532,
       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9897,
       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9899,
       IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060,
       IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11061,
       IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11062,
       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8988,
       IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6618,
       IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4690,
       IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d3174,
       IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11430,
       IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11432,
       IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d11783,
       IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d12065,
       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1149,
       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1151,
       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1496,
       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1498,
       IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d1096,
       IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d1107,
       IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d864,
       IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d880,
       IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2094,
       IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2104,
       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3167,
       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4683,
       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6611,
       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8973,
       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8976,
       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8981,
       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8991,
       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2154,
       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2156,
       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2501,
       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2897,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3266,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3612,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3615,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4373,
       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4402,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4798,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5144,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6268,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6288,
       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6322,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6743,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7089,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8576,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8615,
       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8655,
       IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d11,
       IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d10218,
       IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9569,
       IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9851,
       IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9902,
       IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10954,
       IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10956,
       IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11107,
       IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11113,
       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d4415,
       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d6335,
       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d8668,
       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555,
       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247,
       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8533,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6225,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8193,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8687,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4330,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5885,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6347,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7840,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7843,
       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613,
       NOT_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2859,
       NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3990,
       NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4419,
       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5532,
       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5535,
       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286,
       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7477,
       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7480,
       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594,
       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8602,
       NOT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d316,
       NOT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d544,
       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10839,
       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10843,
       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10899,
       NOT_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ETC___d11796,
       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10498,
       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10502,
       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10515,
       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10563,
       NOT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1108,
       NOT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d881,
       NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2097,
       NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2100,
       NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3155,
       NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3164,
       NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3178,
       NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4671,
       NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4680,
       NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4694,
       NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6599,
       NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6608,
       NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6622,
       NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9121,
       NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9149,
       NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9152,
       NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2519,
       NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2903,
       NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3638,
       NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3641,
       NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d4369,
       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5170,
       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5173,
       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6264,
       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6274,
       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7115,
       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7118,
       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8572,
       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8582,
       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d294,
       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d312,
       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d527,
       NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9582,
       NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9918,
       NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11087,
       NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11180,
       NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11182,
       NOT_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30__ETC___d9125,
       NOT_NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911__ETC___d11159,
       NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d539,
       NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414__ETC___d11461,
       NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1182,
       NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1516,
       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1091,
       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1104,
       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d859,
       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d877,
       NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2089,
       NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2101,
       NOT_ifc_main_exp_s2_stage6_int_res_942_BITS_30_ETC___d9153,
       NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860,
       NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d3160,
       NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331,
       NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4676,
       NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226,
       NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6604,
       NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534,
       NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d9117,
       NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2179,
       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3289,
       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3642,
       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d4371,
       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4821,
       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5174,
       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5536,
       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d6266,
       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6766,
       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7119,
       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7481,
       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7844,
       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d8574,
       SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53,
       SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55,
       SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618,
       SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620,
       _0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_ETC___d9810,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d8421,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6113,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8071,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4218,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d5763,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d7708,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_ETC___d12024,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d2747,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3869,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d5401,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d7346,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d9381,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_input__ETC___d10144,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d11687,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d12316,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1414,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1747,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d2405,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d3515,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d5047,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d6992,
       _0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909__ETC___d11320,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d8852,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d6512,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d4584,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3068,
       _0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ou_ETC___d10760,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231_BIT_ETC___d10419,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d1016,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d778,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_BI_ETC___d2009,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d213,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d452,
       _0_OR_0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6278,
       _0_OR_0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8586,
       _0_OR_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_2_ETC___d4357,
       _0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_7_ETC___d6252,
       _0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_7_ETC___d8560,
       _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268,
       _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59,
       _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624,
       _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9564,
       _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9566,
       _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9586,
       _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8197,
       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5889,
       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7847,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3994,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5539,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7484,
       _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11800,
       _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9156,
       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2523,
       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3645,
       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5177,
       _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7122,
       _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9922,
       _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11463,
       _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1184,
       _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1518,
       _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2181,
       _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3291,
       _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4823,
       _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6768,
       ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_EQ_2_ETC___d11437,
       ifc_main_exp_s2_stage1_int_res_124_BITS_30_TO__ETC___d1156,
       ifc_main_exp_s2_stage1_int_res_124_BITS_30_TO__ETC___d1503,
       ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_U_ETC___d577,
       ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_128_E_ETC___d2838,
       ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_IF_ETC___d2910,
       ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_238_E_ETC___d4309,
       ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_IF_ETC___d4426,
       ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_770_E_ETC___d6204,
       ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_IF_ETC___d6354,
       ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_714_E_ETC___d8512,
       ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694,
       ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161,
       ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2890,
       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3269,
       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3271,
       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616,
       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361,
       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4801,
       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4803,
       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148,
       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509,
       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256,
       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6746,
       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6748,
       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093,
       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454,
       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817,
       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564,
       sfdlsb__h116240,
       sfdlsb__h141564,
       sfdlsb__h165398,
       sfdlsb__h181683,
       sfdlsb__h207030,
       sfdlsb__h222155,
       sfdlsb__h238658,
       sfdlsb__h266399,
       sfdlsb__h281524,
       sfdlsb__h296867,
       sfdlsb__h313580,
       sfdlsb__h345974,
       sfdlsb__h361099,
       sfdlsb__h376442,
       sfdlsb__h391995,
       sfdlsb__h408918,
       sfdlsb__h444867,
       sfdlsb__h518060,
       sfdlsb__h531125,
       sfdlsb__h588352,
       sfdlsb__h603137,
       sfdlsb__h614492,
       sfdlsb__h625789,
       y__h557980,
       y__h569307;

  // inlined wires
  assign ifc_main_sub_s4_temp_x1$wget =
	     { 1'd1,
	       ifc_main_add_s3_op4[1] ?
		 ifc_main_add_s3_x4 :
		 ifc_main_add_s3_add_rg_stage_out_3[36:5] } ;
  assign ifc_main_div_s5_temp_y$wget =
	     { ifc_main_sub_s4_x4[32],
	       ifc_main_sub_s4_op4[1] ?
		 NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_0912_ETC___d10917 :
		 IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11402 } ;
  assign ifc_main_comp_s6_temp_cres$wget =
	     { 1'd1,
	       ifc_main_div_s5_op[1] ?
		 IF_ifc_main_div_s5_x_1409_BIT_31_1412_THEN_IF__ETC___d12385 :
		 ifc_main_div_s5_y[31:0] } ;
  assign ifc_main_enable_stage_1$whas =
	     status == 32'd3 || status == 32'd2 || status == 32'd1 ||
	     status == 32'd0 ;

  // register ifc_main_add_s3_add1_valid
  assign ifc_main_add_s3_add1_valid$D_IN = 1'b0 ;
  assign ifc_main_add_s3_add1_valid$EN = 1'b0 ;

  // register ifc_main_add_s3_add2_valid
  assign ifc_main_add_s3_add2_valid$D_IN = 1'b0 ;
  assign ifc_main_add_s3_add2_valid$EN = 1'b0 ;

  // register ifc_main_add_s3_add3_valid
  assign ifc_main_add_s3_add3_valid$D_IN = 1'b0 ;
  assign ifc_main_add_s3_add3_valid$EN = 1'b0 ;

  // register ifc_main_add_s3_add4_valid
  assign ifc_main_add_s3_add4_valid$D_IN = 1'b0 ;
  assign ifc_main_add_s3_add4_valid$EN = 1'b0 ;

  // register ifc_main_add_s3_add_rg_stage_out_0
  assign ifc_main_add_s3_add_rg_stage_out_0$D_IN =
	     { (t_exp__h565437 != 8'd255 || t_sfd__h565438 == 23'd0) &&
	       (t_exp__h565437 != 8'd0 || t_sfd__h565438 != 23'd0 ||
		IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10503 ||
		!ifc_main_exp_s2_result[31]) &&
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10518,
	       IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10553,
	       ifc_main_exp_s2_result[30:23] == 8'd255 &&
	       ifc_main_exp_s2_result[22:0] != 23'd0 &&
	       !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22],
	       1'd0,
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10558,
	       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10563,
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10503 } ;
  assign ifc_main_add_s3_add_rg_stage_out_0$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_out_1
  assign ifc_main_add_s3_add_rg_stage_out_1$D_IN =
	     ifc_main_add_s3_add_rg_stage_out_0 ;
  assign ifc_main_add_s3_add_rg_stage_out_1$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_out_2
  assign ifc_main_add_s3_add_rg_stage_out_2$D_IN =
	     ifc_main_add_s3_add_rg_stage_out_1 ;
  assign ifc_main_add_s3_add_rg_stage_out_2$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_out_3
  assign ifc_main_add_s3_add_rg_stage_out_3$D_IN =
	     ifc_main_add_s3_add_rg_stage_out_2 ;
  assign ifc_main_add_s3_add_rg_stage_out_3$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_0
  assign ifc_main_add_s3_add_rg_stage_valid_0$D_IN = 1'b1 ;
  assign ifc_main_add_s3_add_rg_stage_valid_0$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_1
  assign ifc_main_add_s3_add_rg_stage_valid_1$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_0 ;
  assign ifc_main_add_s3_add_rg_stage_valid_1$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_2
  assign ifc_main_add_s3_add_rg_stage_valid_2$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_1 ;
  assign ifc_main_add_s3_add_rg_stage_valid_2$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_3
  assign ifc_main_add_s3_add_rg_stage_valid_3$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_2 ;
  assign ifc_main_add_s3_add_rg_stage_valid_3$EN = 1'd1 ;

  // register ifc_main_add_s3_inp1
  assign ifc_main_add_s3_inp1$D_IN = ifc_main_exp_s2_result ;
  assign ifc_main_add_s3_inp1$EN = 1'd1 ;

  // register ifc_main_add_s3_inp2
  assign ifc_main_add_s3_inp2$D_IN = ifc_main_add_s3_inp1 ;
  assign ifc_main_add_s3_inp2$EN = 1'd1 ;

  // register ifc_main_add_s3_inp3
  assign ifc_main_add_s3_inp3$D_IN = ifc_main_add_s3_inp2 ;
  assign ifc_main_add_s3_inp3$EN = 1'd1 ;

  // register ifc_main_add_s3_inp4
  assign ifc_main_add_s3_inp4$D_IN = ifc_main_add_s3_inp3 ;
  assign ifc_main_add_s3_inp4$EN = 1'd1 ;

  // register ifc_main_add_s3_op1
  assign ifc_main_add_s3_op1$D_IN = ifc_main_exp_s2_op7 ;
  assign ifc_main_add_s3_op1$EN = 1'd1 ;

  // register ifc_main_add_s3_op2
  assign ifc_main_add_s3_op2$D_IN = ifc_main_add_s3_op1 ;
  assign ifc_main_add_s3_op2$EN = 1'd1 ;

  // register ifc_main_add_s3_op3
  assign ifc_main_add_s3_op3$D_IN = ifc_main_add_s3_op2 ;
  assign ifc_main_add_s3_op3$EN = 1'd1 ;

  // register ifc_main_add_s3_op4
  assign ifc_main_add_s3_op4$D_IN = ifc_main_add_s3_op3 ;
  assign ifc_main_add_s3_op4$EN = 1'd1 ;

  // register ifc_main_add_s3_x1
  assign ifc_main_add_s3_x1$D_IN = ifc_main_exp_s2_x7 ;
  assign ifc_main_add_s3_x1$EN = 1'd1 ;

  // register ifc_main_add_s3_x2
  assign ifc_main_add_s3_x2$D_IN = ifc_main_add_s3_x1 ;
  assign ifc_main_add_s3_x2$EN = 1'd1 ;

  // register ifc_main_add_s3_x3
  assign ifc_main_add_s3_x3$D_IN = ifc_main_add_s3_x2 ;
  assign ifc_main_add_s3_x3$EN = 1'd1 ;

  // register ifc_main_add_s3_x4
  assign ifc_main_add_s3_x4$D_IN = ifc_main_add_s3_x3 ;
  assign ifc_main_add_s3_x4$EN = 1'd1 ;

  // register ifc_main_comp_s6_comp_res
  assign ifc_main_comp_s6_comp_res$D_IN =
	     { ifc_main_div_s5_y[32] && ifc_main_comp_s6_temp_cres$wget[32],
	       ifc_main_comp_s6_temp_cres$wget[31:0] } ;
  assign ifc_main_comp_s6_comp_res$EN = 1'd1 ;

  // register ifc_main_div_s5_op
  assign ifc_main_div_s5_op$D_IN = ifc_main_sub_s4_op4 ;
  assign ifc_main_div_s5_op$EN = 1'd1 ;

  // register ifc_main_div_s5_x
  assign ifc_main_div_s5_x$D_IN = ifc_main_sub_s4_x4[31:0] ;
  assign ifc_main_div_s5_x$EN = 1'd1 ;

  // register ifc_main_div_s5_y
  assign ifc_main_div_s5_y$D_IN = ifc_main_div_s5_temp_y$wget ;
  assign ifc_main_div_s5_y$EN = 1'd1 ;

  // register ifc_main_exp_s2_op1
  assign ifc_main_exp_s2_op1$D_IN = ifc_main_factor_s1_opcode ;
  assign ifc_main_exp_s2_op1$EN = 1'b1 ;

  // register ifc_main_exp_s2_op2
  assign ifc_main_exp_s2_op2$D_IN = ifc_main_exp_s2_op1 ;
  assign ifc_main_exp_s2_op2$EN = 1'd1 ;

  // register ifc_main_exp_s2_op3
  assign ifc_main_exp_s2_op3$D_IN = ifc_main_exp_s2_op2 ;
  assign ifc_main_exp_s2_op3$EN = 1'd1 ;

  // register ifc_main_exp_s2_op4
  assign ifc_main_exp_s2_op4$D_IN = ifc_main_exp_s2_op3 ;
  assign ifc_main_exp_s2_op4$EN = 1'd1 ;

  // register ifc_main_exp_s2_op5
  assign ifc_main_exp_s2_op5$D_IN = ifc_main_exp_s2_op4 ;
  assign ifc_main_exp_s2_op5$EN = 1'd1 ;

  // register ifc_main_exp_s2_op6
  assign ifc_main_exp_s2_op6$D_IN = ifc_main_exp_s2_op5 ;
  assign ifc_main_exp_s2_op6$EN = 1'd1 ;

  // register ifc_main_exp_s2_op7
  assign ifc_main_exp_s2_op7$D_IN = ifc_main_exp_s2_op6 ;
  assign ifc_main_exp_s2_op7$EN = 1'd1 ;

  // register ifc_main_exp_s2_result
  assign ifc_main_exp_s2_result$D_IN =
	     { ifc_main_exp_s2_s6_valid,
	       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9454 } ;
  assign ifc_main_exp_s2_result$EN = 1'd1 ;

  // register ifc_main_exp_s2_s1_valid
  assign ifc_main_exp_s2_s1_valid$D_IN = ifc_main_factor_s1_factor_res[32] ;
  assign ifc_main_exp_s2_s1_valid$EN = 1'd1 ;

  // register ifc_main_exp_s2_s2_valid
  assign ifc_main_exp_s2_s2_valid$D_IN = ifc_main_exp_s2_s1_valid ;
  assign ifc_main_exp_s2_s2_valid$EN = 1'd1 ;

  // register ifc_main_exp_s2_s3_valid
  assign ifc_main_exp_s2_s3_valid$D_IN = ifc_main_exp_s2_s2_valid ;
  assign ifc_main_exp_s2_s3_valid$EN = 1'd1 ;

  // register ifc_main_exp_s2_s4_valid
  assign ifc_main_exp_s2_s4_valid$D_IN = ifc_main_exp_s2_s3_valid ;
  assign ifc_main_exp_s2_s4_valid$EN = 1'd1 ;

  // register ifc_main_exp_s2_s5_valid
  assign ifc_main_exp_s2_s5_valid$D_IN = ifc_main_exp_s2_s4_valid ;
  assign ifc_main_exp_s2_s5_valid$EN = 1'd1 ;

  // register ifc_main_exp_s2_s6_valid
  assign ifc_main_exp_s2_s6_valid$D_IN = ifc_main_exp_s2_s5_valid ;
  assign ifc_main_exp_s2_s6_valid$EN = 1'd1 ;

  // register ifc_main_exp_s2_stage0_x
  assign ifc_main_exp_s2_stage0_x$D_IN = 32'h0 ;
  assign ifc_main_exp_s2_stage0_x$EN = 1'b0 ;

  // register ifc_main_exp_s2_stage1_int_res
  assign ifc_main_exp_s2_stage1_int_res$D_IN =
	     IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d11 ?
	       32'd1065353216 :
	       { 1'd0,
		 ifc_main_factor_s1_factor_res[31] ?
		   ((IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[7:3] ==
		     5'd0) ?
		      ((IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[2] &&
			!IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] &&
			!IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0]) ?
			 31'd871499130 :
			 ((IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] &&
			   IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0]) ?
			    31'd967811824 :
			    (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] ?
			       31'd1016457697 :
			       (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0] ?
				  31'd1040858480 :
				  31'd1052535422)))) :
		      31'd677700629) :
		   ((IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[7:3] ==
		     5'd0) ?
		      ((IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[2] &&
			!IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] &&
			!IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0]) ?
			 31'd1258773973 :
			 ((IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] &&
			   IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0]) ?
			    31'd1161439174 :
			    (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] ?
			       31'd1113214156 :
			       (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0] ?
				  31'd1089233485 :
				  31'd1076753334)))) :
		      31'd1452222514) } ;
  assign ifc_main_exp_s2_stage1_int_res$EN = 1'b1 ;

  // register ifc_main_exp_s2_stage1_x
  assign ifc_main_exp_s2_stage1_x$D_IN =
	     IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d11 ?
	       ifc_main_factor_s1_factor_res[31:0] :
	       IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THEN_N_ETC___d558 ;
  assign ifc_main_exp_s2_stage1_x$EN = 1'b1 ;

  // register ifc_main_exp_s2_stage2_int_res
  assign ifc_main_exp_s2_stage2_int_res$D_IN =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_U_ETC___d577 ?
	       ifc_main_exp_s2_stage1_int_res :
	       (ifc_main_exp_s2_stage1_x[31] ?
		  IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1487 :
		  IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1820) ;
  assign ifc_main_exp_s2_stage2_int_res$EN = 1'd1 ;

  // register ifc_main_exp_s2_stage2_x
  assign ifc_main_exp_s2_stage2_x$D_IN =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_U_ETC___d577 ?
	       ifc_main_exp_s2_stage1_x :
	       IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_THEN__ETC___d1122 ;
  assign ifc_main_exp_s2_stage2_x$EN = 1'd1 ;

  // register ifc_main_exp_s2_stage3_int_res
  assign ifc_main_exp_s2_stage3_int_res$D_IN =
	     ifc_main_exp_s2_stage2_int_res ;
  assign ifc_main_exp_s2_stage3_int_res$EN = 1'd1 ;

  // register ifc_main_exp_s2_stage4_int_res
  assign ifc_main_exp_s2_stage4_int_res$D_IN =
	     ifc_main_exp_s2_stage3_int_res ;
  assign ifc_main_exp_s2_stage4_int_res$EN = 1'd1 ;

  // register ifc_main_exp_s2_stage5_int_res
  assign ifc_main_exp_s2_stage5_int_res$D_IN =
	     ifc_main_exp_s2_stage4_int_res ;
  assign ifc_main_exp_s2_stage5_int_res$EN = 1'd1 ;

  // register ifc_main_exp_s2_stage6_int_res
  assign ifc_main_exp_s2_stage6_int_res$D_IN =
	     ifc_main_exp_s2_stage5_int_res ;
  assign ifc_main_exp_s2_stage6_int_res$EN = 1'd1 ;

  // register ifc_main_exp_s2_tsum_1
  assign ifc_main_exp_s2_tsum_1$D_IN =
	     { NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2097 &&
	       IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2104,
	       IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2120 } ;
  assign ifc_main_exp_s2_tsum_1$EN = 1'd1 ;

  // register ifc_main_exp_s2_tsum_2
  assign ifc_main_exp_s2_tsum_2$D_IN =
	     { NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3178,
	       ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_128_E_ETC___d2838 ?
		 ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		   ifc_main_exp_s2_tsum_1[22:0] != 23'd0 &&
		   !ifc_main_exp_s2_tsum_1[22]) ?
		    { ifc_main_exp_s2_tsum_1[30:23], sfd__h192782 } :
		    IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3218) :
		 IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3229 } ;
  assign ifc_main_exp_s2_tsum_2$EN = 1'd1 ;

  // register ifc_main_exp_s2_tsum_3
  assign ifc_main_exp_s2_tsum_3$D_IN =
	     { NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4694,
	       ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_238_E_ETC___d4309 ?
		 ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		   ifc_main_exp_s2_tsum_2[22:0] != 23'd0 &&
		   !ifc_main_exp_s2_tsum_2[22]) ?
		    { ifc_main_exp_s2_tsum_2[30:23], sfd__h250838 } :
		    IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4750) :
		 IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4761 } ;
  assign ifc_main_exp_s2_tsum_3$EN = 1'd1 ;

  // register ifc_main_exp_s2_tsum_4
  assign ifc_main_exp_s2_tsum_4$D_IN =
	     { NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6622,
	       ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_770_E_ETC___d6204 ?
		 ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		   ifc_main_exp_s2_tsum_3[22:0] != 23'd0 &&
		   !ifc_main_exp_s2_tsum_3[22]) ?
		    { ifc_main_exp_s2_tsum_3[30:23], sfd__h327631 } :
		    IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6694) :
		 IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6705 } ;
  assign ifc_main_exp_s2_tsum_4$EN = 1'd1 ;

  // register ifc_main_exp_s2_txv_1
  assign ifc_main_exp_s2_txv_1$D_IN = ifc_main_exp_s2_stage2_x ;
  assign ifc_main_exp_s2_txv_1$EN = 1'd1 ;

  // register ifc_main_exp_s2_txv_2
  assign ifc_main_exp_s2_txv_2$D_IN = ifc_main_exp_s2_txv_1 ;
  assign ifc_main_exp_s2_txv_2$EN = 1'd1 ;

  // register ifc_main_exp_s2_txv_3
  assign ifc_main_exp_s2_txv_3$D_IN = ifc_main_exp_s2_txv_2 ;
  assign ifc_main_exp_s2_txv_3$EN = 1'd1 ;

  // register ifc_main_exp_s2_txv_4
  assign ifc_main_exp_s2_txv_4$D_IN = ifc_main_exp_s2_txv_3 ;
  assign ifc_main_exp_s2_txv_4$EN = 1'd1 ;

  // register ifc_main_exp_s2_x1
  assign ifc_main_exp_s2_x1$D_IN = ifc_main_factor_s1_factor_res[31:0] ;
  assign ifc_main_exp_s2_x1$EN = 1'b1 ;

  // register ifc_main_exp_s2_x2
  assign ifc_main_exp_s2_x2$D_IN = ifc_main_exp_s2_x1 ;
  assign ifc_main_exp_s2_x2$EN = 1'd1 ;

  // register ifc_main_exp_s2_x3
  assign ifc_main_exp_s2_x3$D_IN = ifc_main_exp_s2_x2 ;
  assign ifc_main_exp_s2_x3$EN = 1'd1 ;

  // register ifc_main_exp_s2_x4
  assign ifc_main_exp_s2_x4$D_IN = ifc_main_exp_s2_x3 ;
  assign ifc_main_exp_s2_x4$EN = 1'd1 ;

  // register ifc_main_exp_s2_x5
  assign ifc_main_exp_s2_x5$D_IN = ifc_main_exp_s2_x4 ;
  assign ifc_main_exp_s2_x5$EN = 1'd1 ;

  // register ifc_main_exp_s2_x6
  assign ifc_main_exp_s2_x6$D_IN = ifc_main_exp_s2_x5 ;
  assign ifc_main_exp_s2_x6$EN = 1'd1 ;

  // register ifc_main_exp_s2_x7
  assign ifc_main_exp_s2_x7$D_IN = ifc_main_exp_s2_x6 ;
  assign ifc_main_exp_s2_x7$EN = 1'd1 ;

  // register ifc_main_factor_s1_factor_res
  assign ifc_main_factor_s1_factor_res$D_IN =
	     { ifc_main_input_x[32],
	       CASE_ifc_main_opcode_0b0_IF_IF_ifc_main_input__ETC__q189 } ;
  assign ifc_main_factor_s1_factor_res$EN = 1'd1 ;

  // register ifc_main_factor_s1_opcode
  assign ifc_main_factor_s1_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_factor_s1_opcode$EN = 1'd1 ;

  // register ifc_main_input_x
  always@(ifc_main_enable_stage_1$whas or status)
  case (1'b1)
    !ifc_main_enable_stage_1$whas: ifc_main_input_x$D_IN = 33'h0AAAAAAAA;
    status == 32'd3: ifc_main_input_x$D_IN = 33'h13DCCCCCC;
    status == 32'd2: ifc_main_input_x$D_IN = 33'h100000000;
    status == 32'd1: ifc_main_input_x$D_IN = 33'h140333333;
    status == 32'd0: ifc_main_input_x$D_IN = 33'h141480000;
    default: ifc_main_input_x$D_IN = 33'h0AAAAAAAA /* unspecified value */ ;
  endcase
  assign ifc_main_input_x$EN =
	     !ifc_main_enable_stage_1$whas || status == 32'd2 ||
	     status == 32'd3 ||
	     status == 32'd1 ||
	     status == 32'd0 ;

  // register ifc_main_opcode
  always@(status)
  begin
    case (1'b1) // synopsys parallel_case
      status == 32'd0: ifc_main_opcode$D_IN = 2'b0;
      status == 32'd2: ifc_main_opcode$D_IN = 2'b01;
      status == 32'd3: ifc_main_opcode$D_IN = 2'b10;
      status == 32'd1: ifc_main_opcode$D_IN = 2'b11;
      default: ifc_main_opcode$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign ifc_main_opcode$EN =
	     status == 32'd0 || status == 32'd2 || status == 32'd3 ||
	     status == 32'd1 ;

  // register ifc_main_sub_s4_op1
  assign ifc_main_sub_s4_op1$D_IN = ifc_main_add_s3_op4 ;
  assign ifc_main_sub_s4_op1$EN = 1'd1 ;

  // register ifc_main_sub_s4_op2
  assign ifc_main_sub_s4_op2$D_IN = ifc_main_sub_s4_op1 ;
  assign ifc_main_sub_s4_op2$EN = 1'd1 ;

  // register ifc_main_sub_s4_op3
  assign ifc_main_sub_s4_op3$D_IN = ifc_main_sub_s4_op2 ;
  assign ifc_main_sub_s4_op3$EN = 1'd1 ;

  // register ifc_main_sub_s4_op4
  assign ifc_main_sub_s4_op4$D_IN = ifc_main_sub_s4_op3 ;
  assign ifc_main_sub_s4_op4$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_out_0
  assign ifc_main_sub_s4_sub_rg_stage_out_0$D_IN =
	     { (t_exp__h576733 != 8'd255 || t_sfd__h576734 == 23'd0) &&
	       (t_exp__h576733 != 8'd0 || t_sfd__h576734 != 23'd0 ||
		IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10844 ||
		ifc_main_add_s3_add_rg_stage_out_3[36]) &&
	       ((ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
		  ifc_main_add_s3_add_rg_stage_out_3[36] :
		  IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10852),
	       IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10889,
	       ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255 &&
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0 &&
	       !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22],
	       1'd0,
	       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10894,
	       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10899,
	       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10844 } ;
  assign ifc_main_sub_s4_sub_rg_stage_out_0$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_out_1
  assign ifc_main_sub_s4_sub_rg_stage_out_1$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_out_0 ;
  assign ifc_main_sub_s4_sub_rg_stage_out_1$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_out_2
  assign ifc_main_sub_s4_sub_rg_stage_out_2$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_out_1 ;
  assign ifc_main_sub_s4_sub_rg_stage_out_2$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_out_3
  assign ifc_main_sub_s4_sub_rg_stage_out_3$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_out_2 ;
  assign ifc_main_sub_s4_sub_rg_stage_out_3$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_0
  assign ifc_main_sub_s4_sub_rg_stage_valid_0$D_IN = 1'b1 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_0$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_1
  assign ifc_main_sub_s4_sub_rg_stage_valid_1$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_0 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_1$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_2
  assign ifc_main_sub_s4_sub_rg_stage_valid_2$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_1 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_2$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_3
  assign ifc_main_sub_s4_sub_rg_stage_valid_3$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_2 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_3$EN = 1'd1 ;

  // register ifc_main_sub_s4_x1
  assign ifc_main_sub_s4_x1$D_IN =
	     { ifc_main_add_s3_inp4[32] && ifc_main_sub_s4_temp_x1$wget[32],
	       ifc_main_sub_s4_temp_x1$wget[31:0] } ;
  assign ifc_main_sub_s4_x1$EN = 1'd1 ;

  // register ifc_main_sub_s4_x2
  assign ifc_main_sub_s4_x2$D_IN = ifc_main_sub_s4_x1 ;
  assign ifc_main_sub_s4_x2$EN = 1'd1 ;

  // register ifc_main_sub_s4_x3
  assign ifc_main_sub_s4_x3$D_IN = ifc_main_sub_s4_x2 ;
  assign ifc_main_sub_s4_x3$EN = 1'd1 ;

  // register ifc_main_sub_s4_x4
  assign ifc_main_sub_s4_x4$D_IN = ifc_main_sub_s4_x3 ;
  assign ifc_main_sub_s4_x4$EN = 1'd1 ;

  // register status
  assign status$D_IN = status + 32'd1 ;
  assign status$EN = 1'd1 ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_m_ETC__q161 =
	     _0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_ETC___d9810 ?
	       _theResult___snd__h525680 :
	       _theResult___snd__h525675 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ETC__q143 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d8421 ?
	       _theResult___snd__h416675 :
	       _theResult___snd__h416670 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q106 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6113 ?
	       _theResult___snd__h321315 :
	       _theResult___snd__h321310 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q137 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8071 ?
	       _theResult___snd__h399684 :
	       _theResult___snd__h399679 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q100 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d5763 ?
	       _theResult___snd__h304534 :
	       _theResult___snd__h304529 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q131 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d7708 ?
	       _theResult___snd__h384109 :
	       _theResult___snd__h384104 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q75 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4218 ?
	       _theResult___snd__h246371 :
	       _theResult___snd__h246366 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_ETC__q185 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_ETC___d12024 ?
	       _theResult___snd__h622157 :
	       _theResult___snd__h622152 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q125 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d7346 ?
	       _theResult___snd__h368744 :
	       _theResult___snd__h368739 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q157 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d9381 ?
	       _theResult___snd__h452920 :
	       _theResult___snd__h452915 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q50 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d2747 ?
	       _theResult___snd__h189375 :
	       _theResult___snd__h189370 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q69 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3869 ?
	       _theResult___snd__h229800 :
	       _theResult___snd__h229795 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q94 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d5401 ?
	       _theResult___snd__h289169 :
	       _theResult___snd__h289164 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_inp_ETC__q164 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_input__ETC___d10144 ?
	       _theResult___snd__h538745 :
	       _theResult___snd__h538740 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_ETC__q181 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d11687 ?
	       _theResult___snd__h610802 :
	       _theResult___snd__h610797 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_ETC__q187 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d12316 ?
	       _theResult___snd__h633454 :
	       _theResult___snd__h633449 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q119 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d6992 ?
	       _theResult___snd__h353593 :
	       _theResult___snd__h353588 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q30 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1414 ?
	       _theResult___snd__h149183 :
	       _theResult___snd__h149178 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q34 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1747 ?
	       _theResult___snd__h123859 :
	       _theResult___snd__h123854 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q44 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d2405 ?
	       _theResult___snd__h173017 :
	       _theResult___snd__h173012 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q63 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d3515 ?
	       _theResult___snd__h214649 :
	       _theResult___snd__h214644 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q88 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d5047 ?
	       _theResult___snd__h274018 :
	       _theResult___snd__h274013 ;
  assign IF_0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_09_ETC__q177 =
	     _0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909__ETC___d11320 ?
	       _theResult___snd__h594027 :
	       _theResult___snd__h594022 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ETC__q150 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d8852 ?
	       _theResult___snd__h433714 :
	       _theResult___snd__h433709 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_ma_ETC__q113 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d6512 ?
	       _theResult___snd__h333770 :
	       _theResult___snd__h333765 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main__ETC__q82 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d4584 ?
	       _theResult___snd__h256355 :
	       _theResult___snd__h256350 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_ETC__q57 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3068 ?
	       _theResult___snd__h198001 :
	       _theResult___snd__h197996 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ETC__q170 =
	     _0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ou_ETC___d10760 ?
	       sfdin__h574056 :
	       _theResult____h568426 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231__ETC__q166 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231_BIT_ETC___d10419 ?
	       sfdin__h562729 :
	       _theResult____h557097 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75__ETC__q19 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d778 ?
	       _theResult___snd__h100454 :
	       _theResult___snd__h100449 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75__ETC__q23 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d1016 ?
	       _theResult___snd__h80315 :
	       _theResult___snd__h80310 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_ETC__q38 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_BI_ETC___d2009 ?
	       _theResult___snd__h160458 :
	       _theResult___snd__h160453 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC__q13 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d452 ?
	       _theResult___snd__h18218 :
	       _theResult___snd__h18213 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC__q9 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d213 ?
	       _theResult___snd__h38378 :
	       _theResult___snd__h38373 ;
  assign IF_0b0_CONCAT_NOT_IF_IF_IF_IF_ifc_main_sub_s4__ETC___d11396 =
	     sfd__h594057[24] ?
	       ((_theResult_____1_fst_exp__h593956 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h594591, sfd__h594057[23:1] }) :
	       { (_theResult_____1_fst_exp__h593956 == 8'd0 &&
		  sfd__h594057[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult_____1_fst_exp__h593956,
		 sfd__h594057[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9076 =
	     sfd__h416705[24] ?
	       ((_theResult___snd_fst_exp__h416604 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h417303, sfd__h416705[23:1] }) :
	       { IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8476,
		 sfd__h416705[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d6683 =
	     sfd__h321345[24] ?
	       ((_theResult___snd_fst_exp__h321244 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h321919, sfd__h321345[23:1] }) :
	       { IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6168,
		 sfd__h321345[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9061 =
	     sfd__h399714[24] ?
	       ((_theResult___snd_fst_exp__h399613 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h400296, sfd__h399714[23:1] }) :
	       { IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8126,
		 sfd__h399714[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d4739 =
	     sfd__h246401[24] ?
	       ((_theResult___snd_fst_exp__h246300 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h246951, sfd__h246401[23:1] }) :
	       { IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4273,
		 sfd__h246401[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d6669 =
	     sfd__h304564[24] ?
	       ((_theResult___snd_fst_exp__h304463 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h305122, sfd__h304564[23:1] }) :
	       { IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5818,
		 sfd__h304564[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9045 =
	     sfd__h384139[24] ?
	       ((_theResult___snd_fst_exp__h384038 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h384697, sfd__h384139[23:1] }) :
	       { IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7763,
		 sfd__h384139[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_add_s3_in_ETC___d10877 =
	     sfd__h574143[24] ?
	       ((x__h568473 == 8'd254) ?
		  31'h7F800000 :
		  { e_exp__h574752, sfd__h574143[23:1] }) :
	       { e_exp__h574794, sfd__h574143[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_div_s5_y__ETC___d12103 =
	     sfd__h622187[24] ?
	       ((_theResult___snd_fst_exp__h622086 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h634124, sfd__h622187[23:1] }) :
	       { (_theResult___snd_fst_exp__h622086 == 8'd0 &&
		  sfd__h622187[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h622086,
		 sfd__h622187[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_re_ETC___d10541 =
	     sfd__h562816[24] ?
	       ((x__h557144 == 8'd254) ?
		  31'h7F800000 :
		  { e_exp__h563425, sfd__h562816[23:1] }) :
	       { e_exp__h563467, sfd__h562816[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ts_ETC___d9448 =
	     sfd__h452950[24] ?
	       ((_theResult___snd_fst_exp__h452849 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h488517, sfd__h452950[23:1] }) :
	       { (_theResult___snd_fst_exp__h452849 == 8'd0 &&
		  sfd__h452950[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h452849,
		 sfd__h452950[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d3207 =
	     sfd__h189405[24] ?
	       ((_theResult___snd_fst_exp__h189304 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h189931, sfd__h189405[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2802,
		 sfd__h189405[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d4725 =
	     sfd__h229830[24] ?
	       ((_theResult___snd_fst_exp__h229729 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h230364, sfd__h229830[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3924,
		 sfd__h229830[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d6653 =
	     sfd__h289199[24] ?
	       ((_theResult___snd_fst_exp__h289098 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h289733, sfd__h289199[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5456,
		 sfd__h289199[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d9030 =
	     sfd__h368774[24] ?
	       ((_theResult___snd_fst_exp__h368673 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h369308, sfd__h368774[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7401,
		 sfd__h368774[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d329 =
	     sfd__h38408[24] ?
	       ((_theResult___snd_fst_exp__h38307 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h38885, sfd__h38408[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d268,
		 sfd__h38408[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d551 =
	     sfd__h18248[24] ?
	       ((_theResult___snd_fst_exp__h18147 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h18728, sfd__h18248[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d505,
		 sfd__h18248[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d10211 =
	     sfd__h538775[24] ?
	       ((_theResult___snd_fst_exp__h538674 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h539316, sfd__h538775[23:1] }) :
	       { (_theResult___snd_fst_exp__h538674 == 8'd0 &&
		  sfd__h538775[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h538674,
		 sfd__h538775[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d9889 =
	     sfd__h525710[24] ?
	       ((_theResult___snd_fst_exp__h525609 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h526260, sfd__h525710[23:1] }) :
	       { (_theResult___snd_fst_exp__h525609 == 8'd0 &&
		  sfd__h525710[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h525609,
		 sfd__h525710[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d11753 =
	     sfd__h610832[24] ?
	       ((_theResult___snd_fst_exp__h610731 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h634050, sfd__h610832[23:1] }) :
	       { (_theResult___snd_fst_exp__h610731 == 8'd0 &&
		  sfd__h610832[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h610731,
		 sfd__h610832[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d12376 =
	     sfd__h633484[24] ?
	       ((_theResult___snd_fst_exp__h633383 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h634189, sfd__h633484[23:1] }) :
	       { (_theResult___snd_fst_exp__h633383 == 8'd0 &&
		  sfd__h633484[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h633383,
		 sfd__h633484[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1115 =
	     sfd__h80345[24] ?
	       ((_theResult___snd_fst_exp__h80244 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h80822, sfd__h80345[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1069,
		 sfd__h80345[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1481 =
	     sfd__h149213[24] ?
	       ((_theResult___snd_fst_exp__h149112 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h149781, sfd__h149213[23:1] }) :
	       { (_theResult___snd_fst_exp__h149112 == 8'd0 &&
		  sfd__h149213[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h149112,
		 sfd__h149213[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1814 =
	     sfd__h123889[24] ?
	       ((_theResult___snd_fst_exp__h123788 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h124454, sfd__h123889[23:1] }) :
	       { (_theResult___snd_fst_exp__h123788 == 8'd0 &&
		  sfd__h123889[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h123788,
		 sfd__h123889[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d2115 =
	     sfd__h160488[24] ?
	       ((_theResult___snd_fst_exp__h160387 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h160958, sfd__h160488[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2064,
		 sfd__h160488[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d893 =
	     sfd__h100484[24] ?
	       ((_theResult___snd_fst_exp__h100383 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h100961, sfd__h100484[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d833,
		 sfd__h100484[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d3225 =
	     sfd__h198031[24] ?
	       ((_theResult___snd_fst_exp__h197930 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h198572, sfd__h198031[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3123,
		 sfd__h198031[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d4757 =
	     sfd__h256385[24] ?
	       ((_theResult___snd_fst_exp__h256284 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h256962, sfd__h256385[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4639,
		 sfd__h256385[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d6701 =
	     sfd__h333800[24] ?
	       ((_theResult___snd_fst_exp__h333699 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h334413, sfd__h333800[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6567,
		 sfd__h333800[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d9095 =
	     sfd__h433744[24] ?
	       ((_theResult___snd_fst_exp__h433643 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h434393, sfd__h433744[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8907,
		 sfd__h433744[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_1_ETC___d3193 =
	     sfd__h173047[24] ?
	       ((_theResult___snd_fst_exp__h172946 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h173555, sfd__h173047[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2460,
		 sfd__h173047[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_2_ETC___d4709 =
	     sfd__h214679[24] ?
	       ((_theResult___snd_fst_exp__h214578 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h215187, sfd__h214679[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3570,
		 sfd__h214679[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_3_ETC___d6638 =
	     sfd__h274048[24] ?
	       ((_theResult___snd_fst_exp__h273947 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h274556, sfd__h274048[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5102,
		 sfd__h274048[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_4_ETC___d9015 =
	     sfd__h353623[24] ?
	       ((_theResult___snd_fst_exp__h353522 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h354131, sfd__h353623[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7047,
		 sfd__h353623[22:0] } ;
  assign IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610 =
	     (din_exp__h525518 == 8'd0) ?
	       9'd386 :
	       { din_exp25518_MINUS_127__q160[7],
		 din_exp25518_MINUS_127__q160 } ;
  assign IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9807 =
	     (sfdres__h517206[47] ?
		6'd0 :
		(sfdres__h517206[46] ?
		   6'd1 :
		   (sfdres__h517206[45] ?
		      6'd2 :
		      (sfdres__h517206[44] ?
			 6'd3 :
			 (sfdres__h517206[43] ?
			    6'd4 :
			    (sfdres__h517206[42] ?
			       6'd5 :
			       (sfdres__h517206[41] ?
				  6'd6 :
				  (sfdres__h517206[40] ?
				     6'd7 :
				     (sfdres__h517206[39] ?
					6'd8 :
					(sfdres__h517206[38] ?
					   6'd9 :
					   (sfdres__h517206[37] ?
					      6'd10 :
					      (sfdres__h517206[36] ?
						 6'd11 :
						 (sfdres__h517206[35] ?
						    6'd12 :
						    (sfdres__h517206[34] ?
						       6'd13 :
						       (sfdres__h517206[33] ?
							  6'd14 :
							  (sfdres__h517206[32] ?
							     6'd15 :
							     (sfdres__h517206[31] ?
								6'd16 :
								(sfdres__h517206[30] ?
								   6'd17 :
								   (sfdres__h517206[29] ?
								      6'd18 :
								      (sfdres__h517206[28] ?
									 6'd19 :
									 (sfdres__h517206[27] ?
									    6'd20 :
									    (sfdres__h517206[26] ?
									       6'd21 :
									       (sfdres__h517206[25] ?
										  6'd22 :
										  (sfdres__h517206[24] ?
										     6'd23 :
										     (sfdres__h517206[23] ?
											6'd24 :
											(sfdres__h517206[22] ?
											   6'd25 :
											   (sfdres__h517206[21] ?
											      6'd26 :
											      (sfdres__h517206[20] ?
												 6'd27 :
												 (sfdres__h517206[19] ?
												    6'd28 :
												    (sfdres__h517206[18] ?
												       6'd29 :
												       (sfdres__h517206[17] ?
													  6'd30 :
													  (sfdres__h517206[16] ?
													     6'd31 :
													     (sfdres__h517206[15] ?
														6'd32 :
														(sfdres__h517206[14] ?
														   6'd33 :
														   (sfdres__h517206[13] ?
														      6'd34 :
														      (sfdres__h517206[12] ?
															 6'd35 :
															 (sfdres__h517206[11] ?
															    6'd36 :
															    (sfdres__h517206[10] ?
															       6'd37 :
															       (sfdres__h517206[9] ?
																  6'd38 :
																  (sfdres__h517206[8] ?
																     6'd39 :
																     (sfdres__h517206[7] ?
																	6'd40 :
																	(sfdres__h517206[6] ?
																	   6'd41 :
																	   (sfdres__h517206[5] ?
																	      6'd42 :
																	      (sfdres__h517206[4] ?
																		 6'd43 :
																		 (sfdres__h517206[3] ?
																		    6'd44 :
																		    (sfdres__h517206[2] ?
																		       6'd45 :
																		       (sfdres__h517206[1] ?
																			  6'd46 :
																			  (sfdres__h517206[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9809 =
	     IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610 -
	     9'd386 ;
  assign IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9869 =
	     (sfdres__h517206[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h525600, sfdin__h525594[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221 =
	     (din_exp__h416513 == 8'd0) ?
	       9'd386 :
	       { din_exp16513_MINUS_127__q142[7],
		 din_exp16513_MINUS_127__q142 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8418 =
	     (sfdres__h408064[47] ?
		6'd0 :
		(sfdres__h408064[46] ?
		   6'd1 :
		   (sfdres__h408064[45] ?
		      6'd2 :
		      (sfdres__h408064[44] ?
			 6'd3 :
			 (sfdres__h408064[43] ?
			    6'd4 :
			    (sfdres__h408064[42] ?
			       6'd5 :
			       (sfdres__h408064[41] ?
				  6'd6 :
				  (sfdres__h408064[40] ?
				     6'd7 :
				     (sfdres__h408064[39] ?
					6'd8 :
					(sfdres__h408064[38] ?
					   6'd9 :
					   (sfdres__h408064[37] ?
					      6'd10 :
					      (sfdres__h408064[36] ?
						 6'd11 :
						 (sfdres__h408064[35] ?
						    6'd12 :
						    (sfdres__h408064[34] ?
						       6'd13 :
						       (sfdres__h408064[33] ?
							  6'd14 :
							  (sfdres__h408064[32] ?
							     6'd15 :
							     (sfdres__h408064[31] ?
								6'd16 :
								(sfdres__h408064[30] ?
								   6'd17 :
								   (sfdres__h408064[29] ?
								      6'd18 :
								      (sfdres__h408064[28] ?
									 6'd19 :
									 (sfdres__h408064[27] ?
									    6'd20 :
									    (sfdres__h408064[26] ?
									       6'd21 :
									       (sfdres__h408064[25] ?
										  6'd22 :
										  (sfdres__h408064[24] ?
										     6'd23 :
										     (sfdres__h408064[23] ?
											6'd24 :
											(sfdres__h408064[22] ?
											   6'd25 :
											   (sfdres__h408064[21] ?
											      6'd26 :
											      (sfdres__h408064[20] ?
												 6'd27 :
												 (sfdres__h408064[19] ?
												    6'd28 :
												    (sfdres__h408064[18] ?
												       6'd29 :
												       (sfdres__h408064[17] ?
													  6'd30 :
													  (sfdres__h408064[16] ?
													     6'd31 :
													     (sfdres__h408064[15] ?
														6'd32 :
														(sfdres__h408064[14] ?
														   6'd33 :
														   (sfdres__h408064[13] ?
														      6'd34 :
														      (sfdres__h408064[12] ?
															 6'd35 :
															 (sfdres__h408064[11] ?
															    6'd36 :
															    (sfdres__h408064[10] ?
															       6'd37 :
															       (sfdres__h408064[9] ?
																  6'd38 :
																  (sfdres__h408064[8] ?
																     6'd39 :
																     (sfdres__h408064[7] ?
																	6'd40 :
																	(sfdres__h408064[6] ?
																	   6'd41 :
																	   (sfdres__h408064[5] ?
																	      6'd42 :
																	      (sfdres__h408064[4] ?
																		 6'd43 :
																		 (sfdres__h408064[3] ?
																		    6'd44 :
																		    (sfdres__h408064[2] ?
																		       6'd45 :
																		       (sfdres__h408064[1] ?
																			  6'd46 :
																			  (sfdres__h408064[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8420 =
	     IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9072 =
	     (sfdres__h408064[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h416595, sfdin__h416589[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913 =
	     (din_exp__h321153 == 8'd0) ?
	       9'd386 :
	       { din_exp21153_MINUS_127__q105[7],
		 din_exp21153_MINUS_127__q105 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6110 =
	     (sfdres__h312726[47] ?
		6'd0 :
		(sfdres__h312726[46] ?
		   6'd1 :
		   (sfdres__h312726[45] ?
		      6'd2 :
		      (sfdres__h312726[44] ?
			 6'd3 :
			 (sfdres__h312726[43] ?
			    6'd4 :
			    (sfdres__h312726[42] ?
			       6'd5 :
			       (sfdres__h312726[41] ?
				  6'd6 :
				  (sfdres__h312726[40] ?
				     6'd7 :
				     (sfdres__h312726[39] ?
					6'd8 :
					(sfdres__h312726[38] ?
					   6'd9 :
					   (sfdres__h312726[37] ?
					      6'd10 :
					      (sfdres__h312726[36] ?
						 6'd11 :
						 (sfdres__h312726[35] ?
						    6'd12 :
						    (sfdres__h312726[34] ?
						       6'd13 :
						       (sfdres__h312726[33] ?
							  6'd14 :
							  (sfdres__h312726[32] ?
							     6'd15 :
							     (sfdres__h312726[31] ?
								6'd16 :
								(sfdres__h312726[30] ?
								   6'd17 :
								   (sfdres__h312726[29] ?
								      6'd18 :
								      (sfdres__h312726[28] ?
									 6'd19 :
									 (sfdres__h312726[27] ?
									    6'd20 :
									    (sfdres__h312726[26] ?
									       6'd21 :
									       (sfdres__h312726[25] ?
										  6'd22 :
										  (sfdres__h312726[24] ?
										     6'd23 :
										     (sfdres__h312726[23] ?
											6'd24 :
											(sfdres__h312726[22] ?
											   6'd25 :
											   (sfdres__h312726[21] ?
											      6'd26 :
											      (sfdres__h312726[20] ?
												 6'd27 :
												 (sfdres__h312726[19] ?
												    6'd28 :
												    (sfdres__h312726[18] ?
												       6'd29 :
												       (sfdres__h312726[17] ?
													  6'd30 :
													  (sfdres__h312726[16] ?
													     6'd31 :
													     (sfdres__h312726[15] ?
														6'd32 :
														(sfdres__h312726[14] ?
														   6'd33 :
														   (sfdres__h312726[13] ?
														      6'd34 :
														      (sfdres__h312726[12] ?
															 6'd35 :
															 (sfdres__h312726[11] ?
															    6'd36 :
															    (sfdres__h312726[10] ?
															       6'd37 :
															       (sfdres__h312726[9] ?
																  6'd38 :
																  (sfdres__h312726[8] ?
																     6'd39 :
																     (sfdres__h312726[7] ?
																	6'd40 :
																	(sfdres__h312726[6] ?
																	   6'd41 :
																	   (sfdres__h312726[5] ?
																	      6'd42 :
																	      (sfdres__h312726[4] ?
																		 6'd43 :
																		 (sfdres__h312726[3] ?
																		    6'd44 :
																		    (sfdres__h312726[2] ?
																		       6'd45 :
																		       (sfdres__h312726[1] ?
																			  6'd46 :
																			  (sfdres__h312726[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6112 =
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6679 =
	     (sfdres__h312726[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h321235, sfdin__h321229[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871 =
	     (din_exp__h399522 == 8'd0) ?
	       9'd386 :
	       { din_exp99522_MINUS_127__q136[7],
		 din_exp99522_MINUS_127__q136 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8068 =
	     (sfdres__h391135[47] ?
		6'd0 :
		(sfdres__h391135[46] ?
		   6'd1 :
		   (sfdres__h391135[45] ?
		      6'd2 :
		      (sfdres__h391135[44] ?
			 6'd3 :
			 (sfdres__h391135[43] ?
			    6'd4 :
			    (sfdres__h391135[42] ?
			       6'd5 :
			       (sfdres__h391135[41] ?
				  6'd6 :
				  (sfdres__h391135[40] ?
				     6'd7 :
				     (sfdres__h391135[39] ?
					6'd8 :
					(sfdres__h391135[38] ?
					   6'd9 :
					   (sfdres__h391135[37] ?
					      6'd10 :
					      (sfdres__h391135[36] ?
						 6'd11 :
						 (sfdres__h391135[35] ?
						    6'd12 :
						    (sfdres__h391135[34] ?
						       6'd13 :
						       (sfdres__h391135[33] ?
							  6'd14 :
							  (sfdres__h391135[32] ?
							     6'd15 :
							     (sfdres__h391135[31] ?
								6'd16 :
								(sfdres__h391135[30] ?
								   6'd17 :
								   (sfdres__h391135[29] ?
								      6'd18 :
								      (sfdres__h391135[28] ?
									 6'd19 :
									 (sfdres__h391135[27] ?
									    6'd20 :
									    (sfdres__h391135[26] ?
									       6'd21 :
									       (sfdres__h391135[25] ?
										  6'd22 :
										  (sfdres__h391135[24] ?
										     6'd23 :
										     (sfdres__h391135[23] ?
											6'd24 :
											(sfdres__h391135[22] ?
											   6'd25 :
											   (sfdres__h391135[21] ?
											      6'd26 :
											      (sfdres__h391135[20] ?
												 6'd27 :
												 (sfdres__h391135[19] ?
												    6'd28 :
												    (sfdres__h391135[18] ?
												       6'd29 :
												       (sfdres__h391135[17] ?
													  6'd30 :
													  (sfdres__h391135[16] ?
													     6'd31 :
													     (sfdres__h391135[15] ?
														6'd32 :
														(sfdres__h391135[14] ?
														   6'd33 :
														   (sfdres__h391135[13] ?
														      6'd34 :
														      (sfdres__h391135[12] ?
															 6'd35 :
															 (sfdres__h391135[11] ?
															    6'd36 :
															    (sfdres__h391135[10] ?
															       6'd37 :
															       (sfdres__h391135[9] ?
																  6'd38 :
																  (sfdres__h391135[8] ?
																     6'd39 :
																     (sfdres__h391135[7] ?
																	6'd40 :
																	(sfdres__h391135[6] ?
																	   6'd41 :
																	   (sfdres__h391135[5] ?
																	      6'd42 :
																	      (sfdres__h391135[4] ?
																		 6'd43 :
																		 (sfdres__h391135[3] ?
																		    6'd44 :
																		    (sfdres__h391135[2] ?
																		       6'd45 :
																		       (sfdres__h391135[1] ?
																			  6'd46 :
																			  (sfdres__h391135[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8070 =
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d9057 =
	     (sfdres__h391135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h399604, sfdin__h399598[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018 =
	     (din_exp__h246209 == 8'd0) ?
	       9'd386 :
	       { din_exp46209_MINUS_127__q74[7],
		 din_exp46209_MINUS_127__q74 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4215 =
	     (sfdres__h237804[47] ?
		6'd0 :
		(sfdres__h237804[46] ?
		   6'd1 :
		   (sfdres__h237804[45] ?
		      6'd2 :
		      (sfdres__h237804[44] ?
			 6'd3 :
			 (sfdres__h237804[43] ?
			    6'd4 :
			    (sfdres__h237804[42] ?
			       6'd5 :
			       (sfdres__h237804[41] ?
				  6'd6 :
				  (sfdres__h237804[40] ?
				     6'd7 :
				     (sfdres__h237804[39] ?
					6'd8 :
					(sfdres__h237804[38] ?
					   6'd9 :
					   (sfdres__h237804[37] ?
					      6'd10 :
					      (sfdres__h237804[36] ?
						 6'd11 :
						 (sfdres__h237804[35] ?
						    6'd12 :
						    (sfdres__h237804[34] ?
						       6'd13 :
						       (sfdres__h237804[33] ?
							  6'd14 :
							  (sfdres__h237804[32] ?
							     6'd15 :
							     (sfdres__h237804[31] ?
								6'd16 :
								(sfdres__h237804[30] ?
								   6'd17 :
								   (sfdres__h237804[29] ?
								      6'd18 :
								      (sfdres__h237804[28] ?
									 6'd19 :
									 (sfdres__h237804[27] ?
									    6'd20 :
									    (sfdres__h237804[26] ?
									       6'd21 :
									       (sfdres__h237804[25] ?
										  6'd22 :
										  (sfdres__h237804[24] ?
										     6'd23 :
										     (sfdres__h237804[23] ?
											6'd24 :
											(sfdres__h237804[22] ?
											   6'd25 :
											   (sfdres__h237804[21] ?
											      6'd26 :
											      (sfdres__h237804[20] ?
												 6'd27 :
												 (sfdres__h237804[19] ?
												    6'd28 :
												    (sfdres__h237804[18] ?
												       6'd29 :
												       (sfdres__h237804[17] ?
													  6'd30 :
													  (sfdres__h237804[16] ?
													     6'd31 :
													     (sfdres__h237804[15] ?
														6'd32 :
														(sfdres__h237804[14] ?
														   6'd33 :
														   (sfdres__h237804[13] ?
														      6'd34 :
														      (sfdres__h237804[12] ?
															 6'd35 :
															 (sfdres__h237804[11] ?
															    6'd36 :
															    (sfdres__h237804[10] ?
															       6'd37 :
															       (sfdres__h237804[9] ?
																  6'd38 :
																  (sfdres__h237804[8] ?
																     6'd39 :
																     (sfdres__h237804[7] ?
																	6'd40 :
																	(sfdres__h237804[6] ?
																	   6'd41 :
																	   (sfdres__h237804[5] ?
																	      6'd42 :
																	      (sfdres__h237804[4] ?
																		 6'd43 :
																		 (sfdres__h237804[3] ?
																		    6'd44 :
																		    (sfdres__h237804[2] ?
																		       6'd45 :
																		       (sfdres__h237804[1] ?
																			  6'd46 :
																			  (sfdres__h237804[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4217 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4735 =
	     (sfdres__h237804[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h246291, sfdin__h246285[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563 =
	     (din_exp__h304372 == 8'd0) ?
	       9'd386 :
	       { din_exp04372_MINUS_127__q99[7],
		 din_exp04372_MINUS_127__q99 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5760 =
	     (sfdres__h296007[47] ?
		6'd0 :
		(sfdres__h296007[46] ?
		   6'd1 :
		   (sfdres__h296007[45] ?
		      6'd2 :
		      (sfdres__h296007[44] ?
			 6'd3 :
			 (sfdres__h296007[43] ?
			    6'd4 :
			    (sfdres__h296007[42] ?
			       6'd5 :
			       (sfdres__h296007[41] ?
				  6'd6 :
				  (sfdres__h296007[40] ?
				     6'd7 :
				     (sfdres__h296007[39] ?
					6'd8 :
					(sfdres__h296007[38] ?
					   6'd9 :
					   (sfdres__h296007[37] ?
					      6'd10 :
					      (sfdres__h296007[36] ?
						 6'd11 :
						 (sfdres__h296007[35] ?
						    6'd12 :
						    (sfdres__h296007[34] ?
						       6'd13 :
						       (sfdres__h296007[33] ?
							  6'd14 :
							  (sfdres__h296007[32] ?
							     6'd15 :
							     (sfdres__h296007[31] ?
								6'd16 :
								(sfdres__h296007[30] ?
								   6'd17 :
								   (sfdres__h296007[29] ?
								      6'd18 :
								      (sfdres__h296007[28] ?
									 6'd19 :
									 (sfdres__h296007[27] ?
									    6'd20 :
									    (sfdres__h296007[26] ?
									       6'd21 :
									       (sfdres__h296007[25] ?
										  6'd22 :
										  (sfdres__h296007[24] ?
										     6'd23 :
										     (sfdres__h296007[23] ?
											6'd24 :
											(sfdres__h296007[22] ?
											   6'd25 :
											   (sfdres__h296007[21] ?
											      6'd26 :
											      (sfdres__h296007[20] ?
												 6'd27 :
												 (sfdres__h296007[19] ?
												    6'd28 :
												    (sfdres__h296007[18] ?
												       6'd29 :
												       (sfdres__h296007[17] ?
													  6'd30 :
													  (sfdres__h296007[16] ?
													     6'd31 :
													     (sfdres__h296007[15] ?
														6'd32 :
														(sfdres__h296007[14] ?
														   6'd33 :
														   (sfdres__h296007[13] ?
														      6'd34 :
														      (sfdres__h296007[12] ?
															 6'd35 :
															 (sfdres__h296007[11] ?
															    6'd36 :
															    (sfdres__h296007[10] ?
															       6'd37 :
															       (sfdres__h296007[9] ?
																  6'd38 :
																  (sfdres__h296007[8] ?
																     6'd39 :
																     (sfdres__h296007[7] ?
																	6'd40 :
																	(sfdres__h296007[6] ?
																	   6'd41 :
																	   (sfdres__h296007[5] ?
																	      6'd42 :
																	      (sfdres__h296007[4] ?
																		 6'd43 :
																		 (sfdres__h296007[3] ?
																		    6'd44 :
																		    (sfdres__h296007[2] ?
																		       6'd45 :
																		       (sfdres__h296007[1] ?
																			  6'd46 :
																			  (sfdres__h296007[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5762 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6665 =
	     (sfdres__h296007[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h304454, sfdin__h304448[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508 =
	     (din_exp__h383947 == 8'd0) ?
	       9'd386 :
	       { din_exp83947_MINUS_127__q130[7],
		 din_exp83947_MINUS_127__q130 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7705 =
	     (sfdres__h375582[47] ?
		6'd0 :
		(sfdres__h375582[46] ?
		   6'd1 :
		   (sfdres__h375582[45] ?
		      6'd2 :
		      (sfdres__h375582[44] ?
			 6'd3 :
			 (sfdres__h375582[43] ?
			    6'd4 :
			    (sfdres__h375582[42] ?
			       6'd5 :
			       (sfdres__h375582[41] ?
				  6'd6 :
				  (sfdres__h375582[40] ?
				     6'd7 :
				     (sfdres__h375582[39] ?
					6'd8 :
					(sfdres__h375582[38] ?
					   6'd9 :
					   (sfdres__h375582[37] ?
					      6'd10 :
					      (sfdres__h375582[36] ?
						 6'd11 :
						 (sfdres__h375582[35] ?
						    6'd12 :
						    (sfdres__h375582[34] ?
						       6'd13 :
						       (sfdres__h375582[33] ?
							  6'd14 :
							  (sfdres__h375582[32] ?
							     6'd15 :
							     (sfdres__h375582[31] ?
								6'd16 :
								(sfdres__h375582[30] ?
								   6'd17 :
								   (sfdres__h375582[29] ?
								      6'd18 :
								      (sfdres__h375582[28] ?
									 6'd19 :
									 (sfdres__h375582[27] ?
									    6'd20 :
									    (sfdres__h375582[26] ?
									       6'd21 :
									       (sfdres__h375582[25] ?
										  6'd22 :
										  (sfdres__h375582[24] ?
										     6'd23 :
										     (sfdres__h375582[23] ?
											6'd24 :
											(sfdres__h375582[22] ?
											   6'd25 :
											   (sfdres__h375582[21] ?
											      6'd26 :
											      (sfdres__h375582[20] ?
												 6'd27 :
												 (sfdres__h375582[19] ?
												    6'd28 :
												    (sfdres__h375582[18] ?
												       6'd29 :
												       (sfdres__h375582[17] ?
													  6'd30 :
													  (sfdres__h375582[16] ?
													     6'd31 :
													     (sfdres__h375582[15] ?
														6'd32 :
														(sfdres__h375582[14] ?
														   6'd33 :
														   (sfdres__h375582[13] ?
														      6'd34 :
														      (sfdres__h375582[12] ?
															 6'd35 :
															 (sfdres__h375582[11] ?
															    6'd36 :
															    (sfdres__h375582[10] ?
															       6'd37 :
															       (sfdres__h375582[9] ?
																  6'd38 :
																  (sfdres__h375582[8] ?
																     6'd39 :
																     (sfdres__h375582[7] ?
																	6'd40 :
																	(sfdres__h375582[6] ?
																	   6'd41 :
																	   (sfdres__h375582[5] ?
																	      6'd42 :
																	      (sfdres__h375582[4] ?
																		 6'd43 :
																		 (sfdres__h375582[3] ?
																		    6'd44 :
																		    (sfdres__h375582[2] ?
																		       6'd45 :
																		       (sfdres__h375582[1] ?
																			  6'd46 :
																			  (sfdres__h375582[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7707 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d9041 =
	     (sfdres__h375582[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h384029, sfdin__h384023[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824 =
	     (din_exp__h621995 == 8'd0) ?
	       9'd386 :
	       { din_exp21995_MINUS_127__q184[7],
		 din_exp21995_MINUS_127__q184 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12021 =
	     (sfdres__h613638[47] ?
		6'd0 :
		(sfdres__h613638[46] ?
		   6'd1 :
		   (sfdres__h613638[45] ?
		      6'd2 :
		      (sfdres__h613638[44] ?
			 6'd3 :
			 (sfdres__h613638[43] ?
			    6'd4 :
			    (sfdres__h613638[42] ?
			       6'd5 :
			       (sfdres__h613638[41] ?
				  6'd6 :
				  (sfdres__h613638[40] ?
				     6'd7 :
				     (sfdres__h613638[39] ?
					6'd8 :
					(sfdres__h613638[38] ?
					   6'd9 :
					   (sfdres__h613638[37] ?
					      6'd10 :
					      (sfdres__h613638[36] ?
						 6'd11 :
						 (sfdres__h613638[35] ?
						    6'd12 :
						    (sfdres__h613638[34] ?
						       6'd13 :
						       (sfdres__h613638[33] ?
							  6'd14 :
							  (sfdres__h613638[32] ?
							     6'd15 :
							     (sfdres__h613638[31] ?
								6'd16 :
								(sfdres__h613638[30] ?
								   6'd17 :
								   (sfdres__h613638[29] ?
								      6'd18 :
								      (sfdres__h613638[28] ?
									 6'd19 :
									 (sfdres__h613638[27] ?
									    6'd20 :
									    (sfdres__h613638[26] ?
									       6'd21 :
									       (sfdres__h613638[25] ?
										  6'd22 :
										  (sfdres__h613638[24] ?
										     6'd23 :
										     (sfdres__h613638[23] ?
											6'd24 :
											(sfdres__h613638[22] ?
											   6'd25 :
											   (sfdres__h613638[21] ?
											      6'd26 :
											      (sfdres__h613638[20] ?
												 6'd27 :
												 (sfdres__h613638[19] ?
												    6'd28 :
												    (sfdres__h613638[18] ?
												       6'd29 :
												       (sfdres__h613638[17] ?
													  6'd30 :
													  (sfdres__h613638[16] ?
													     6'd31 :
													     (sfdres__h613638[15] ?
														6'd32 :
														(sfdres__h613638[14] ?
														   6'd33 :
														   (sfdres__h613638[13] ?
														      6'd34 :
														      (sfdres__h613638[12] ?
															 6'd35 :
															 (sfdres__h613638[11] ?
															    6'd36 :
															    (sfdres__h613638[10] ?
															       6'd37 :
															       (sfdres__h613638[9] ?
																  6'd38 :
																  (sfdres__h613638[8] ?
																     6'd39 :
																     (sfdres__h613638[7] ?
																	6'd40 :
																	(sfdres__h613638[6] ?
																	   6'd41 :
																	   (sfdres__h613638[5] ?
																	      6'd42 :
																	      (sfdres__h613638[4] ?
																		 6'd43 :
																		 (sfdres__h613638[3] ?
																		    6'd44 :
																		    (sfdres__h613638[2] ?
																		       6'd45 :
																		       (sfdres__h613638[1] ?
																			  6'd46 :
																			  (sfdres__h613638[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12023 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12083 =
	     (sfdres__h613638[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h622077, sfdin__h622071[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181 =
	     (din_exp__h452758 == 8'd0) ?
	       9'd386 :
	       { din_exp52758_MINUS_127__q156[7],
		 din_exp52758_MINUS_127__q156 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9378 =
	     (sfdres__h444007[47] ?
		6'd0 :
		(sfdres__h444007[46] ?
		   6'd1 :
		   (sfdres__h444007[45] ?
		      6'd2 :
		      (sfdres__h444007[44] ?
			 6'd3 :
			 (sfdres__h444007[43] ?
			    6'd4 :
			    (sfdres__h444007[42] ?
			       6'd5 :
			       (sfdres__h444007[41] ?
				  6'd6 :
				  (sfdres__h444007[40] ?
				     6'd7 :
				     (sfdres__h444007[39] ?
					6'd8 :
					(sfdres__h444007[38] ?
					   6'd9 :
					   (sfdres__h444007[37] ?
					      6'd10 :
					      (sfdres__h444007[36] ?
						 6'd11 :
						 (sfdres__h444007[35] ?
						    6'd12 :
						    (sfdres__h444007[34] ?
						       6'd13 :
						       (sfdres__h444007[33] ?
							  6'd14 :
							  (sfdres__h444007[32] ?
							     6'd15 :
							     (sfdres__h444007[31] ?
								6'd16 :
								(sfdres__h444007[30] ?
								   6'd17 :
								   (sfdres__h444007[29] ?
								      6'd18 :
								      (sfdres__h444007[28] ?
									 6'd19 :
									 (sfdres__h444007[27] ?
									    6'd20 :
									    (sfdres__h444007[26] ?
									       6'd21 :
									       (sfdres__h444007[25] ?
										  6'd22 :
										  (sfdres__h444007[24] ?
										     6'd23 :
										     (sfdres__h444007[23] ?
											6'd24 :
											(sfdres__h444007[22] ?
											   6'd25 :
											   (sfdres__h444007[21] ?
											      6'd26 :
											      (sfdres__h444007[20] ?
												 6'd27 :
												 (sfdres__h444007[19] ?
												    6'd28 :
												    (sfdres__h444007[18] ?
												       6'd29 :
												       (sfdres__h444007[17] ?
													  6'd30 :
													  (sfdres__h444007[16] ?
													     6'd31 :
													     (sfdres__h444007[15] ?
														6'd32 :
														(sfdres__h444007[14] ?
														   6'd33 :
														   (sfdres__h444007[13] ?
														      6'd34 :
														      (sfdres__h444007[12] ?
															 6'd35 :
															 (sfdres__h444007[11] ?
															    6'd36 :
															    (sfdres__h444007[10] ?
															       6'd37 :
															       (sfdres__h444007[9] ?
																  6'd38 :
																  (sfdres__h444007[8] ?
																     6'd39 :
																     (sfdres__h444007[7] ?
																	6'd40 :
																	(sfdres__h444007[6] ?
																	   6'd41 :
																	   (sfdres__h444007[5] ?
																	      6'd42 :
																	      (sfdres__h444007[4] ?
																		 6'd43 :
																		 (sfdres__h444007[3] ?
																		    6'd44 :
																		    (sfdres__h444007[2] ?
																		       6'd45 :
																		       (sfdres__h444007[1] ?
																			  6'd46 :
																			  (sfdres__h444007[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9380 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9428 =
	     (sfdres__h444007[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h452840, sfdin__h452834[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547 =
	     (din_exp__h189213 == 8'd0) ?
	       9'd386 :
	       { din_exp89213_MINUS_127__q49[7],
		 din_exp89213_MINUS_127__q49 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2744 =
	     (sfdres__h180829[47] ?
		6'd0 :
		(sfdres__h180829[46] ?
		   6'd1 :
		   (sfdres__h180829[45] ?
		      6'd2 :
		      (sfdres__h180829[44] ?
			 6'd3 :
			 (sfdres__h180829[43] ?
			    6'd4 :
			    (sfdres__h180829[42] ?
			       6'd5 :
			       (sfdres__h180829[41] ?
				  6'd6 :
				  (sfdres__h180829[40] ?
				     6'd7 :
				     (sfdres__h180829[39] ?
					6'd8 :
					(sfdres__h180829[38] ?
					   6'd9 :
					   (sfdres__h180829[37] ?
					      6'd10 :
					      (sfdres__h180829[36] ?
						 6'd11 :
						 (sfdres__h180829[35] ?
						    6'd12 :
						    (sfdres__h180829[34] ?
						       6'd13 :
						       (sfdres__h180829[33] ?
							  6'd14 :
							  (sfdres__h180829[32] ?
							     6'd15 :
							     (sfdres__h180829[31] ?
								6'd16 :
								(sfdres__h180829[30] ?
								   6'd17 :
								   (sfdres__h180829[29] ?
								      6'd18 :
								      (sfdres__h180829[28] ?
									 6'd19 :
									 (sfdres__h180829[27] ?
									    6'd20 :
									    (sfdres__h180829[26] ?
									       6'd21 :
									       (sfdres__h180829[25] ?
										  6'd22 :
										  (sfdres__h180829[24] ?
										     6'd23 :
										     (sfdres__h180829[23] ?
											6'd24 :
											(sfdres__h180829[22] ?
											   6'd25 :
											   (sfdres__h180829[21] ?
											      6'd26 :
											      (sfdres__h180829[20] ?
												 6'd27 :
												 (sfdres__h180829[19] ?
												    6'd28 :
												    (sfdres__h180829[18] ?
												       6'd29 :
												       (sfdres__h180829[17] ?
													  6'd30 :
													  (sfdres__h180829[16] ?
													     6'd31 :
													     (sfdres__h180829[15] ?
														6'd32 :
														(sfdres__h180829[14] ?
														   6'd33 :
														   (sfdres__h180829[13] ?
														      6'd34 :
														      (sfdres__h180829[12] ?
															 6'd35 :
															 (sfdres__h180829[11] ?
															    6'd36 :
															    (sfdres__h180829[10] ?
															       6'd37 :
															       (sfdres__h180829[9] ?
																  6'd38 :
																  (sfdres__h180829[8] ?
																     6'd39 :
																     (sfdres__h180829[7] ?
																	6'd40 :
																	(sfdres__h180829[6] ?
																	   6'd41 :
																	   (sfdres__h180829[5] ?
																	      6'd42 :
																	      (sfdres__h180829[4] ?
																		 6'd43 :
																		 (sfdres__h180829[3] ?
																		    6'd44 :
																		    (sfdres__h180829[2] ?
																		       6'd45 :
																		       (sfdres__h180829[1] ?
																			  6'd46 :
																			  (sfdres__h180829[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2746 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3203 =
	     (sfdres__h180829[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h189295, sfdin__h189289[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669 =
	     (din_exp__h229638 == 8'd0) ?
	       9'd386 :
	       { din_exp29638_MINUS_127__q68[7],
		 din_exp29638_MINUS_127__q68 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3866 =
	     (sfdres__h221295[47] ?
		6'd0 :
		(sfdres__h221295[46] ?
		   6'd1 :
		   (sfdres__h221295[45] ?
		      6'd2 :
		      (sfdres__h221295[44] ?
			 6'd3 :
			 (sfdres__h221295[43] ?
			    6'd4 :
			    (sfdres__h221295[42] ?
			       6'd5 :
			       (sfdres__h221295[41] ?
				  6'd6 :
				  (sfdres__h221295[40] ?
				     6'd7 :
				     (sfdres__h221295[39] ?
					6'd8 :
					(sfdres__h221295[38] ?
					   6'd9 :
					   (sfdres__h221295[37] ?
					      6'd10 :
					      (sfdres__h221295[36] ?
						 6'd11 :
						 (sfdres__h221295[35] ?
						    6'd12 :
						    (sfdres__h221295[34] ?
						       6'd13 :
						       (sfdres__h221295[33] ?
							  6'd14 :
							  (sfdres__h221295[32] ?
							     6'd15 :
							     (sfdres__h221295[31] ?
								6'd16 :
								(sfdres__h221295[30] ?
								   6'd17 :
								   (sfdres__h221295[29] ?
								      6'd18 :
								      (sfdres__h221295[28] ?
									 6'd19 :
									 (sfdres__h221295[27] ?
									    6'd20 :
									    (sfdres__h221295[26] ?
									       6'd21 :
									       (sfdres__h221295[25] ?
										  6'd22 :
										  (sfdres__h221295[24] ?
										     6'd23 :
										     (sfdres__h221295[23] ?
											6'd24 :
											(sfdres__h221295[22] ?
											   6'd25 :
											   (sfdres__h221295[21] ?
											      6'd26 :
											      (sfdres__h221295[20] ?
												 6'd27 :
												 (sfdres__h221295[19] ?
												    6'd28 :
												    (sfdres__h221295[18] ?
												       6'd29 :
												       (sfdres__h221295[17] ?
													  6'd30 :
													  (sfdres__h221295[16] ?
													     6'd31 :
													     (sfdres__h221295[15] ?
														6'd32 :
														(sfdres__h221295[14] ?
														   6'd33 :
														   (sfdres__h221295[13] ?
														      6'd34 :
														      (sfdres__h221295[12] ?
															 6'd35 :
															 (sfdres__h221295[11] ?
															    6'd36 :
															    (sfdres__h221295[10] ?
															       6'd37 :
															       (sfdres__h221295[9] ?
																  6'd38 :
																  (sfdres__h221295[8] ?
																     6'd39 :
																     (sfdres__h221295[7] ?
																	6'd40 :
																	(sfdres__h221295[6] ?
																	   6'd41 :
																	   (sfdres__h221295[5] ?
																	      6'd42 :
																	      (sfdres__h221295[4] ?
																		 6'd43 :
																		 (sfdres__h221295[3] ?
																		    6'd44 :
																		    (sfdres__h221295[2] ?
																		       6'd45 :
																		       (sfdres__h221295[1] ?
																			  6'd46 :
																			  (sfdres__h221295[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3868 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4721 =
	     (sfdres__h221295[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h229720, sfdin__h229714[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201 =
	     (din_exp__h289007 == 8'd0) ?
	       9'd386 :
	       { din_exp89007_MINUS_127__q93[7],
		 din_exp89007_MINUS_127__q93 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5398 =
	     (sfdres__h280664[47] ?
		6'd0 :
		(sfdres__h280664[46] ?
		   6'd1 :
		   (sfdres__h280664[45] ?
		      6'd2 :
		      (sfdres__h280664[44] ?
			 6'd3 :
			 (sfdres__h280664[43] ?
			    6'd4 :
			    (sfdres__h280664[42] ?
			       6'd5 :
			       (sfdres__h280664[41] ?
				  6'd6 :
				  (sfdres__h280664[40] ?
				     6'd7 :
				     (sfdres__h280664[39] ?
					6'd8 :
					(sfdres__h280664[38] ?
					   6'd9 :
					   (sfdres__h280664[37] ?
					      6'd10 :
					      (sfdres__h280664[36] ?
						 6'd11 :
						 (sfdres__h280664[35] ?
						    6'd12 :
						    (sfdres__h280664[34] ?
						       6'd13 :
						       (sfdres__h280664[33] ?
							  6'd14 :
							  (sfdres__h280664[32] ?
							     6'd15 :
							     (sfdres__h280664[31] ?
								6'd16 :
								(sfdres__h280664[30] ?
								   6'd17 :
								   (sfdres__h280664[29] ?
								      6'd18 :
								      (sfdres__h280664[28] ?
									 6'd19 :
									 (sfdres__h280664[27] ?
									    6'd20 :
									    (sfdres__h280664[26] ?
									       6'd21 :
									       (sfdres__h280664[25] ?
										  6'd22 :
										  (sfdres__h280664[24] ?
										     6'd23 :
										     (sfdres__h280664[23] ?
											6'd24 :
											(sfdres__h280664[22] ?
											   6'd25 :
											   (sfdres__h280664[21] ?
											      6'd26 :
											      (sfdres__h280664[20] ?
												 6'd27 :
												 (sfdres__h280664[19] ?
												    6'd28 :
												    (sfdres__h280664[18] ?
												       6'd29 :
												       (sfdres__h280664[17] ?
													  6'd30 :
													  (sfdres__h280664[16] ?
													     6'd31 :
													     (sfdres__h280664[15] ?
														6'd32 :
														(sfdres__h280664[14] ?
														   6'd33 :
														   (sfdres__h280664[13] ?
														      6'd34 :
														      (sfdres__h280664[12] ?
															 6'd35 :
															 (sfdres__h280664[11] ?
															    6'd36 :
															    (sfdres__h280664[10] ?
															       6'd37 :
															       (sfdres__h280664[9] ?
																  6'd38 :
																  (sfdres__h280664[8] ?
																     6'd39 :
																     (sfdres__h280664[7] ?
																	6'd40 :
																	(sfdres__h280664[6] ?
																	   6'd41 :
																	   (sfdres__h280664[5] ?
																	      6'd42 :
																	      (sfdres__h280664[4] ?
																		 6'd43 :
																		 (sfdres__h280664[3] ?
																		    6'd44 :
																		    (sfdres__h280664[2] ?
																		       6'd45 :
																		       (sfdres__h280664[1] ?
																			  6'd46 :
																			  (sfdres__h280664[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5400 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6649 =
	     (sfdres__h280664[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h289089, sfdin__h289083[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146 =
	     (din_exp__h368582 == 8'd0) ?
	       9'd386 :
	       { din_exp68582_MINUS_127__q124[7],
		 din_exp68582_MINUS_127__q124 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7343 =
	     (sfdres__h360239[47] ?
		6'd0 :
		(sfdres__h360239[46] ?
		   6'd1 :
		   (sfdres__h360239[45] ?
		      6'd2 :
		      (sfdres__h360239[44] ?
			 6'd3 :
			 (sfdres__h360239[43] ?
			    6'd4 :
			    (sfdres__h360239[42] ?
			       6'd5 :
			       (sfdres__h360239[41] ?
				  6'd6 :
				  (sfdres__h360239[40] ?
				     6'd7 :
				     (sfdres__h360239[39] ?
					6'd8 :
					(sfdres__h360239[38] ?
					   6'd9 :
					   (sfdres__h360239[37] ?
					      6'd10 :
					      (sfdres__h360239[36] ?
						 6'd11 :
						 (sfdres__h360239[35] ?
						    6'd12 :
						    (sfdres__h360239[34] ?
						       6'd13 :
						       (sfdres__h360239[33] ?
							  6'd14 :
							  (sfdres__h360239[32] ?
							     6'd15 :
							     (sfdres__h360239[31] ?
								6'd16 :
								(sfdres__h360239[30] ?
								   6'd17 :
								   (sfdres__h360239[29] ?
								      6'd18 :
								      (sfdres__h360239[28] ?
									 6'd19 :
									 (sfdres__h360239[27] ?
									    6'd20 :
									    (sfdres__h360239[26] ?
									       6'd21 :
									       (sfdres__h360239[25] ?
										  6'd22 :
										  (sfdres__h360239[24] ?
										     6'd23 :
										     (sfdres__h360239[23] ?
											6'd24 :
											(sfdres__h360239[22] ?
											   6'd25 :
											   (sfdres__h360239[21] ?
											      6'd26 :
											      (sfdres__h360239[20] ?
												 6'd27 :
												 (sfdres__h360239[19] ?
												    6'd28 :
												    (sfdres__h360239[18] ?
												       6'd29 :
												       (sfdres__h360239[17] ?
													  6'd30 :
													  (sfdres__h360239[16] ?
													     6'd31 :
													     (sfdres__h360239[15] ?
														6'd32 :
														(sfdres__h360239[14] ?
														   6'd33 :
														   (sfdres__h360239[13] ?
														      6'd34 :
														      (sfdres__h360239[12] ?
															 6'd35 :
															 (sfdres__h360239[11] ?
															    6'd36 :
															    (sfdres__h360239[10] ?
															       6'd37 :
															       (sfdres__h360239[9] ?
																  6'd38 :
																  (sfdres__h360239[8] ?
																     6'd39 :
																     (sfdres__h360239[7] ?
																	6'd40 :
																	(sfdres__h360239[6] ?
																	   6'd41 :
																	   (sfdres__h360239[5] ?
																	      6'd42 :
																	      (sfdres__h360239[4] ?
																		 6'd43 :
																		 (sfdres__h360239[3] ?
																		    6'd44 :
																		    (sfdres__h360239[2] ?
																		       6'd45 :
																		       (sfdres__h360239[1] ?
																			  6'd46 :
																			  (sfdres__h360239[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7345 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9026 =
	     (sfdres__h360239[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h368664, sfdin__h368658[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10141 =
	     (sfdres__h530271[47] ?
		6'd0 :
		(sfdres__h530271[46] ?
		   6'd1 :
		   (sfdres__h530271[45] ?
		      6'd2 :
		      (sfdres__h530271[44] ?
			 6'd3 :
			 (sfdres__h530271[43] ?
			    6'd4 :
			    (sfdres__h530271[42] ?
			       6'd5 :
			       (sfdres__h530271[41] ?
				  6'd6 :
				  (sfdres__h530271[40] ?
				     6'd7 :
				     (sfdres__h530271[39] ?
					6'd8 :
					(sfdres__h530271[38] ?
					   6'd9 :
					   (sfdres__h530271[37] ?
					      6'd10 :
					      (sfdres__h530271[36] ?
						 6'd11 :
						 (sfdres__h530271[35] ?
						    6'd12 :
						    (sfdres__h530271[34] ?
						       6'd13 :
						       (sfdres__h530271[33] ?
							  6'd14 :
							  (sfdres__h530271[32] ?
							     6'd15 :
							     (sfdres__h530271[31] ?
								6'd16 :
								(sfdres__h530271[30] ?
								   6'd17 :
								   (sfdres__h530271[29] ?
								      6'd18 :
								      (sfdres__h530271[28] ?
									 6'd19 :
									 (sfdres__h530271[27] ?
									    6'd20 :
									    (sfdres__h530271[26] ?
									       6'd21 :
									       (sfdres__h530271[25] ?
										  6'd22 :
										  (sfdres__h530271[24] ?
										     6'd23 :
										     (sfdres__h530271[23] ?
											6'd24 :
											(sfdres__h530271[22] ?
											   6'd25 :
											   (sfdres__h530271[21] ?
											      6'd26 :
											      (sfdres__h530271[20] ?
												 6'd27 :
												 (sfdres__h530271[19] ?
												    6'd28 :
												    (sfdres__h530271[18] ?
												       6'd29 :
												       (sfdres__h530271[17] ?
													  6'd30 :
													  (sfdres__h530271[16] ?
													     6'd31 :
													     (sfdres__h530271[15] ?
														6'd32 :
														(sfdres__h530271[14] ?
														   6'd33 :
														   (sfdres__h530271[13] ?
														      6'd34 :
														      (sfdres__h530271[12] ?
															 6'd35 :
															 (sfdres__h530271[11] ?
															    6'd36 :
															    (sfdres__h530271[10] ?
															       6'd37 :
															       (sfdres__h530271[9] ?
																  6'd38 :
																  (sfdres__h530271[8] ?
																     6'd39 :
																     (sfdres__h530271[7] ?
																	6'd40 :
																	(sfdres__h530271[6] ?
																	   6'd41 :
																	   (sfdres__h530271[5] ?
																	      6'd42 :
																	      (sfdres__h530271[4] ?
																		 6'd43 :
																		 (sfdres__h530271[3] ?
																		    6'd44 :
																		    (sfdres__h530271[2] ?
																		       6'd45 :
																		       (sfdres__h530271[1] ?
																			  6'd46 :
																			  (sfdres__h530271[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10143 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10191 =
	     (sfdres__h530271[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h538665, sfdin__h538659[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944 =
	     (din_exp__h538583 == 8'd0) ?
	       9'd386 :
	       { din_exp38583_MINUS_127__q163[7],
		 din_exp38583_MINUS_127__q163 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 =
	     (din_exp__h610640 == 8'd0) ?
	       9'd386 :
	       { din_exp10640_MINUS_127__q180[7],
		 din_exp10640_MINUS_127__q180 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11684 =
	     (sfdres__h602283[47] ?
		6'd0 :
		(sfdres__h602283[46] ?
		   6'd1 :
		   (sfdres__h602283[45] ?
		      6'd2 :
		      (sfdres__h602283[44] ?
			 6'd3 :
			 (sfdres__h602283[43] ?
			    6'd4 :
			    (sfdres__h602283[42] ?
			       6'd5 :
			       (sfdres__h602283[41] ?
				  6'd6 :
				  (sfdres__h602283[40] ?
				     6'd7 :
				     (sfdres__h602283[39] ?
					6'd8 :
					(sfdres__h602283[38] ?
					   6'd9 :
					   (sfdres__h602283[37] ?
					      6'd10 :
					      (sfdres__h602283[36] ?
						 6'd11 :
						 (sfdres__h602283[35] ?
						    6'd12 :
						    (sfdres__h602283[34] ?
						       6'd13 :
						       (sfdres__h602283[33] ?
							  6'd14 :
							  (sfdres__h602283[32] ?
							     6'd15 :
							     (sfdres__h602283[31] ?
								6'd16 :
								(sfdres__h602283[30] ?
								   6'd17 :
								   (sfdres__h602283[29] ?
								      6'd18 :
								      (sfdres__h602283[28] ?
									 6'd19 :
									 (sfdres__h602283[27] ?
									    6'd20 :
									    (sfdres__h602283[26] ?
									       6'd21 :
									       (sfdres__h602283[25] ?
										  6'd22 :
										  (sfdres__h602283[24] ?
										     6'd23 :
										     (sfdres__h602283[23] ?
											6'd24 :
											(sfdres__h602283[22] ?
											   6'd25 :
											   (sfdres__h602283[21] ?
											      6'd26 :
											      (sfdres__h602283[20] ?
												 6'd27 :
												 (sfdres__h602283[19] ?
												    6'd28 :
												    (sfdres__h602283[18] ?
												       6'd29 :
												       (sfdres__h602283[17] ?
													  6'd30 :
													  (sfdres__h602283[16] ?
													     6'd31 :
													     (sfdres__h602283[15] ?
														6'd32 :
														(sfdres__h602283[14] ?
														   6'd33 :
														   (sfdres__h602283[13] ?
														      6'd34 :
														      (sfdres__h602283[12] ?
															 6'd35 :
															 (sfdres__h602283[11] ?
															    6'd36 :
															    (sfdres__h602283[10] ?
															       6'd37 :
															       (sfdres__h602283[9] ?
																  6'd38 :
																  (sfdres__h602283[8] ?
																     6'd39 :
																     (sfdres__h602283[7] ?
																	6'd40 :
																	(sfdres__h602283[6] ?
																	   6'd41 :
																	   (sfdres__h602283[5] ?
																	      6'd42 :
																	      (sfdres__h602283[4] ?
																		 6'd43 :
																		 (sfdres__h602283[3] ?
																		    6'd44 :
																		    (sfdres__h602283[2] ?
																		       6'd45 :
																		       (sfdres__h602283[1] ?
																			  6'd46 :
																			  (sfdres__h602283[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11686 =
	     IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11733 =
	     (sfdres__h602283[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h610722, sfdin__h610716[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12314 =
	     (sfdres__h624935[47] ?
		6'd0 :
		(sfdres__h624935[46] ?
		   6'd1 :
		   (sfdres__h624935[45] ?
		      6'd2 :
		      (sfdres__h624935[44] ?
			 6'd3 :
			 (sfdres__h624935[43] ?
			    6'd4 :
			    (sfdres__h624935[42] ?
			       6'd5 :
			       (sfdres__h624935[41] ?
				  6'd6 :
				  (sfdres__h624935[40] ?
				     6'd7 :
				     (sfdres__h624935[39] ?
					6'd8 :
					(sfdres__h624935[38] ?
					   6'd9 :
					   (sfdres__h624935[37] ?
					      6'd10 :
					      (sfdres__h624935[36] ?
						 6'd11 :
						 (sfdres__h624935[35] ?
						    6'd12 :
						    (sfdres__h624935[34] ?
						       6'd13 :
						       (sfdres__h624935[33] ?
							  6'd14 :
							  (sfdres__h624935[32] ?
							     6'd15 :
							     (sfdres__h624935[31] ?
								6'd16 :
								(sfdres__h624935[30] ?
								   6'd17 :
								   (sfdres__h624935[29] ?
								      6'd18 :
								      (sfdres__h624935[28] ?
									 6'd19 :
									 (sfdres__h624935[27] ?
									    6'd20 :
									    (sfdres__h624935[26] ?
									       6'd21 :
									       (sfdres__h624935[25] ?
										  6'd22 :
										  (sfdres__h624935[24] ?
										     6'd23 :
										     (sfdres__h624935[23] ?
											6'd24 :
											(sfdres__h624935[22] ?
											   6'd25 :
											   (sfdres__h624935[21] ?
											      6'd26 :
											      (sfdres__h624935[20] ?
												 6'd27 :
												 (sfdres__h624935[19] ?
												    6'd28 :
												    (sfdres__h624935[18] ?
												       6'd29 :
												       (sfdres__h624935[17] ?
													  6'd30 :
													  (sfdres__h624935[16] ?
													     6'd31 :
													     (sfdres__h624935[15] ?
														6'd32 :
														(sfdres__h624935[14] ?
														   6'd33 :
														   (sfdres__h624935[13] ?
														      6'd34 :
														      (sfdres__h624935[12] ?
															 6'd35 :
															 (sfdres__h624935[11] ?
															    6'd36 :
															    (sfdres__h624935[10] ?
															       6'd37 :
															       (sfdres__h624935[9] ?
																  6'd38 :
																  (sfdres__h624935[8] ?
																     6'd39 :
																     (sfdres__h624935[7] ?
																	6'd40 :
																	(sfdres__h624935[6] ?
																	   6'd41 :
																	   (sfdres__h624935[5] ?
																	      6'd42 :
																	      (sfdres__h624935[4] ?
																		 6'd43 :
																		 (sfdres__h624935[3] ?
																		    6'd44 :
																		    (sfdres__h624935[2] ?
																		       6'd45 :
																		       (sfdres__h624935[1] ?
																			  6'd46 :
																			  (sfdres__h624935[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12355 =
	     (sfdres__h624935[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h633374, sfdin__h633368[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214 =
	     (din_exp__h149021 == 8'd0) ?
	       9'd386 :
	       { din_exp49021_MINUS_127__q29[7],
		 din_exp49021_MINUS_127__q29 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1411 =
	     (sfdres__h140704[47] ?
		6'd0 :
		(sfdres__h140704[46] ?
		   6'd1 :
		   (sfdres__h140704[45] ?
		      6'd2 :
		      (sfdres__h140704[44] ?
			 6'd3 :
			 (sfdres__h140704[43] ?
			    6'd4 :
			    (sfdres__h140704[42] ?
			       6'd5 :
			       (sfdres__h140704[41] ?
				  6'd6 :
				  (sfdres__h140704[40] ?
				     6'd7 :
				     (sfdres__h140704[39] ?
					6'd8 :
					(sfdres__h140704[38] ?
					   6'd9 :
					   (sfdres__h140704[37] ?
					      6'd10 :
					      (sfdres__h140704[36] ?
						 6'd11 :
						 (sfdres__h140704[35] ?
						    6'd12 :
						    (sfdres__h140704[34] ?
						       6'd13 :
						       (sfdres__h140704[33] ?
							  6'd14 :
							  (sfdres__h140704[32] ?
							     6'd15 :
							     (sfdres__h140704[31] ?
								6'd16 :
								(sfdres__h140704[30] ?
								   6'd17 :
								   (sfdres__h140704[29] ?
								      6'd18 :
								      (sfdres__h140704[28] ?
									 6'd19 :
									 (sfdres__h140704[27] ?
									    6'd20 :
									    (sfdres__h140704[26] ?
									       6'd21 :
									       (sfdres__h140704[25] ?
										  6'd22 :
										  (sfdres__h140704[24] ?
										     6'd23 :
										     (sfdres__h140704[23] ?
											6'd24 :
											(sfdres__h140704[22] ?
											   6'd25 :
											   (sfdres__h140704[21] ?
											      6'd26 :
											      (sfdres__h140704[20] ?
												 6'd27 :
												 (sfdres__h140704[19] ?
												    6'd28 :
												    (sfdres__h140704[18] ?
												       6'd29 :
												       (sfdres__h140704[17] ?
													  6'd30 :
													  (sfdres__h140704[16] ?
													     6'd31 :
													     (sfdres__h140704[15] ?
														6'd32 :
														(sfdres__h140704[14] ?
														   6'd33 :
														   (sfdres__h140704[13] ?
														      6'd34 :
														      (sfdres__h140704[12] ?
															 6'd35 :
															 (sfdres__h140704[11] ?
															    6'd36 :
															    (sfdres__h140704[10] ?
															       6'd37 :
															       (sfdres__h140704[9] ?
																  6'd38 :
																  (sfdres__h140704[8] ?
																     6'd39 :
																     (sfdres__h140704[7] ?
																	6'd40 :
																	(sfdres__h140704[6] ?
																	   6'd41 :
																	   (sfdres__h140704[5] ?
																	      6'd42 :
																	      (sfdres__h140704[4] ?
																		 6'd43 :
																		 (sfdres__h140704[3] ?
																		    6'd44 :
																		    (sfdres__h140704[2] ?
																		       6'd45 :
																		       (sfdres__h140704[1] ?
																			  6'd46 :
																			  (sfdres__h140704[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1413 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1461 =
	     (sfdres__h140704[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h149103, sfdin__h149097[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547 =
	     (din_exp__h123697 == 8'd0) ?
	       9'd386 :
	       { din_exp23697_MINUS_127__q33[7],
		 din_exp23697_MINUS_127__q33 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1744 =
	     (sfdres__h115380[47] ?
		6'd0 :
		(sfdres__h115380[46] ?
		   6'd1 :
		   (sfdres__h115380[45] ?
		      6'd2 :
		      (sfdres__h115380[44] ?
			 6'd3 :
			 (sfdres__h115380[43] ?
			    6'd4 :
			    (sfdres__h115380[42] ?
			       6'd5 :
			       (sfdres__h115380[41] ?
				  6'd6 :
				  (sfdres__h115380[40] ?
				     6'd7 :
				     (sfdres__h115380[39] ?
					6'd8 :
					(sfdres__h115380[38] ?
					   6'd9 :
					   (sfdres__h115380[37] ?
					      6'd10 :
					      (sfdres__h115380[36] ?
						 6'd11 :
						 (sfdres__h115380[35] ?
						    6'd12 :
						    (sfdres__h115380[34] ?
						       6'd13 :
						       (sfdres__h115380[33] ?
							  6'd14 :
							  (sfdres__h115380[32] ?
							     6'd15 :
							     (sfdres__h115380[31] ?
								6'd16 :
								(sfdres__h115380[30] ?
								   6'd17 :
								   (sfdres__h115380[29] ?
								      6'd18 :
								      (sfdres__h115380[28] ?
									 6'd19 :
									 (sfdres__h115380[27] ?
									    6'd20 :
									    (sfdres__h115380[26] ?
									       6'd21 :
									       (sfdres__h115380[25] ?
										  6'd22 :
										  (sfdres__h115380[24] ?
										     6'd23 :
										     (sfdres__h115380[23] ?
											6'd24 :
											(sfdres__h115380[22] ?
											   6'd25 :
											   (sfdres__h115380[21] ?
											      6'd26 :
											      (sfdres__h115380[20] ?
												 6'd27 :
												 (sfdres__h115380[19] ?
												    6'd28 :
												    (sfdres__h115380[18] ?
												       6'd29 :
												       (sfdres__h115380[17] ?
													  6'd30 :
													  (sfdres__h115380[16] ?
													     6'd31 :
													     (sfdres__h115380[15] ?
														6'd32 :
														(sfdres__h115380[14] ?
														   6'd33 :
														   (sfdres__h115380[13] ?
														      6'd34 :
														      (sfdres__h115380[12] ?
															 6'd35 :
															 (sfdres__h115380[11] ?
															    6'd36 :
															    (sfdres__h115380[10] ?
															       6'd37 :
															       (sfdres__h115380[9] ?
																  6'd38 :
																  (sfdres__h115380[8] ?
																     6'd39 :
																     (sfdres__h115380[7] ?
																	6'd40 :
																	(sfdres__h115380[6] ?
																	   6'd41 :
																	   (sfdres__h115380[5] ?
																	      6'd42 :
																	      (sfdres__h115380[4] ?
																		 6'd43 :
																		 (sfdres__h115380[3] ?
																		    6'd44 :
																		    (sfdres__h115380[2] ?
																		       6'd45 :
																		       (sfdres__h115380[1] ?
																			  6'd46 :
																			  (sfdres__h115380[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1746 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1794 =
	     (sfdres__h115380[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h123779, sfdin__h123773[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205 =
	     (din_exp__h172855 == 8'd0) ?
	       9'd386 :
	       { din_exp72855_MINUS_127__q43[7],
		 din_exp72855_MINUS_127__q43 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2402 =
	     (sfdres__h164538[47] ?
		6'd0 :
		(sfdres__h164538[46] ?
		   6'd1 :
		   (sfdres__h164538[45] ?
		      6'd2 :
		      (sfdres__h164538[44] ?
			 6'd3 :
			 (sfdres__h164538[43] ?
			    6'd4 :
			    (sfdres__h164538[42] ?
			       6'd5 :
			       (sfdres__h164538[41] ?
				  6'd6 :
				  (sfdres__h164538[40] ?
				     6'd7 :
				     (sfdres__h164538[39] ?
					6'd8 :
					(sfdres__h164538[38] ?
					   6'd9 :
					   (sfdres__h164538[37] ?
					      6'd10 :
					      (sfdres__h164538[36] ?
						 6'd11 :
						 (sfdres__h164538[35] ?
						    6'd12 :
						    (sfdres__h164538[34] ?
						       6'd13 :
						       (sfdres__h164538[33] ?
							  6'd14 :
							  (sfdres__h164538[32] ?
							     6'd15 :
							     (sfdres__h164538[31] ?
								6'd16 :
								(sfdres__h164538[30] ?
								   6'd17 :
								   (sfdres__h164538[29] ?
								      6'd18 :
								      (sfdres__h164538[28] ?
									 6'd19 :
									 (sfdres__h164538[27] ?
									    6'd20 :
									    (sfdres__h164538[26] ?
									       6'd21 :
									       (sfdres__h164538[25] ?
										  6'd22 :
										  (sfdres__h164538[24] ?
										     6'd23 :
										     (sfdres__h164538[23] ?
											6'd24 :
											(sfdres__h164538[22] ?
											   6'd25 :
											   (sfdres__h164538[21] ?
											      6'd26 :
											      (sfdres__h164538[20] ?
												 6'd27 :
												 (sfdres__h164538[19] ?
												    6'd28 :
												    (sfdres__h164538[18] ?
												       6'd29 :
												       (sfdres__h164538[17] ?
													  6'd30 :
													  (sfdres__h164538[16] ?
													     6'd31 :
													     (sfdres__h164538[15] ?
														6'd32 :
														(sfdres__h164538[14] ?
														   6'd33 :
														   (sfdres__h164538[13] ?
														      6'd34 :
														      (sfdres__h164538[12] ?
															 6'd35 :
															 (sfdres__h164538[11] ?
															    6'd36 :
															    (sfdres__h164538[10] ?
															       6'd37 :
															       (sfdres__h164538[9] ?
																  6'd38 :
																  (sfdres__h164538[8] ?
																     6'd39 :
																     (sfdres__h164538[7] ?
																	6'd40 :
																	(sfdres__h164538[6] ?
																	   6'd41 :
																	   (sfdres__h164538[5] ?
																	      6'd42 :
																	      (sfdres__h164538[4] ?
																		 6'd43 :
																		 (sfdres__h164538[3] ?
																		    6'd44 :
																		    (sfdres__h164538[2] ?
																		       6'd45 :
																		       (sfdres__h164538[1] ?
																			  6'd46 :
																			  (sfdres__h164538[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2404 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3189 =
	     (sfdres__h164538[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h172937, sfdin__h172931[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315 =
	     (din_exp__h214487 == 8'd0) ?
	       9'd386 :
	       { din_exp14487_MINUS_127__q62[7],
		 din_exp14487_MINUS_127__q62 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3512 =
	     (sfdres__h206170[47] ?
		6'd0 :
		(sfdres__h206170[46] ?
		   6'd1 :
		   (sfdres__h206170[45] ?
		      6'd2 :
		      (sfdres__h206170[44] ?
			 6'd3 :
			 (sfdres__h206170[43] ?
			    6'd4 :
			    (sfdres__h206170[42] ?
			       6'd5 :
			       (sfdres__h206170[41] ?
				  6'd6 :
				  (sfdres__h206170[40] ?
				     6'd7 :
				     (sfdres__h206170[39] ?
					6'd8 :
					(sfdres__h206170[38] ?
					   6'd9 :
					   (sfdres__h206170[37] ?
					      6'd10 :
					      (sfdres__h206170[36] ?
						 6'd11 :
						 (sfdres__h206170[35] ?
						    6'd12 :
						    (sfdres__h206170[34] ?
						       6'd13 :
						       (sfdres__h206170[33] ?
							  6'd14 :
							  (sfdres__h206170[32] ?
							     6'd15 :
							     (sfdres__h206170[31] ?
								6'd16 :
								(sfdres__h206170[30] ?
								   6'd17 :
								   (sfdres__h206170[29] ?
								      6'd18 :
								      (sfdres__h206170[28] ?
									 6'd19 :
									 (sfdres__h206170[27] ?
									    6'd20 :
									    (sfdres__h206170[26] ?
									       6'd21 :
									       (sfdres__h206170[25] ?
										  6'd22 :
										  (sfdres__h206170[24] ?
										     6'd23 :
										     (sfdres__h206170[23] ?
											6'd24 :
											(sfdres__h206170[22] ?
											   6'd25 :
											   (sfdres__h206170[21] ?
											      6'd26 :
											      (sfdres__h206170[20] ?
												 6'd27 :
												 (sfdres__h206170[19] ?
												    6'd28 :
												    (sfdres__h206170[18] ?
												       6'd29 :
												       (sfdres__h206170[17] ?
													  6'd30 :
													  (sfdres__h206170[16] ?
													     6'd31 :
													     (sfdres__h206170[15] ?
														6'd32 :
														(sfdres__h206170[14] ?
														   6'd33 :
														   (sfdres__h206170[13] ?
														      6'd34 :
														      (sfdres__h206170[12] ?
															 6'd35 :
															 (sfdres__h206170[11] ?
															    6'd36 :
															    (sfdres__h206170[10] ?
															       6'd37 :
															       (sfdres__h206170[9] ?
																  6'd38 :
																  (sfdres__h206170[8] ?
																     6'd39 :
																     (sfdres__h206170[7] ?
																	6'd40 :
																	(sfdres__h206170[6] ?
																	   6'd41 :
																	   (sfdres__h206170[5] ?
																	      6'd42 :
																	      (sfdres__h206170[4] ?
																		 6'd43 :
																		 (sfdres__h206170[3] ?
																		    6'd44 :
																		    (sfdres__h206170[2] ?
																		       6'd45 :
																		       (sfdres__h206170[1] ?
																			  6'd46 :
																			  (sfdres__h206170[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3514 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4705 =
	     (sfdres__h206170[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h214569, sfdin__h214563[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847 =
	     (din_exp__h273856 == 8'd0) ?
	       9'd386 :
	       { din_exp73856_MINUS_127__q87[7],
		 din_exp73856_MINUS_127__q87 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5044 =
	     (sfdres__h265539[47] ?
		6'd0 :
		(sfdres__h265539[46] ?
		   6'd1 :
		   (sfdres__h265539[45] ?
		      6'd2 :
		      (sfdres__h265539[44] ?
			 6'd3 :
			 (sfdres__h265539[43] ?
			    6'd4 :
			    (sfdres__h265539[42] ?
			       6'd5 :
			       (sfdres__h265539[41] ?
				  6'd6 :
				  (sfdres__h265539[40] ?
				     6'd7 :
				     (sfdres__h265539[39] ?
					6'd8 :
					(sfdres__h265539[38] ?
					   6'd9 :
					   (sfdres__h265539[37] ?
					      6'd10 :
					      (sfdres__h265539[36] ?
						 6'd11 :
						 (sfdres__h265539[35] ?
						    6'd12 :
						    (sfdres__h265539[34] ?
						       6'd13 :
						       (sfdres__h265539[33] ?
							  6'd14 :
							  (sfdres__h265539[32] ?
							     6'd15 :
							     (sfdres__h265539[31] ?
								6'd16 :
								(sfdres__h265539[30] ?
								   6'd17 :
								   (sfdres__h265539[29] ?
								      6'd18 :
								      (sfdres__h265539[28] ?
									 6'd19 :
									 (sfdres__h265539[27] ?
									    6'd20 :
									    (sfdres__h265539[26] ?
									       6'd21 :
									       (sfdres__h265539[25] ?
										  6'd22 :
										  (sfdres__h265539[24] ?
										     6'd23 :
										     (sfdres__h265539[23] ?
											6'd24 :
											(sfdres__h265539[22] ?
											   6'd25 :
											   (sfdres__h265539[21] ?
											      6'd26 :
											      (sfdres__h265539[20] ?
												 6'd27 :
												 (sfdres__h265539[19] ?
												    6'd28 :
												    (sfdres__h265539[18] ?
												       6'd29 :
												       (sfdres__h265539[17] ?
													  6'd30 :
													  (sfdres__h265539[16] ?
													     6'd31 :
													     (sfdres__h265539[15] ?
														6'd32 :
														(sfdres__h265539[14] ?
														   6'd33 :
														   (sfdres__h265539[13] ?
														      6'd34 :
														      (sfdres__h265539[12] ?
															 6'd35 :
															 (sfdres__h265539[11] ?
															    6'd36 :
															    (sfdres__h265539[10] ?
															       6'd37 :
															       (sfdres__h265539[9] ?
																  6'd38 :
																  (sfdres__h265539[8] ?
																     6'd39 :
																     (sfdres__h265539[7] ?
																	6'd40 :
																	(sfdres__h265539[6] ?
																	   6'd41 :
																	   (sfdres__h265539[5] ?
																	      6'd42 :
																	      (sfdres__h265539[4] ?
																		 6'd43 :
																		 (sfdres__h265539[3] ?
																		    6'd44 :
																		    (sfdres__h265539[2] ?
																		       6'd45 :
																		       (sfdres__h265539[1] ?
																			  6'd46 :
																			  (sfdres__h265539[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5046 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6634 =
	     (sfdres__h265539[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h273938, sfdin__h273932[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792 =
	     (din_exp__h353431 == 8'd0) ?
	       9'd386 :
	       { din_exp53431_MINUS_127__q118[7],
		 din_exp53431_MINUS_127__q118 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6989 =
	     (sfdres__h345114[47] ?
		6'd0 :
		(sfdres__h345114[46] ?
		   6'd1 :
		   (sfdres__h345114[45] ?
		      6'd2 :
		      (sfdres__h345114[44] ?
			 6'd3 :
			 (sfdres__h345114[43] ?
			    6'd4 :
			    (sfdres__h345114[42] ?
			       6'd5 :
			       (sfdres__h345114[41] ?
				  6'd6 :
				  (sfdres__h345114[40] ?
				     6'd7 :
				     (sfdres__h345114[39] ?
					6'd8 :
					(sfdres__h345114[38] ?
					   6'd9 :
					   (sfdres__h345114[37] ?
					      6'd10 :
					      (sfdres__h345114[36] ?
						 6'd11 :
						 (sfdres__h345114[35] ?
						    6'd12 :
						    (sfdres__h345114[34] ?
						       6'd13 :
						       (sfdres__h345114[33] ?
							  6'd14 :
							  (sfdres__h345114[32] ?
							     6'd15 :
							     (sfdres__h345114[31] ?
								6'd16 :
								(sfdres__h345114[30] ?
								   6'd17 :
								   (sfdres__h345114[29] ?
								      6'd18 :
								      (sfdres__h345114[28] ?
									 6'd19 :
									 (sfdres__h345114[27] ?
									    6'd20 :
									    (sfdres__h345114[26] ?
									       6'd21 :
									       (sfdres__h345114[25] ?
										  6'd22 :
										  (sfdres__h345114[24] ?
										     6'd23 :
										     (sfdres__h345114[23] ?
											6'd24 :
											(sfdres__h345114[22] ?
											   6'd25 :
											   (sfdres__h345114[21] ?
											      6'd26 :
											      (sfdres__h345114[20] ?
												 6'd27 :
												 (sfdres__h345114[19] ?
												    6'd28 :
												    (sfdres__h345114[18] ?
												       6'd29 :
												       (sfdres__h345114[17] ?
													  6'd30 :
													  (sfdres__h345114[16] ?
													     6'd31 :
													     (sfdres__h345114[15] ?
														6'd32 :
														(sfdres__h345114[14] ?
														   6'd33 :
														   (sfdres__h345114[13] ?
														      6'd34 :
														      (sfdres__h345114[12] ?
															 6'd35 :
															 (sfdres__h345114[11] ?
															    6'd36 :
															    (sfdres__h345114[10] ?
															       6'd37 :
															       (sfdres__h345114[9] ?
																  6'd38 :
																  (sfdres__h345114[8] ?
																     6'd39 :
																     (sfdres__h345114[7] ?
																	6'd40 :
																	(sfdres__h345114[6] ?
																	   6'd41 :
																	   (sfdres__h345114[5] ?
																	      6'd42 :
																	      (sfdres__h345114[4] ?
																		 6'd43 :
																		 (sfdres__h345114[3] ?
																		    6'd44 :
																		    (sfdres__h345114[2] ?
																		       6'd45 :
																		       (sfdres__h345114[1] ?
																			  6'd46 :
																			  (sfdres__h345114[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6991 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9011 =
	     (sfdres__h345114[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h353513, sfdin__h353507[47:25] } ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8538 =
	     (x__h419518 == 8'd0) ?
	       10'd898 :
	       { {2{x19518_MINUS_127__q147[7]}}, x19518_MINUS_127__q147 } ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8925 =
	     (x__h419518 == 8'd255 && x__h417324 != 23'd0 &&
	      !x__h417324[22]) ?
	       sfd__h426416 :
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8924 ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8982 =
	     (x__h419518 == 8'd255 && x__h417324[22]) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690 :
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8981 ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8984 =
	     (x__h419518 == 8'd255 && x__h417324 != 23'd0 &&
	      !x__h417324[22]) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690 :
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22]) ?
		  ifc_main_exp_s2_tsum_4[31] :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8982) ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d9086 =
	     (x__h419518 == 8'd255 && x__h417324[22]) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9082 :
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d9085 ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d9088 =
	     (x__h419518 == 8'd255 && x__h417324 != 23'd0 &&
	      !x__h417324[22]) ?
	       { IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690,
		 x__h419518,
		 sfd__h426416 } :
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22]) ?
		  ifc_main_exp_s2_tsum_4 :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d9086) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6230 =
	     (x__h264269 == 8'd0) ?
	       10'd898 :
	       { {2{x64269_MINUS_127__q110[7]}}, x64269_MINUS_127__q110 } ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6586 =
	     (x__h264269 == 8'd255 && x__h321940 != 23'd0 &&
	      !x__h321940[22]) ?
	       sfd__h327634 :
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6585 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6612 =
	     (x__h264269 == 8'd255 && x__h321940[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350 :
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6611 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6614 =
	     (x__h264269 == 8'd255 && x__h321940 != 23'd0 &&
	      !x__h321940[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350 :
	       ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_3[22]) ?
		  ifc_main_exp_s2_tsum_3[31] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6612) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6692 =
	     (x__h264269 == 8'd255 && x__h321940[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6688 :
	       IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6691 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6694 =
	     (x__h264269 == 8'd255 && x__h321940 != 23'd0 &&
	      !x__h321940[22]) ?
	       { x__h264269, sfd__h327634 } :
	       ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_3[22]) ?
		  ifc_main_exp_s2_tsum_3[30:0] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6692) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8168 =
	     (x__h407148 == 8'd0) ?
	       10'd898 :
	       { {2{x07148_MINUS_127__q141[7]}}, x07148_MINUS_127__q141 } ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8169 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8168 +
	     10'd1017 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8170 =
	     (IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8169 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8172 =
	     (IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8169 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8180 =
	     (x__h407148 == 8'd0 && x__h400317 == 23'd0 ||
	      IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8170) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8181 =
	     (x__h407148 == 8'd255 && x__h400317 == 23'd0) ?
	       8'd255 :
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8180 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8488 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0 &&
	      !x__h400317[22]) ?
	       sfd__h408085 :
	       ((x__h407148 == 8'd255 && x__h400317[22]) ?
		  x__h400317 :
		  23'd0) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8511 =
	     x__h419518 == 8'd255 && x__h417324 != 23'd0 && !x__h417324[22] ||
	     ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_4[22] ||
	     x__h419518 == 8'd255 && x__h417324[22] ||
	     ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_4[22:0] == 23'd0 ||
	     x__h419518 == 8'd255 && x__h417324 == 23'd0 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8644 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8624 :
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8643 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0 &&
	      !x__h400317[22] ||
	      x__h407148 == 8'd255 && x__h400317[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8175) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8644 :
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8689 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8692 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690 ==
	     ifc_main_exp_s2_tsum_4[31] ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9068 =
	     (x__h407148 == 8'd255 && x__h400317[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9066 :
	       { IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8181,
		 23'd0 } ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9069 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0 &&
	      !x__h400317[22]) ?
	       { x__h407148, sfd__h408085 } :
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9068 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9082 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0 &&
	      !x__h400317[22] ||
	      x__h407148 == 8'd255 && x__h400317[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8175) ?
	       { IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8644,
		 IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9069 } :
	       { IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8689,
		 IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9080 } ;
  assign IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11400 =
	     (_theResult_____1_fst_exp__h593956 == 8'd255 ||
	      guard__h589132 == 2'b0 ||
	      guard__h589132 == 2'b01) ?
	       IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11374 :
	       IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11399 ;
  assign IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 =
	     (exp__h566116 == 8'd0) ? 9'd386 : { b__h573737[7], b__h573737 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 =
	     (exp__h554785 == 8'd0) ? 9'd386 : { b__h562410[7], b__h562410 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4335 =
	     (x__h204957 == 8'd0) ?
	       10'd898 :
	       { {2{x04957_MINUS_127__q79[7]}}, x04957_MINUS_127__q79 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4658 =
	     (x__h204957 == 8'd255 && x__h246972 != 23'd0 &&
	      !x__h246972[22]) ?
	       sfd__h250841 :
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4657 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4684 =
	     (x__h204957 == 8'd255 && x__h246972[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422 :
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4683 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4686 =
	     (x__h204957 == 8'd255 && x__h246972 != 23'd0 &&
	      !x__h246972[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422 :
	       ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_2[22]) ?
		  ifc_main_exp_s2_tsum_2[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4684) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4748 =
	     (x__h204957 == 8'd255 && x__h246972[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4744 :
	       IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4747 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4750 =
	     (x__h204957 == 8'd255 && x__h246972 != 23'd0 &&
	      !x__h246972[22]) ?
	       { x__h204957, sfd__h250841 } :
	       ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_2[22]) ?
		  ifc_main_exp_s2_tsum_2[30:0] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4748) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5860 =
	     (x__h264325 == 8'd0) ?
	       10'd898 :
	       { {2{x64325_MINUS_127__q104[7]}}, x64325_MINUS_127__q104 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5861 =
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5860 +
	     10'd1019 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5862 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5861 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5864 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5861 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5872 =
	     (x__h264325 == 8'd0 && x__h305143 == 23'd0 ||
	      IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5862) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5873 =
	     (x__h264325 == 8'd255 && x__h305143 == 23'd0) ?
	       8'd255 :
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5872 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6180 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0 &&
	      !x__h305143[22]) ?
	       sfd__h312747 :
	       ((x__h264325 == 8'd255 && x__h305143[22]) ?
		  x__h305143 :
		  23'd0) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6203 =
	     x__h264269 == 8'd255 && x__h321940 != 23'd0 && !x__h321940[22] ||
	     ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_3[22] ||
	     x__h264269 == 8'd255 && x__h321940[22] ||
	     ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_3[22:0] == 23'd0 ||
	     x__h264269 == 8'd255 && x__h321940 == 23'd0 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6311 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6297 :
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6310 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0 &&
	      !x__h305143[22] ||
	      x__h264325 == 8'd255 && x__h305143[22] ||
	      IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5867) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6311 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6349 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6352 =
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350 ==
	     ifc_main_exp_s2_tsum_3[31] ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6676 =
	     (x__h264325 == 8'd255 && x__h305143[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6674 :
	       { IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5873,
		 23'd0 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6677 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0 &&
	      !x__h305143[22]) ?
	       { x__h264325, sfd__h312747 } :
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6676 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6688 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0 &&
	      !x__h305143[22] ||
	      x__h264325 == 8'd255 && x__h305143[22] ||
	      IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5867) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6677 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6687 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7808 =
	     ((x__h390112 == 8'd0) ?
		10'd898 :
		{ {2{x90112_MINUS_127__q135[7]}}, x90112_MINUS_127__q135 }) +
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7809 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7808 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7811 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7808 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7824 =
	     (x__h390112 == 8'd255 && x__h384718 == 23'd0 ||
	      ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h390112 == 8'd0 && x__h384718 == 23'd0 ||
		 ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
		 IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7809) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7826 =
	     (x__h390112 == 8'd255 && x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7821 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7824) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7828 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22]) ?
	       x__h390112 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7826) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8142 =
	     (x__h390112 == 8'd255 && x__h384718 == 23'd0 &&
	      ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      x__h390112 == 8'd0 && x__h384718 == 23'd0 &&
	      ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8144 =
	     (x__h390112 == 8'd255 && x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8138 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[22:0] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8142) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8146 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22]) ?
	       sfd__h391156 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  sfd__h345135 :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8144) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8175 =
	     x__h407148 == 8'd255 && x__h400317 == 23'd0 ||
	     x__h407148 == 8'd0 && x__h400317 == 23'd0 ||
	     !IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8170 ||
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8172 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8616 =
	     (x__h390112 == 8'd255 && x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8608 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8615 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8618 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8605 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8616) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8624 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8618 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8623 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8640 =
	     (x__h390112 == 8'd255 && x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8639 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8615 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8642 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8639 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8640) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8643 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8642 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8623 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8682 =
	     (x__h390112 == 8'd255 && x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8681 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8615 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8684 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8679 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8682) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8686 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8684 :
	       ((_theResult___snd_fst_exp__h399613 == 8'd255 ||
		 guard__h391454 == 2'b0 ||
		 guard__h391454 == 2'b01 ||
		 guard__h391454 == 2'b10) ?
		  NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613 :
		  guard__h391454 == 2'b11 &&
		  NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9053 =
	     (x__h390112 == 8'd255 && x__h384718[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9050 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:0] :
		  { IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7824,
		    IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8142 }) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9055 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22]) ?
	       { x__h390112, sfd__h391156 } :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  { ifc_main_exp_s2_txv_4[30:23], sfd__h345135 } :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9053) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9066 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d9055 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9065 ;
  assign IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196 =
	     (_theResult___fst_exp__h593910 == 8'd0) ?
	       9'd386 :
	       { theResult___fst_exp93910_MINUS_127__q176[7],
		 theResult___fst_exp93910_MINUS_127__q176 } ;
  assign IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11317 =
	     (sfdin__h589153[28] ?
		5'd0 :
		(sfdin__h589153[27] ?
		   5'd1 :
		   (sfdin__h589153[26] ?
		      5'd2 :
		      (sfdin__h589153[25] ?
			 5'd3 :
			 (sfdin__h589153[24] ?
			    5'd4 :
			    (sfdin__h589153[23] ?
			       5'd5 :
			       (sfdin__h589153[22] ?
				  5'd6 :
				  (sfdin__h589153[21] ?
				     5'd7 :
				     (sfdin__h589153[20] ?
					5'd8 :
					(sfdin__h589153[19] ?
					   5'd9 :
					   (sfdin__h589153[18] ?
					      5'd10 :
					      (sfdin__h589153[17] ?
						 5'd11 :
						 (sfdin__h589153[16] ?
						    5'd12 :
						    (sfdin__h589153[15] ?
						       5'd13 :
						       (sfdin__h589153[14] ?
							  5'd14 :
							  (sfdin__h589153[13] ?
							     5'd15 :
							     (sfdin__h589153[12] ?
								5'd16 :
								(sfdin__h589153[11] ?
								   5'd17 :
								   (sfdin__h589153[10] ?
								      5'd18 :
								      (sfdin__h589153[9] ?
									 5'd19 :
									 (sfdin__h589153[8] ?
									    5'd20 :
									    (sfdin__h589153[7] ?
									       5'd21 :
									       (sfdin__h589153[6] ?
										  5'd22 :
										  (sfdin__h589153[5] ?
										     5'd23 :
										     (sfdin__h589153[4] ?
											5'd24 :
											(sfdin__h589153[3] ?
											   5'd25 :
											   (sfdin__h589153[2] ?
											      5'd26 :
											      (sfdin__h589153[1] ?
												 5'd27 :
												 (sfdin__h589153[0] ?
												    5'd28 :
												    5'd29))))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11319 =
	     IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196 -
	     9'd386 ;
  assign IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11367 =
	     (sfdin__h589153[28] &&
	      IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h593950, sfdin__h593944[28:6] } ;
  assign IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11374 =
	     IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11184 ?
	       IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11367 :
	       IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11373 ;
  assign IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11402 =
	     ((_theResult___snd_fst_exp__h588066 == 8'd255) ?
		rsfd__h577327[28:27] != 2'b0 ||
		IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11113 :
		IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11113) ?
	       IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11176 :
	       { (_theResult_____1_fst_exp__h593956 == 8'd255 ||
		  guard__h589132 == 2'b0 ||
		  guard__h589132 == 2'b01 ||
		  guard__h589132 == 2'b10) ?
		   NOT_NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911__ETC___d11159 :
		   guard__h589132 == 2'b11 &&
		   NOT_NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911__ETC___d11159,
		 IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11400 } ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8849 =
	     (sfdin__h426442[27] ?
		5'd0 :
		(sfdin__h426442[26] ?
		   5'd1 :
		   (sfdin__h426442[25] ?
		      5'd2 :
		      (sfdin__h426442[24] ?
			 5'd3 :
			 (sfdin__h426442[23] ?
			    5'd4 :
			    (sfdin__h426442[22] ?
			       5'd5 :
			       (sfdin__h426442[21] ?
				  5'd6 :
				  (sfdin__h426442[20] ?
				     5'd7 :
				     (sfdin__h426442[19] ?
					5'd8 :
					(sfdin__h426442[18] ?
					   5'd9 :
					   (sfdin__h426442[17] ?
					      5'd10 :
					      (sfdin__h426442[16] ?
						 5'd11 :
						 (sfdin__h426442[15] ?
						    5'd12 :
						    (sfdin__h426442[14] ?
						       5'd13 :
						       (sfdin__h426442[13] ?
							  5'd14 :
							  (sfdin__h426442[12] ?
							     5'd15 :
							     (sfdin__h426442[11] ?
								5'd16 :
								(sfdin__h426442[10] ?
								   5'd17 :
								   (sfdin__h426442[9] ?
								      5'd18 :
								      (sfdin__h426442[8] ?
									 5'd19 :
									 (sfdin__h426442[7] ?
									    5'd20 :
									    (sfdin__h426442[6] ?
									       5'd21 :
									       (sfdin__h426442[5] ?
										  5'd22 :
										  (sfdin__h426442[4] ?
										     5'd23 :
										     (sfdin__h426442[3] ?
											5'd24 :
											(sfdin__h426442[2] ?
											   5'd25 :
											   (sfdin__h426442[1] ?
											      5'd26 :
											      (sfdin__h426442[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9091 =
	     (sfdin__h426442[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h433634, sfdin__h433628[27:5] } ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6509 =
	     (sfdin__h327660[27] ?
		5'd0 :
		(sfdin__h327660[26] ?
		   5'd1 :
		   (sfdin__h327660[25] ?
		      5'd2 :
		      (sfdin__h327660[24] ?
			 5'd3 :
			 (sfdin__h327660[23] ?
			    5'd4 :
			    (sfdin__h327660[22] ?
			       5'd5 :
			       (sfdin__h327660[21] ?
				  5'd6 :
				  (sfdin__h327660[20] ?
				     5'd7 :
				     (sfdin__h327660[19] ?
					5'd8 :
					(sfdin__h327660[18] ?
					   5'd9 :
					   (sfdin__h327660[17] ?
					      5'd10 :
					      (sfdin__h327660[16] ?
						 5'd11 :
						 (sfdin__h327660[15] ?
						    5'd12 :
						    (sfdin__h327660[14] ?
						       5'd13 :
						       (sfdin__h327660[13] ?
							  5'd14 :
							  (sfdin__h327660[12] ?
							     5'd15 :
							     (sfdin__h327660[11] ?
								5'd16 :
								(sfdin__h327660[10] ?
								   5'd17 :
								   (sfdin__h327660[9] ?
								      5'd18 :
								      (sfdin__h327660[8] ?
									 5'd19 :
									 (sfdin__h327660[7] ?
									    5'd20 :
									    (sfdin__h327660[6] ?
									       5'd21 :
									       (sfdin__h327660[5] ?
										  5'd22 :
										  (sfdin__h327660[4] ?
										     5'd23 :
										     (sfdin__h327660[3] ?
											5'd24 :
											(sfdin__h327660[2] ?
											   5'd25 :
											   (sfdin__h327660[1] ?
											      5'd26 :
											      (sfdin__h327660[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6697 =
	     (sfdin__h327660[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h333690, sfdin__h333684[27:5] } ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4581 =
	     (sfdin__h250867[27] ?
		5'd0 :
		(sfdin__h250867[26] ?
		   5'd1 :
		   (sfdin__h250867[25] ?
		      5'd2 :
		      (sfdin__h250867[24] ?
			 5'd3 :
			 (sfdin__h250867[23] ?
			    5'd4 :
			    (sfdin__h250867[22] ?
			       5'd5 :
			       (sfdin__h250867[21] ?
				  5'd6 :
				  (sfdin__h250867[20] ?
				     5'd7 :
				     (sfdin__h250867[19] ?
					5'd8 :
					(sfdin__h250867[18] ?
					   5'd9 :
					   (sfdin__h250867[17] ?
					      5'd10 :
					      (sfdin__h250867[16] ?
						 5'd11 :
						 (sfdin__h250867[15] ?
						    5'd12 :
						    (sfdin__h250867[14] ?
						       5'd13 :
						       (sfdin__h250867[13] ?
							  5'd14 :
							  (sfdin__h250867[12] ?
							     5'd15 :
							     (sfdin__h250867[11] ?
								5'd16 :
								(sfdin__h250867[10] ?
								   5'd17 :
								   (sfdin__h250867[9] ?
								      5'd18 :
								      (sfdin__h250867[8] ?
									 5'd19 :
									 (sfdin__h250867[7] ?
									    5'd20 :
									    (sfdin__h250867[6] ?
									       5'd21 :
									       (sfdin__h250867[5] ?
										  5'd22 :
										  (sfdin__h250867[4] ?
										     5'd23 :
										     (sfdin__h250867[3] ?
											5'd24 :
											(sfdin__h250867[2] ?
											   5'd25 :
											   (sfdin__h250867[1] ?
											      5'd26 :
											      (sfdin__h250867[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4753 =
	     (sfdin__h250867[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h256275, sfdin__h256269[27:5] } ;
  assign IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3065 =
	     (sfdin__h192811[27] ?
		5'd0 :
		(sfdin__h192811[26] ?
		   5'd1 :
		   (sfdin__h192811[25] ?
		      5'd2 :
		      (sfdin__h192811[24] ?
			 5'd3 :
			 (sfdin__h192811[23] ?
			    5'd4 :
			    (sfdin__h192811[22] ?
			       5'd5 :
			       (sfdin__h192811[21] ?
				  5'd6 :
				  (sfdin__h192811[20] ?
				     5'd7 :
				     (sfdin__h192811[19] ?
					5'd8 :
					(sfdin__h192811[18] ?
					   5'd9 :
					   (sfdin__h192811[17] ?
					      5'd10 :
					      (sfdin__h192811[16] ?
						 5'd11 :
						 (sfdin__h192811[15] ?
						    5'd12 :
						    (sfdin__h192811[14] ?
						       5'd13 :
						       (sfdin__h192811[13] ?
							  5'd14 :
							  (sfdin__h192811[12] ?
							     5'd15 :
							     (sfdin__h192811[11] ?
								5'd16 :
								(sfdin__h192811[10] ?
								   5'd17 :
								   (sfdin__h192811[9] ?
								      5'd18 :
								      (sfdin__h192811[8] ?
									 5'd19 :
									 (sfdin__h192811[7] ?
									    5'd20 :
									    (sfdin__h192811[6] ?
									       5'd21 :
									       (sfdin__h192811[5] ?
										  5'd22 :
										  (sfdin__h192811[4] ?
										     5'd23 :
										     (sfdin__h192811[3] ?
											5'd24 :
											(sfdin__h192811[2] ?
											   5'd25 :
											   (sfdin__h192811[1] ?
											      5'd26 :
											      (sfdin__h192811[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3221 =
	     (sfdin__h192811[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h197921, sfdin__h197915[27:5] } ;
  assign IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10619 =
	     opB__h566145 >> diff__h566152 ;
  assign IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10889 =
	     (t_exp__h576733 == 8'd255 && t_sfd__h576734 != 23'd0) ?
	       31'h7FC00000 :
	       ((t_exp__h576733 == 8'd0 && t_sfd__h576734 == 23'd0 &&
		 IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10866 &&
		 !ifc_main_add_s3_add_rg_stage_out_3[36]) ?
		  ((ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
		     { ifc_main_add_s3_add_rg_stage_out_3[35:28],
		       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10823 } :
		     IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10881) :
		  IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10887) ;
  assign IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10278 =
	     opB__h554814 >> diff__h554821 ;
  assign IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10553 =
	     (t_exp__h565437 == 8'd255 && t_sfd__h565438 != 23'd0) ?
	       31'h7FC00000 :
	       ((t_exp__h565437 == 8'd0 && t_sfd__h565438 == 23'd0 &&
		 IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10531 &&
		 ifc_main_exp_s2_result[31]) ?
		  ((ifc_main_exp_s2_result[30:23] == 8'd255) ?
		     { ifc_main_exp_s2_result[30:23],
		       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10482 } :
		     IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10545) :
		  IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10551) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d2864 =
	     (x__h163382 == 8'd0) ?
	       10'd898 :
	       { {2{x63382_MINUS_127__q54[7]}}, x63382_MINUS_127__q54 } ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3142 =
	     (x__h163382 == 8'd255 && x__h189952 != 23'd0 &&
	      !x__h189952[22]) ?
	       sfd__h192785 :
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3141 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3168 =
	     (x__h163382 == 8'd255 && x__h189952[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906 :
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3167 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3170 =
	     (x__h163382 == 8'd255 && x__h189952 != 23'd0 &&
	      !x__h189952[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906 :
	       ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_1[22]) ?
		  ifc_main_exp_s2_tsum_1[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3168) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3216 =
	     (x__h163382 == 8'd255 && x__h189952[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3212 :
	       IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3215 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3218 =
	     (x__h163382 == 8'd255 && x__h189952 != 23'd0 &&
	      !x__h189952[22]) ?
	       { x__h163382, sfd__h192785 } :
	       ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_1[22]) ?
		  ifc_main_exp_s2_tsum_1[30:0] :
		  IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3216) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3965 =
	     (x__h205013 == 8'd0) ?
	       10'd898 :
	       { {2{x05013_MINUS_127__q73[7]}}, x05013_MINUS_127__q73 } ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3966 =
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3965 +
	     10'd1021 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3967 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3966 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3969 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3966 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3977 =
	     (x__h205013 == 8'd0 && x__h230385 == 23'd0 ||
	      IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3967) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3978 =
	     (x__h205013 == 8'd255 && x__h230385 == 23'd0) ?
	       8'd255 :
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3977 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4285 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0 &&
	      !x__h230385[22]) ?
	       sfd__h237825 :
	       ((x__h205013 == 8'd255 && x__h230385[22]) ?
		  x__h230385 :
		  23'd0) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4308 =
	     x__h204957 == 8'd255 && x__h246972 != 23'd0 && !x__h246972[22] ||
	     ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_2[22] ||
	     x__h204957 == 8'd255 && x__h246972[22] ||
	     ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_2[22:0] == 23'd0 ||
	     x__h204957 == 8'd255 && x__h246972 == 23'd0 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4390 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4382 :
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4389 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0 &&
	      !x__h230385[22] ||
	      x__h205013 == 8'd255 && x__h230385[22] ||
	      IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3972) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4390 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4421 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4424 =
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422 ==
	     ifc_main_exp_s2_tsum_2[31] ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4732 =
	     (x__h205013 == 8'd255 && x__h230385[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4730 :
	       { IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3978,
		 23'd0 } ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4733 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0 &&
	      !x__h230385[22]) ?
	       { x__h205013, sfd__h237825 } :
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4732 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4744 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0 &&
	      !x__h230385[22] ||
	      x__h205013 == 8'd255 && x__h230385[22] ||
	      IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3972) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4733 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4743 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5500 =
	     ((x__h264382 == 8'd0) ?
		10'd898 :
		{ {2{x64382_MINUS_127__q98[7]}}, x64382_MINUS_127__q98 }) +
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4794 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5501 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5500 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5503 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5500 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5516 =
	     (x__h264382 == 8'd255 && x__h289754 == 23'd0 ||
	      ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h264382 == 8'd0 && x__h289754 == 23'd0 ||
		 ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
		 IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5501) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5518 =
	     (x__h264382 == 8'd255 && x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5513 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5516) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5520 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22]) ?
	       x__h264382 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5518) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5834 =
	     (x__h264382 == 8'd255 && x__h289754 == 23'd0 &&
	      ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	      x__h264382 == 8'd0 && x__h289754 == 23'd0 &&
	      ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5836 =
	     (x__h264382 == 8'd255 && x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5830 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[22:0] :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5834) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5838 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22]) ?
	       sfd__h296028 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  sfd__h265560 :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5836) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5867 =
	     x__h264325 == 8'd255 && x__h305143 == 23'd0 ||
	     x__h264325 == 8'd0 && x__h305143 == 23'd0 ||
	     !IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5862 ||
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5864 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6289 =
	     (x__h264382 == 8'd255 && x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6281 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6288 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6291 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6277 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6289) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6297 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6291 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6296 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6307 =
	     (x__h264382 == 8'd255 && x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6306 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6288 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6309 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6306 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6307) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6310 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6309 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6296 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6342 =
	     (x__h264382 == 8'd255 && x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6341 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6288 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6344 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6338 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6342) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6346 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6344 :
	       ((_theResult___snd_fst_exp__h304463 == 8'd255 ||
		 guard__h296326 == 2'b0 ||
		 guard__h296326 == 2'b01 ||
		 guard__h296326 == 2'b10) ?
		  NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286 :
		  guard__h296326 == 2'b11 &&
		  NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6661 =
	     (x__h264382 == 8'd255 && x__h289754[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6658 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:0] :
		  { IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5516,
		    IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5834 }) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6663 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22]) ?
	       { x__h264382, sfd__h296028 } :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  { ifc_main_exp_s2_txv_3[30:23], sfd__h265560 } :
		  IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6661) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6674 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6663 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6673 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7445 =
	     ((x__h374693 == 8'd0) ?
		10'd898 :
		{ {2{x74693_MINUS_127__q129[7]}}, x74693_MINUS_127__q129 }) +
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7446 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7445 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7448 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7445 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7461 =
	     (x__h374693 == 8'd255 && x__h369329 == 23'd0 ||
	      ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h374693 == 8'd0 && x__h369329 == 23'd0 ||
		 ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
		 IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7446) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7463 =
	     (x__h374693 == 8'd255 && x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7458 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7461) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7465 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       x__h374693 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7463) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7779 =
	     (x__h374693 == 8'd255 && x__h369329 == 23'd0 &&
	      ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      x__h374693 == 8'd0 && x__h369329 == 23'd0 &&
	      ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7781 =
	     (x__h374693 == 8'd255 && x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7775 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[22:0] :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7779) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7783 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       sfd__h375603 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  sfd__h345135 :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7781) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7813 =
	     x__h390112 == 8'd0 && x__h384718 == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     !IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7809 ||
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7811 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7816 =
	     x__h390112 == 8'd255 && x__h384718[22] ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22] ||
	     x__h390112 == 8'd255 && x__h384718 == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7813 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7821 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453) ?
	       ((x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
		 !x__h369329[22]) ?
		  x__h374693 :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7463) :
	       _theResult___fst_exp__h384630 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8137 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       sfd__h375603 :
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7781 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8138 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8137 :
	       _theResult___fst_sfd__h384631 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8597 =
	     (x__h374693 == 8'd255 && x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8589 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8599 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8585 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8597) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8605 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8599 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8604 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8607 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8589 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8608 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8607 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8604 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8634 =
	     (x__h374693 == 8'd255 && x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8633 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8636 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8633 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8634) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8639 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8636 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8638 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8675 =
	     (x__h374693 == 8'd255 && x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8674 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8677 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8671 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8675) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8679 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8677 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8678 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8680 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8674 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8681 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8680 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8678 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9038 =
	     (x__h374693 == 8'd255 && x__h369329[22]) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9035 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:0] :
		  { IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7461,
		    IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7779 }) ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9039 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22]) ?
	       { x__h374693, sfd__h375603 } :
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9038 ;
  assign IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9050 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d9039 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9049 ;
  assign IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11176 =
	     (_theResult___snd_fst_exp__h588066 == 8'd255) ?
	       ((rsfd__h577327[28:27] == 2'b0) ?
		  IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11173 :
		  { NOT_NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911__ETC___d11159,
		    31'h7F800000 }) :
	       IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11173 ;
  assign IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11184 =
	     (_theResult___snd_fst_exp__h588066 == 8'd255) ?
	       rsfd__h577327[28:27] == 2'b0 &&
	       NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11182 :
	       NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11182 ;
  assign IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11373 =
	     (_theResult___snd_fst_exp__h588066 == 8'd255) ?
	       ((rsfd__h577327[28:27] == 2'b0) ?
		  { _theResult___fst_exp__h593904,
		    _theResult___snd_fst_sfd__h588067 } :
		  31'h7F7FFFFF) :
	       { _theResult___snd_fst_exp__h588066,
		 _theResult___snd_fst_sfd__h588067 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8722 =
	     (diff__h343506 < 8'd28) ?
	       result__h429202 :
	       ((IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8709 ==
		 27'd0) ?
		  opB__h343502 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 =
	     (din_exp__h433537 == 8'd0) ?
	       9'd386 :
	       { din_exp33537_MINUS_127__q149[7],
		 din_exp33537_MINUS_127__q149 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8851 =
	     IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6382 =
	     (diff__h263993 < 8'd28) ?
	       result__h329270 :
	       ((IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6369 ==
		 27'd0) ?
		  opB__h263989 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 =
	     (din_exp__h333605 == 8'd0) ?
	       9'd386 :
	       { din_exp33605_MINUS_127__q112[7],
		 din_exp33605_MINUS_127__q112 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6511 =
	     IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4454 =
	     (diff__h204681 < 8'd28) ?
	       result__h251867 :
	       ((IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4441 ==
		 27'd0) ?
		  opB__h204677 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 =
	     (din_exp__h256202 == 8'd0) ?
	       9'd386 :
	       { din_exp56202_MINUS_127__q81[7],
		 din_exp56202_MINUS_127__q81 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4583 =
	     IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8476 =
	     (_theResult___snd_fst_exp__h416604 == 8'd0 &&
	      sfd__h416705[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h416604 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8689 =
	     (_theResult___snd_fst_exp__h416604 == 8'd255 ||
	      guard__h408377 == 2'b0 ||
	      guard__h408377 == 2'b01 ||
	      guard__h408377 == 2'b10) ?
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8687 :
	       guard__h408377 == 2'b11 &&
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8687 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9080 =
	     (_theResult___snd_fst_exp__h416604 == 8'd255 ||
	      guard__h408377 == 2'b0 ||
	      guard__h408377 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9072 :
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9079 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2938 =
	     (diff__h163106 < 8'd28) ?
	       result__h193525 :
	       ((IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2925 ==
		 27'd0) ?
		  opB__h163102 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 =
	     (din_exp__h197860 == 8'd0) ?
	       9'd386 :
	       { din_exp97860_MINUS_127__q56[7],
		 din_exp97860_MINUS_127__q56 } ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3067 =
	     IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6168 =
	     (_theResult___snd_fst_exp__h321244 == 8'd0 &&
	      sfd__h321345[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h321244 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6349 =
	     (_theResult___snd_fst_exp__h321244 == 8'd255 ||
	      guard__h313039 == 2'b0 ||
	      guard__h313039 == 2'b01 ||
	      guard__h313039 == 2'b10) ?
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6347 :
	       guard__h313039 == 2'b11 &&
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6346 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6687 =
	     (_theResult___snd_fst_exp__h321244 == 8'd255 ||
	      guard__h313039 == 2'b0 ||
	      guard__h313039 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6679 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6686 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8126 =
	     (_theResult___snd_fst_exp__h399613 == 8'd0 &&
	      sfd__h399714[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h399613 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8623 =
	     (_theResult___snd_fst_exp__h399613 == 8'd255 ||
	      guard__h391454 == 2'b0 ||
	      guard__h391454 == 2'b01 ||
	      guard__h391454 == 2'b10) ?
	       (x__h390112 != 8'd255 || x__h384718 == 23'd0 ||
		x__h384718[22]) &&
	       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7844 &&
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613 :
	       guard__h391454 == 2'b11 &&
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9065 =
	     (_theResult___snd_fst_exp__h399613 == 8'd255 ||
	      guard__h391454 == 2'b0 ||
	      guard__h391454 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d9057 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9064 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4273 =
	     (_theResult___snd_fst_exp__h246300 == 8'd0 &&
	      sfd__h246401[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h246300 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4421 =
	     (_theResult___snd_fst_exp__h246300 == 8'd255 ||
	      guard__h238117 == 2'b0 ||
	      guard__h238117 == 2'b01 ||
	      guard__h238117 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4419 :
	       guard__h238117 == 2'b11 &&
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4418 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4743 =
	     (_theResult___snd_fst_exp__h246300 == 8'd255 ||
	      guard__h238117 == 2'b0 ||
	      guard__h238117 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4735 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4742 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5818 =
	     (_theResult___snd_fst_exp__h304463 == 8'd0 &&
	      sfd__h304564[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h304463 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6296 =
	     (_theResult___snd_fst_exp__h304463 == 8'd255 ||
	      guard__h296326 == 2'b0 ||
	      guard__h296326 == 2'b01 ||
	      guard__h296326 == 2'b10) ?
	       (x__h264382 != 8'd255 || x__h289754 == 23'd0 ||
		x__h289754[22]) &&
	       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5536 &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286 :
	       guard__h296326 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6673 =
	     (_theResult___snd_fst_exp__h304463 == 8'd255 ||
	      guard__h296326 == 2'b0 ||
	      guard__h296326 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6665 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6672 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7763 =
	     (_theResult___snd_fst_exp__h384038 == 8'd0 &&
	      sfd__h384139[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h384038 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8604 =
	     (_theResult___snd_fst_exp__h384038 == 8'd255 ||
	      guard__h375901 == 2'b0 ||
	      guard__h375901 == 2'b01 ||
	      guard__h375901 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8602 :
	       guard__h375901 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8602 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8638 =
	     (_theResult___snd_fst_exp__h384038 == 8'd255 ||
	      guard__h375901 == 2'b0 ||
	      guard__h375901 == 2'b01 ||
	      guard__h375901 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8602 :
	       guard__h375901 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8678 =
	     (_theResult___snd_fst_exp__h384038 == 8'd255 ||
	      guard__h375901 == 2'b0 ||
	      guard__h375901 == 2'b01 ||
	      guard__h375901 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594 :
	       guard__h375901 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9049 =
	     (_theResult___snd_fst_exp__h384038 == 8'd255 ||
	      guard__h375901 == 2'b0 ||
	      guard__h375901 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d9041 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9048 ;
  assign IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10852 =
	     (x__h568473 == 8'd255 || guard__h566081 == 2'b0 ||
	      guard__h566081 == 2'b01 ||
	      guard__h566081 == 2'b10) ?
	       (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
		!ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	       (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
		ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0) &&
	       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10849 :
	       guard__h566081 == 2'b11 &&
	       (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
		!ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	       (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
		ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0) &&
	       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10849 ;
  assign IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10881 =
	     (x__h568473 == 8'd255 || guard__h566081 == 2'b0 ||
	      guard__h566081 == 2'b01) ?
	       IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_056_ETC___d10873 :
	       IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10880 ;
  assign IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12107 =
	     (_theResult___snd_fst_exp__h622086 == 8'd255 ||
	      guard__h613951 == 2'b0 ||
	      guard__h613951 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12083 :
	       IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12106 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10545 =
	     (x__h557144 == 8'd255 || guard__h554750 == 2'b0 ||
	      guard__h554750 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0_ETC___d10537 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10544 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1879 =
	     (diff__h154945 < 8'd28) ?
	       result__h156004 :
	       ((opB__h154941 == 28'd0) ? opB__h154941 : 28'd1) ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 =
	     (din_exp__h160338 == 8'd0) ?
	       9'd386 :
	       { din_exp60338_MINUS_127__q37[7],
		 din_exp60338_MINUS_127__q37 } ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d2008 =
	     IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 -
	     9'd386 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9452 =
	     (_theResult___snd_fst_exp__h452849 == 8'd255 ||
	      guard__h444326 == 2'b0 ||
	      guard__h444326 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9428 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9451 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2802 =
	     (_theResult___snd_fst_exp__h189304 == 8'd0 &&
	      sfd__h189405[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h189304 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2905 =
	     (_theResult___snd_fst_exp__h189304 == 8'd255 ||
	      guard__h181142 == 2'b0 ||
	      guard__h181142 == 2'b01 ||
	      guard__h181142 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2903 :
	       guard__h181142 == 2'b11 &&
	       ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161 &&
	       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2897 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3211 =
	     (_theResult___snd_fst_exp__h189304 == 8'd255 ||
	      guard__h181142 == 2'b0 ||
	      guard__h181142 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3203 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3210 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3924 =
	     (_theResult___snd_fst_exp__h229729 == 8'd0 &&
	      sfd__h229830[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h229729 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4381 =
	     (_theResult___snd_fst_exp__h229729 == 8'd255 ||
	      guard__h221614 == 2'b0 ||
	      guard__h221614 == 2'b01 ||
	      guard__h221614 == 2'b10) ?
	       (x__h205070 != 8'd255 || x__h215208 == 23'd0 ||
		x__h215208[22]) &&
	       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3642 &&
	       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d4371 :
	       guard__h221614 == 2'b11 &&
	       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d4371 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4729 =
	     (_theResult___snd_fst_exp__h229729 == 8'd255 ||
	      guard__h221614 == 2'b0 ||
	      guard__h221614 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4721 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4728 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5456 =
	     (_theResult___snd_fst_exp__h289098 == 8'd0 &&
	      sfd__h289199[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h289098 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6276 =
	     (_theResult___snd_fst_exp__h289098 == 8'd255 ||
	      guard__h280983 == 2'b0 ||
	      guard__h280983 == 2'b01 ||
	      guard__h280983 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6274 :
	       guard__h280983 == 2'b11 &&
	       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6274 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6305 =
	     (_theResult___snd_fst_exp__h289098 == 8'd255 ||
	      guard__h280983 == 2'b0 ||
	      guard__h280983 == 2'b01 ||
	      guard__h280983 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6274 :
	       guard__h280983 == 2'b11 &&
	       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d6266 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6337 =
	     (_theResult___snd_fst_exp__h289098 == 8'd255 ||
	      guard__h280983 == 2'b0 ||
	      guard__h280983 == 2'b01 ||
	      guard__h280983 == 2'b10) ?
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d6335 :
	       guard__h280983 == 2'b11 &&
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d6335 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6657 =
	     (_theResult___snd_fst_exp__h289098 == 8'd255 ||
	      guard__h280983 == 2'b0 ||
	      guard__h280983 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6649 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6656 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7401 =
	     (_theResult___snd_fst_exp__h368673 == 8'd0 &&
	      sfd__h368774[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h368673 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8584 =
	     (_theResult___snd_fst_exp__h368673 == 8'd255 ||
	      guard__h360558 == 2'b0 ||
	      guard__h360558 == 2'b01 ||
	      guard__h360558 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8582 :
	       guard__h360558 == 2'b11 &&
	       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8582 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8632 =
	     (_theResult___snd_fst_exp__h368673 == 8'd255 ||
	      guard__h360558 == 2'b0 ||
	      guard__h360558 == 2'b01 ||
	      guard__h360558 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8582 :
	       guard__h360558 == 2'b11 &&
	       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d8574 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8670 =
	     (_theResult___snd_fst_exp__h368673 == 8'd255 ||
	      guard__h360558 == 2'b0 ||
	      guard__h360558 == 2'b01 ||
	      guard__h360558 == 2'b10) ?
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d8668 :
	       guard__h360558 == 2'b11 &&
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d8668 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9034 =
	     (_theResult___snd_fst_exp__h368673 == 8'd255 ||
	      guard__h360558 == 2'b0 ||
	      guard__h360558 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9026 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9033 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d268 =
	     (_theResult___snd_fst_exp__h38307 == 8'd0 &&
	      sfd__h38408[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h38307 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d333 =
	     (_theResult___snd_fst_exp__h38307 == 8'd255 ||
	      guard__h33419 == 2'b0 ||
	      guard__h33419 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d325 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d332 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d505 =
	     (_theResult___snd_fst_exp__h18147 == 8'd0 &&
	      sfd__h18248[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h18147 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d542 =
	     (_theResult___snd_fst_exp__h18147 == 8'd255 ||
	      guard__h13262 == 2'b0 ||
	      guard__h13262 == 2'b01 ||
	      guard__h13262 == 2'b10) ?
	       (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
		!ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	       (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
		ifc_main_factor_s1_factor_res[22:0] != 23'd0) &&
	       NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d539 :
	       guard__h13262 == 2'b11 &&
	       (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
		!ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	       (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
		ifc_main_factor_s1_factor_res[22:0] != 23'd0) &&
	       NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d539 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d555 =
	     (_theResult___snd_fst_exp__h18147 == 8'd255 ||
	      guard__h13262 == 2'b0 ||
	      guard__h13262 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d547 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d554 ;
  assign IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10215 =
	     (_theResult___snd_fst_exp__h538674 == 8'd255 ||
	      guard__h530584 == 2'b0 ||
	      guard__h530584 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10191 :
	       IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10214 ;
  assign IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9893 =
	     (_theResult___snd_fst_exp__h525609 == 8'd255 ||
	      guard__h517519 == 2'b0 ||
	      guard__h517519 == 2'b01) ?
	       IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9869 :
	       IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9892 ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d212 =
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 -
	     9'd386 ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d83 =
	     (diff__h2212 < 8'd28) ?
	       result__h13763 :
	       ((IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d70 ==
		 27'd0) ?
		  opB__h2208 :
		  28'd1) ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 =
	     (din_exp__h18098 == 8'd0) ?
	       9'd386 :
	       { din_exp8098_MINUS_127__q8[7], din_exp8098_MINUS_127__q8 } ;
  assign IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d648 =
	     (diff__h64329 < 8'd28) ?
	       result__h75860 :
	       ((IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d635 ==
		 27'd0) ?
		  opB__h64325 :
		  28'd1) ;
  assign IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 =
	     (din_exp__h80195 == 8'd0) ?
	       9'd386 :
	       { din_exp0195_MINUS_127__q18[7], din_exp0195_MINUS_127__q18 } ;
  assign IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d777 =
	     IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 -
	     9'd386 ;
  assign IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11757 =
	     (_theResult___snd_fst_exp__h610731 == 8'd255 ||
	      guard__h602596 == 2'b0 ||
	      guard__h602596 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11733 :
	       IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11756 ;
  assign IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12381 =
	     (_theResult___snd_fst_exp__h633383 == 8'd255 ||
	      guard__h625248 == 2'b0 ||
	      guard__h625248 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12355 :
	       IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12380 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1485 =
	     (_theResult___snd_fst_exp__h149112 == 8'd255 ||
	      guard__h141023 == 2'b0 ||
	      guard__h141023 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1461 :
	       IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1484 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1818 =
	     (_theResult___snd_fst_exp__h123788 == 8'd255 ||
	      guard__h115699 == 2'b0 ||
	      guard__h115699 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1794 :
	       IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1817 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1069 =
	     (_theResult___snd_fst_exp__h80244 == 8'd0 &&
	      sfd__h80345[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h80244 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1119 =
	     (_theResult___snd_fst_exp__h80244 == 8'd255 ||
	      guard__h75365 == 2'b0 ||
	      guard__h75365 == 2'b01) ?
	       IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1111 :
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1118 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d833 =
	     (_theResult___snd_fst_exp__h100383 == 8'd0 &&
	      sfd__h100484[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h100383 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d897 =
	     (_theResult___snd_fst_exp__h100383 == 8'd255 ||
	      guard__h95504 == 2'b0 ||
	      guard__h95504 == 2'b01) ?
	       IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d889 :
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d896 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2064 =
	     (_theResult___snd_fst_exp__h160387 == 8'd0 &&
	      sfd__h160488[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h160387 ;
  assign IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2119 =
	     (_theResult___snd_fst_exp__h160387 == 8'd255 ||
	      guard__h155518 == 2'b0 ||
	      guard__h155518 == 2'b01) ?
	       IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2111 :
	       IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2118 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3123 =
	     (_theResult___snd_fst_exp__h197930 == 8'd0 &&
	      sfd__h198031[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h197930 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3229 =
	     (_theResult___snd_fst_exp__h197930 == 8'd255 ||
	      guard__h192798 == 2'b0 ||
	      guard__h192798 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3221 :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3228 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4639 =
	     (_theResult___snd_fst_exp__h256284 == 8'd0 &&
	      sfd__h256385[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h256284 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4761 =
	     (_theResult___snd_fst_exp__h256284 == 8'd255 ||
	      guard__h250854 == 2'b0 ||
	      guard__h250854 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4753 :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4760 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6567 =
	     (_theResult___snd_fst_exp__h333699 == 8'd0 &&
	      sfd__h333800[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h333699 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6705 =
	     (_theResult___snd_fst_exp__h333699 == 8'd255 ||
	      guard__h327647 == 2'b0 ||
	      guard__h327647 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6697 :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6704 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8907 =
	     (_theResult___snd_fst_exp__h433643 == 8'd0 &&
	      sfd__h433744[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h433643 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8990 =
	     (_theResult___snd_fst_exp__h433643 == 8'd255 ||
	      guard__h426429 == 2'b0 ||
	      guard__h426429 == 2'b01 ||
	      guard__h426429 == 2'b10) ?
	       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8988 :
	       guard__h426429 == 2'b11 &&
	       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8988 ;
  assign IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9099 =
	     (_theResult___snd_fst_exp__h433643 == 8'd255 ||
	      guard__h426429 == 2'b0 ||
	      guard__h426429 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9091 :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9098 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2460 =
	     (_theResult___snd_fst_exp__h172946 == 8'd0 &&
	      sfd__h173047[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h172946 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3197 =
	     (_theResult___snd_fst_exp__h172946 == 8'd255 ||
	      guard__h164857 == 2'b0 ||
	      guard__h164857 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3189 :
	       IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3196 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3570 =
	     (_theResult___snd_fst_exp__h214578 == 8'd0 &&
	      sfd__h214679[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h214578 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4713 =
	     (_theResult___snd_fst_exp__h214578 == 8'd255 ||
	      guard__h206489 == 2'b0 ||
	      guard__h206489 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4705 :
	       IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4712 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5102 =
	     (_theResult___snd_fst_exp__h273947 == 8'd0 &&
	      sfd__h274048[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h273947 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6642 =
	     (_theResult___snd_fst_exp__h273947 == 8'd255 ||
	      guard__h265858 == 2'b0 ||
	      guard__h265858 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6634 :
	       IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6641 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7047 =
	     (_theResult___snd_fst_exp__h353522 == 8'd0 &&
	      sfd__h353623[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h353522 ;
  assign IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9019 =
	     (_theResult___snd_fst_exp__h353522 == 8'd255 ||
	      guard__h345433 == 2'b0 ||
	      guard__h345433 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9011 :
	       IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9018 ;
  assign IF_IF_ifc_main_add_s3_add_rg_stage_out_3_0570__ETC___d10872 =
	     (_theResult____h568426[27] &&
	      IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { out_exp__h573819, sfdin__h573811[27:5] } ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd0) ?
	       10'd898 :
	       { {2{b__h568971[7]}}, b__h568971 } ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10823 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255 &&
	      ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0 &&
	      !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) ?
	       sfd__h568452 :
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10844 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
	       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10839 :
	       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10843 ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10849 =
	     (IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ^
	      10'h200) <
	     10'd513 ||
	     IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ==
	     10'd1 &&
	     y__h569076 < 28'd67108864 ||
	     ifc_main_add_s3_add_rg_stage_out_3[36] ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10866 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
	       ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255 ||
	       !_theResult____h568426[27] ||
	       IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 !=
	       9'd127 :
	       !NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10843 ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10887 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
	       ((ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255 &&
		 ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0 &&
		 !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) ?
		  { ifc_main_add_s3_add_rg_stage_out_3[35:28],
		    sfd__h568452 } :
		  ifc_main_add_s3_add_rg_stage_out_3[35:5]) :
	       IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10881 ;
  assign IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10894 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
	       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10839 :
	       NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10839 |
	       (_theResult___snd_exp__h574818 == 8'd255 &&
		_theResult___snd_sfd__h574819 == 23'd0) ;
  assign IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11777 =
	     (ifc_main_div_s5_y[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_div_s5_y_BITS_30_TO_23_MINUS_127__q183[7]}},
		 ifc_main_div_s5_y_BITS_30_TO_23_MINUS_127__q183 } ;
  assign IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11778 =
	     (IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11777 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11780 =
	     (IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11777 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12079 =
	     (ifc_main_div_s5_y[30:23] == 8'd255 &&
	      ifc_main_div_s5_y[22:0] != 23'd0 &&
	      !ifc_main_div_s5_y_BITS_22_TO_0__q6[22]) ?
	       { ifc_main_div_s5_y[30:23], sfd__h613659 } :
	       ((ifc_main_div_s5_y[30:23] == 8'd255 &&
		 ifc_main_div_s5_y_BITS_22_TO_0__q6[22]) ?
		  ifc_main_div_s5_y[30:0] :
		  { (ifc_main_div_s5_y[30:23] == 8'd255 &&
		     ifc_main_div_s5_y[22:0] == 23'd0) ?
		      8'd255 :
		      ((ifc_main_div_s5_y[30:23] == 8'd0 &&
			ifc_main_div_s5_y[22:0] == 23'd0 ||
			IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11778) ?
			 8'd0 :
			 8'd255),
		    23'd0 }) ;
  assign IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12108 =
	     (ifc_main_div_s5_y[30:23] == 8'd255 &&
	      ifc_main_div_s5_y[22:0] != 23'd0 &&
	      !ifc_main_div_s5_y_BITS_22_TO_0__q6[22] ||
	      ifc_main_div_s5_y[30:23] == 8'd255 &&
	      ifc_main_div_s5_y_BITS_22_TO_0__q6[22] ||
	      IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d11783) ?
	       IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12079 :
	       IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12107 ;
  assign IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12109 =
	     { IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d12065 ?
		 ifc_main_div_s5_y[31] :
		 guard__h613951 == 2'b11 && ifc_main_div_s5_y[31],
	       IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12108 } ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_31_0258__ETC___d10536 =
	     (_theResult____h557097[27] &&
	      IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { out_exp__h562492, sfdin__h562484[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 =
	     (ifc_main_exp_s2_result[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{b__h557642[7]}}, b__h557642 } ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10482 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255 &&
	      ifc_main_exp_s2_result[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) ?
	       sfd__h557123 :
	       ifc_main_exp_s2_result[22:0] ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10503 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10498 :
	       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10502 ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10518 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       ifc_main_exp_s2_result[31] :
	       ((x__h557144 == 8'd255 || guard__h554750 == 2'b0 ||
		 guard__h554750 == 2'b01 ||
		 guard__h554750 == 2'b10) ?
		  NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10515 :
		  guard__h554750 == 2'b11 &&
		  NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10515) ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10531 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       ifc_main_exp_s2_result[30:23] == 8'd255 ||
	       !_theResult____h557097[27] ||
	       IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 !=
	       9'd127 :
	       !NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10502 ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10551 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_result[30:23] == 8'd255 &&
		 ifc_main_exp_s2_result[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) ?
		  { ifc_main_exp_s2_result[30:23], sfd__h557123 } :
		  ifc_main_exp_s2_result[30:0]) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10545 ;
  assign IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10558 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10498 :
	       NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10498 |
	       (_theResult___snd_exp__h563491 == 8'd255 &&
		_theResult___snd_sfd__h563492 == 23'd0) ;
  assign IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1014 =
	     (sfdin__h75378[27] ?
		5'd0 :
		(sfdin__h75378[26] ?
		   5'd1 :
		   (sfdin__h75378[25] ?
		      5'd2 :
		      (sfdin__h75378[24] ?
			 5'd3 :
			 (sfdin__h75378[23] ?
			    5'd4 :
			    (sfdin__h75378[22] ?
			       5'd5 :
			       (sfdin__h75378[21] ?
				  5'd6 :
				  (sfdin__h75378[20] ?
				     5'd7 :
				     (sfdin__h75378[19] ?
					5'd8 :
					(sfdin__h75378[18] ?
					   5'd9 :
					   (sfdin__h75378[17] ?
					      5'd10 :
					      (sfdin__h75378[16] ?
						 5'd11 :
						 (sfdin__h75378[15] ?
						    5'd12 :
						    (sfdin__h75378[14] ?
						       5'd13 :
						       (sfdin__h75378[13] ?
							  5'd14 :
							  (sfdin__h75378[12] ?
							     5'd15 :
							     (sfdin__h75378[11] ?
								5'd16 :
								(sfdin__h75378[10] ?
								   5'd17 :
								   (sfdin__h75378[9] ?
								      5'd18 :
								      (sfdin__h75378[8] ?
									 5'd19 :
									 (sfdin__h75378[7] ?
									    5'd20 :
									    (sfdin__h75378[6] ?
									       5'd21 :
									       (sfdin__h75378[5] ?
										  5'd22 :
										  (sfdin__h75378[4] ?
										     5'd23 :
										     (sfdin__h75378[3] ?
											5'd24 :
											(sfdin__h75378[2] ?
											   5'd25 :
											   (sfdin__h75378[1] ?
											      5'd26 :
											      (sfdin__h75378[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1110 =
	     (sfdin__h75378[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h80235, sfdin__h80229[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d775 =
	     (sfdin__h95517[27] ?
		5'd0 :
		(sfdin__h95517[26] ?
		   5'd1 :
		   (sfdin__h95517[25] ?
		      5'd2 :
		      (sfdin__h95517[24] ?
			 5'd3 :
			 (sfdin__h95517[23] ?
			    5'd4 :
			    (sfdin__h95517[22] ?
			       5'd5 :
			       (sfdin__h95517[21] ?
				  5'd6 :
				  (sfdin__h95517[20] ?
				     5'd7 :
				     (sfdin__h95517[19] ?
					5'd8 :
					(sfdin__h95517[18] ?
					   5'd9 :
					   (sfdin__h95517[17] ?
					      5'd10 :
					      (sfdin__h95517[16] ?
						 5'd11 :
						 (sfdin__h95517[15] ?
						    5'd12 :
						    (sfdin__h95517[14] ?
						       5'd13 :
						       (sfdin__h95517[13] ?
							  5'd14 :
							  (sfdin__h95517[12] ?
							     5'd15 :
							     (sfdin__h95517[11] ?
								5'd16 :
								(sfdin__h95517[10] ?
								   5'd17 :
								   (sfdin__h95517[9] ?
								      5'd18 :
								      (sfdin__h95517[8] ?
									 5'd19 :
									 (sfdin__h95517[7] ?
									    5'd20 :
									    (sfdin__h95517[6] ?
									       5'd21 :
									       (sfdin__h95517[5] ?
										  5'd22 :
										  (sfdin__h95517[4] ?
										     5'd23 :
										     (sfdin__h95517[3] ?
											5'd24 :
											(sfdin__h95517[2] ?
											   5'd25 :
											   (sfdin__h95517[1] ?
											      5'd26 :
											      (sfdin__h95517[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d888 =
	     (sfdin__h95517[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h100374, sfdin__h100368[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2006 =
	     (sfdin__h155531[27] ?
		5'd0 :
		(sfdin__h155531[26] ?
		   5'd1 :
		   (sfdin__h155531[25] ?
		      5'd2 :
		      (sfdin__h155531[24] ?
			 5'd3 :
			 (sfdin__h155531[23] ?
			    5'd4 :
			    (sfdin__h155531[22] ?
			       5'd5 :
			       (sfdin__h155531[21] ?
				  5'd6 :
				  (sfdin__h155531[20] ?
				     5'd7 :
				     (sfdin__h155531[19] ?
					5'd8 :
					(sfdin__h155531[18] ?
					   5'd9 :
					   (sfdin__h155531[17] ?
					      5'd10 :
					      (sfdin__h155531[16] ?
						 5'd11 :
						 (sfdin__h155531[15] ?
						    5'd12 :
						    (sfdin__h155531[14] ?
						       5'd13 :
						       (sfdin__h155531[13] ?
							  5'd14 :
							  (sfdin__h155531[12] ?
							     5'd15 :
							     (sfdin__h155531[11] ?
								5'd16 :
								(sfdin__h155531[10] ?
								   5'd17 :
								   (sfdin__h155531[9] ?
								      5'd18 :
								      (sfdin__h155531[8] ?
									 5'd19 :
									 (sfdin__h155531[7] ?
									    5'd20 :
									    (sfdin__h155531[6] ?
									       5'd21 :
									       (sfdin__h155531[5] ?
										  5'd22 :
										  (sfdin__h155531[4] ?
										     5'd23 :
										     (sfdin__h155531[3] ?
											5'd24 :
											(sfdin__h155531[2] ?
											   5'd25 :
											   (sfdin__h155531[1] ?
											      5'd26 :
											      (sfdin__h155531[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2110 =
	     (sfdin__h155531[27] &&
	      IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h160378, sfdin__h160372[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8968 =
	     ((x__h440766 == 8'd0) ?
		10'd898 :
		{ {2{x40766_MINUS_127__q154[7]}}, x40766_MINUS_127__q154 }) +
	     ((ifc_main_exp_s2_stage6_int_res[30:23] == 8'd0) ?
		10'd898 :
		{ {2{ifc_main_exp_s2_stage6_int_res_BITS_30_TO_23_M_ETC__q155[7]}},
		  ifc_main_exp_s2_stage6_int_res_BITS_30_TO_23_M_ETC__q155 }) ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8969 =
	     (IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8968 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8971 =
	     (IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8968 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9129 =
	     (x__h440766 == 8'd255 && x__h439921 == 23'd0 ||
	      ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h440766 == 8'd0 && x__h439921 == 23'd0 ||
		 ifc_main_exp_s2_stage6_int_res[30:23] == 8'd0 &&
		 ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8969) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9136 =
	     (x__h440766 == 8'd255 && x__h439921[22]) ?
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d9101 :
	       ((ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
		 ifc_main_exp_s2_stage6_int_res[22]) ?
		  ifc_main_exp_s2_stage6_int_res :
		  NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9134) ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9138 =
	     (x__h440766 == 8'd255 && x__h439921 != 23'd0 &&
	      !x__h439921[22]) ?
	       { IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8991,
		 x__h440766,
		 sfd__h444028 } :
	       ((ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
		 ifc_main_exp_s2_stage6_int_res[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_stage6_int_res[22]) ?
		  { ifc_main_exp_s2_stage6_int_res[31:23], sfd__h444031 } :
		  IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9136) ;
  assign IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9454 =
	     (x__h440766 == 8'd255 && x__h439921 != 23'd0 &&
	      !x__h439921[22] ||
	      ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_stage6_int_res[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_stage6_int_res[22] ||
	      IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8976) ?
	       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9138 :
	       { (_theResult___snd_fst_exp__h452849 == 8'd255 ||
		  guard__h444326 == 2'b0 ||
		  guard__h444326 == 2'b01 ||
		  guard__h444326 == 2'b10) ?
		   NOT_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30__ETC___d9125 :
		   guard__h444326 == 2'b11 &&
		   NOT_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30__ETC___d9125,
		 IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9452 } ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2494 =
	     (x__h163438 == 8'd0) ?
	       10'd898 :
	       { {2{x63438_MINUS_127__q48[7]}}, x63438_MINUS_127__q48 } ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2495 =
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2494 +
	     10'd1023 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2496 =
	     (IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2495 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2498 =
	     (IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2495 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2506 =
	     (x__h163438 == 8'd0 && x__h173576 == 23'd0 ||
	      IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2496) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2507 =
	     (x__h163438 == 8'd255 && x__h173576 == 23'd0) ?
	       8'd255 :
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2506 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2814 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0 &&
	      !x__h173576[22]) ?
	       sfd__h180850 :
	       ((x__h163438 == 8'd255 && x__h173576[22]) ?
		  x__h173576 :
		  23'd0) ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2837 =
	     x__h163382 == 8'd255 && x__h189952 != 23'd0 && !x__h189952[22] ||
	     ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_1[22] ||
	     x__h163382 == 8'd255 && x__h189952[22] ||
	     ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_1[22:0] == 23'd0 ||
	     x__h163382 == 8'd255 && x__h189952 == 23'd0 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2899 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0) ?
	       ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2890 &&
	       ((ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_1[22]) ?
		  ifc_main_exp_s2_txv_1[31] :
		  ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
		  ifc_main_exp_s2_txv_1[22] &&
		  ifc_main_exp_s2_txv_1[31]) :
	       ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2890 &&
	       IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2897 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0 &&
	      !x__h173576[22] ||
	      x__h163438 == 8'd255 && x__h173576[22] ||
	      IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2501) ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2899 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2905 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2908 =
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906 ==
	     ifc_main_exp_s2_tsum_1[31] ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3200 =
	     (x__h163438 == 8'd255 && x__h173576[22]) ?
	       (ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161 ?
		  IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d3187 :
		  IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3197) :
	       { IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2507,
		 23'd0 } ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3201 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0 &&
	      !x__h173576[22]) ?
	       { x__h163438, sfd__h180850 } :
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3200 ;
  assign IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3212 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0 &&
	      !x__h173576[22] ||
	      x__h163438 == 8'd255 && x__h173576[22] ||
	      IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2501) ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3201 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3211 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3607 =
	     ((x__h205070 == 8'd0) ?
		10'd898 :
		{ {2{x05070_MINUS_127__q67[7]}}, x05070_MINUS_127__q67 }) +
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3262 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3608 =
	     (IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3607 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3610 =
	     (IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3607 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3622 =
	     (x__h205070 == 8'd255 && x__h215208 == 23'd0 ||
	      ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h205070 == 8'd0 && x__h215208 == 23'd0 ||
		 ifc_main_exp_s2_txv_2[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3608) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3624 =
	     (x__h205070 == 8'd255 && x__h215208[22]) ?
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3619 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[30:23] :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3622) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3626 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22]) ?
	       x__h205070 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[30:23] :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3624) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3939 =
	     (x__h205070 == 8'd255 && x__h215208 == 23'd0 &&
	      ifc_main_exp_s2_txv_2[30:23] == 8'd0 &&
	      ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	      x__h205070 == 8'd0 && x__h215208 == 23'd0 &&
	      ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3941 =
	     (x__h205070 == 8'd255 && x__h215208[22]) ?
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3935 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[22:0] :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3939) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3943 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22]) ?
	       sfd__h221316 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  sfd__h206191 :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3941) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3972 =
	     x__h205013 == 8'd255 && x__h230385 == 23'd0 ||
	     x__h205013 == 8'd0 && x__h230385 == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3967 ||
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3969 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4374 =
	     (x__h205070 == 8'd255 && x__h215208[22]) ?
	       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 &&
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 :
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4373 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4376 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22]) ?
	       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 &&
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[31] :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4374) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4382 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4376 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4381 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4386 =
	     (x__h205070 == 8'd255 && x__h215208[22]) ?
	       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 &&
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 :
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4373 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4388 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22]) ?
	       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 &&
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[31] :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4386) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4389 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4388 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4381 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4403 =
	     (x__h205070 == 8'd255 && x__h215208[22]) ?
	       (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		ifc_main_exp_s2_txv_2[22] ||
		_0_OR_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_2_ETC___d4357) &&
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 :
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4402 ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4405 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22]) ?
	       ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 &&
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[31] :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4403) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4418 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4405 :
	       ((_theResult___snd_fst_exp__h229729 == 8'd255 ||
		 guard__h221614 == 2'b0 ||
		 guard__h221614 == 2'b01 ||
		 guard__h221614 == 2'b10) ?
		  NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d4415 :
		  guard__h221614 == 2'b11 &&
		  NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d4415) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4717 =
	     (x__h205070 == 8'd255 && x__h215208[22]) ?
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4714 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[30:0] :
		  { IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3622,
		    IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3939 }) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4719 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22]) ?
	       { x__h205070, sfd__h221316 } :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  { ifc_main_exp_s2_txv_2[30:23], sfd__h206191 } :
		  IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4717) ;
  assign IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4730 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4719 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4729 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5139 =
	     ((x__h264439 == 8'd0) ?
		10'd898 :
		{ {2{x64439_MINUS_127__q92[7]}}, x64439_MINUS_127__q92 }) +
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4794 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5140 =
	     (IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5139 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5142 =
	     (IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5139 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5154 =
	     (x__h264439 == 8'd255 && x__h274577 == 23'd0 ||
	      ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h264439 == 8'd0 && x__h274577 == 23'd0 ||
		 ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5140) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5156 =
	     (x__h264439 == 8'd255 && x__h274577[22]) ?
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5151 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:23] :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5154) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5158 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       x__h264439 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:23] :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5156) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5471 =
	     (x__h264439 == 8'd255 && x__h274577 == 23'd0 &&
	      ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	      x__h264439 == 8'd0 && x__h274577 == 23'd0 &&
	      ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5473 =
	     (x__h264439 == 8'd255 && x__h274577[22]) ?
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5467 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[22:0] :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5471) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5475 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       sfd__h280685 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  sfd__h265560 :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5473) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5505 =
	     x__h264382 == 8'd0 && x__h289754 == 23'd0 ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5501 ||
	     IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5503 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5508 =
	     x__h264382 == 8'd255 && x__h289754[22] ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22] ||
	     x__h264382 == 8'd255 && x__h289754 == 23'd0 ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5505 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5513 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147) ?
	       ((x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
		 !x__h274577[22]) ?
		  x__h264439 :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5156) :
	       _theResult___fst_exp__h289690 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5829 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       sfd__h280685 :
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5473 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5830 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5829 :
	       _theResult___fst_sfd__h289691 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6269 =
	     (x__h264439 == 8'd255 && x__h274577[22]) ?
	       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6268 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6271 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[31] :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6269) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6277 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6271 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6276 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6280 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6278 &&
	       ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	       ifc_main_exp_s2_txv_3[22] &&
	       ifc_main_exp_s2_txv_3[31] :
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6269 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6281 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6280 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6276 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6301 =
	     (x__h264439 == 8'd255 && x__h274577[22]) ?
	       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6268 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6303 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[31] :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6301) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6306 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6303 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6305 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6323 =
	     (x__h264439 == 8'd255 && x__h274577[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6278 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6322 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6325 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[31] :
		  IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6323) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6338 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6325 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6337 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6340 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0) ?
	       _0_OR_0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6278 &&
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 :
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6322 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6341 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6340 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6337 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6646 =
	     (x__h264439 == 8'd255 && x__h274577[22]) ?
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6643 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:0] :
		  { IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5154,
		    IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5471 }) ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6647 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22]) ?
	       { x__h264439, sfd__h280685 } :
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6646 ;
  assign IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6658 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6647 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6657 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7084 =
	     ((x__h359484 == 8'd0) ?
		10'd898 :
		{ {2{x59484_MINUS_127__q123[7]}}, x59484_MINUS_127__q123 }) +
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7085 =
	     (IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7084 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7087 =
	     (IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7084 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7099 =
	     (x__h359484 == 8'd255 && x__h354152 == 23'd0 ||
	      ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h359484 == 8'd0 && x__h354152 == 23'd0 ||
		 ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7085) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7101 =
	     (x__h359484 == 8'd255 && x__h354152[22]) ?
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7096 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7099) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7103 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       x__h359484 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7101) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7416 =
	     (x__h359484 == 8'd255 && x__h354152 == 23'd0 &&
	      ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      x__h359484 == 8'd0 && x__h354152 == 23'd0 &&
	      ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7418 =
	     (x__h359484 == 8'd255 && x__h354152[22]) ?
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7412 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[22:0] :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7416) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7420 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       sfd__h360260 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  sfd__h345135 :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7418) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7450 =
	     x__h374693 == 8'd0 && x__h369329 == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7446 ||
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7448 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453 =
	     x__h374693 == 8'd255 && x__h369329[22] ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22] ||
	     x__h374693 == 8'd255 && x__h369329 == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7450 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7458 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092) ?
	       ((x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
		 !x__h354152[22]) ?
		  x__h359484 :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7101) :
	       _theResult___fst_exp__h369265 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7774 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       sfd__h360260 :
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7418 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7775 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7774 :
	       _theResult___fst_sfd__h369266 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8577 =
	     (x__h359484 == 8'd255 && x__h354152[22]) ?
	       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8576 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8579 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8577) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8585 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8579 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8584 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8588 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8586 &&
	       ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	       ifc_main_exp_s2_txv_4[22] &&
	       ifc_main_exp_s2_txv_4[31] :
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8577 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8589 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8588 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8584 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8628 =
	     (x__h359484 == 8'd255 && x__h354152[22]) ?
	       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8576 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8630 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8628) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8633 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8630 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8632 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8656 =
	     (x__h359484 == 8'd255 && x__h354152[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8586 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8655 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8658 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[31] :
		  IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8656) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8671 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8658 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8670 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8673 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0) ?
	       _0_OR_0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8586 &&
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 :
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8655 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8674 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8673 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8670 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9023 =
	     (x__h359484 == 8'd255 && x__h354152[22]) ?
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d9020 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:0] :
		  { IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7099,
		    IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7416 }) ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9024 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22]) ?
	       { x__h359484, sfd__h360260 } :
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9023 ;
  assign IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9035 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d9024 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9034 ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d210 =
	     (sfdin__h33432[27] ?
		5'd0 :
		(sfdin__h33432[26] ?
		   5'd1 :
		   (sfdin__h33432[25] ?
		      5'd2 :
		      (sfdin__h33432[24] ?
			 5'd3 :
			 (sfdin__h33432[23] ?
			    5'd4 :
			    (sfdin__h33432[22] ?
			       5'd5 :
			       (sfdin__h33432[21] ?
				  5'd6 :
				  (sfdin__h33432[20] ?
				     5'd7 :
				     (sfdin__h33432[19] ?
					5'd8 :
					(sfdin__h33432[18] ?
					   5'd9 :
					   (sfdin__h33432[17] ?
					      5'd10 :
					      (sfdin__h33432[16] ?
						 5'd11 :
						 (sfdin__h33432[15] ?
						    5'd12 :
						    (sfdin__h33432[14] ?
						       5'd13 :
						       (sfdin__h33432[13] ?
							  5'd14 :
							  (sfdin__h33432[12] ?
							     5'd15 :
							     (sfdin__h33432[11] ?
								5'd16 :
								(sfdin__h33432[10] ?
								   5'd17 :
								   (sfdin__h33432[9] ?
								      5'd18 :
								      (sfdin__h33432[8] ?
									 5'd19 :
									 (sfdin__h33432[7] ?
									    5'd20 :
									    (sfdin__h33432[6] ?
									       5'd21 :
									       (sfdin__h33432[5] ?
										  5'd22 :
										  (sfdin__h33432[4] ?
										     5'd23 :
										     (sfdin__h33432[3] ?
											5'd24 :
											(sfdin__h33432[2] ?
											   5'd25 :
											   (sfdin__h33432[1] ?
											      5'd26 :
											      (sfdin__h33432[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d324 =
	     (sfdin__h33432[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h38298, sfdin__h38292[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d450 =
	     (sfdin__h13275[27] ?
		5'd0 :
		(sfdin__h13275[26] ?
		   5'd1 :
		   (sfdin__h13275[25] ?
		      5'd2 :
		      (sfdin__h13275[24] ?
			 5'd3 :
			 (sfdin__h13275[23] ?
			    5'd4 :
			    (sfdin__h13275[22] ?
			       5'd5 :
			       (sfdin__h13275[21] ?
				  5'd6 :
				  (sfdin__h13275[20] ?
				     5'd7 :
				     (sfdin__h13275[19] ?
					5'd8 :
					(sfdin__h13275[18] ?
					   5'd9 :
					   (sfdin__h13275[17] ?
					      5'd10 :
					      (sfdin__h13275[16] ?
						 5'd11 :
						 (sfdin__h13275[15] ?
						    5'd12 :
						    (sfdin__h13275[14] ?
						       5'd13 :
						       (sfdin__h13275[13] ?
							  5'd14 :
							  (sfdin__h13275[12] ?
							     5'd15 :
							     (sfdin__h13275[11] ?
								5'd16 :
								(sfdin__h13275[10] ?
								   5'd17 :
								   (sfdin__h13275[9] ?
								      5'd18 :
								      (sfdin__h13275[8] ?
									 5'd19 :
									 (sfdin__h13275[7] ?
									    5'd20 :
									    (sfdin__h13275[6] ?
									       5'd21 :
									       (sfdin__h13275[5] ?
										  5'd22 :
										  (sfdin__h13275[4] ?
										     5'd23 :
										     (sfdin__h13275[3] ?
											5'd24 :
											(sfdin__h13275[2] ?
											   5'd25 :
											   (sfdin__h13275[1] ?
											      5'd26 :
											      (sfdin__h13275[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d546 =
	     (sfdin__h13275[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h18138, sfdin__h18132[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d281 =
	     (ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
	      ifc_main_factor_s1_factor_res[22:0] != 23'd0 &&
	      !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) ?
	       sfd__h13249 :
	       ((ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
		 (ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22] ||
		  ifc_main_factor_s1_factor_res[22:0] == 23'd0)) ?
		  ifc_main_factor_s1_factor_res[22:0] :
		  23'd0) ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d299 =
	     (ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d294 :
	       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d294 |
	       (_theResult___snd_fst_exp__h38307 != 8'd255 &&
		guard__h33419 != 2'b0) ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d315 =
	     (ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
	       ((ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
		 ifc_main_factor_s1_factor_res[22:0] != 23'd0) ?
		  ifc_main_factor_s1_factor_res[31] :
		  ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
		  ifc_main_factor_s1_factor_res[22:0] == 23'd0) :
	       ((_theResult___snd_fst_exp__h38307 == 8'd255 ||
		 guard__h33419 == 2'b0 ||
		 guard__h33419 == 2'b01 ||
		 guard__h33419 == 2'b10) ?
		  NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d312 :
		  guard__h33419 == 2'b11 &&
		  NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d312) ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d322 =
	     (ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
	      ifc_main_factor_s1_factor_res[22:0] != 23'd0 &&
	      !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) ?
	       { ifc_main_factor_s1_factor_res[30:23], sfd__h13249 } :
	       ((ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
		 (ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22] ||
		  ifc_main_factor_s1_factor_res[22:0] == 23'd0)) ?
		  ifc_main_factor_s1_factor_res[30:0] :
		  { in2_exp__h2488, 23'd0 }) ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d52 =
	     (ifc_main_factor_s1_factor_res[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[7]}},
		 IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32 } ;
  assign IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d532 =
	     (ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d527 :
	       NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d527 |
	       (_theResult___snd_fst_exp__h18147 != 8'd255 &&
		guard__h13262 != 2'b0) ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10217 =
	     (ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x[22:0] != 23'd0 &&
	      !ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	      ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	      IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9902) ?
	       { !((ifc_main_input_x[30:23] == 8'd255 &&
		    ifc_main_input_x[22:0] != 23'd0) ^
		   ifc_main_input_x[31]),
		 IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9913 } :
	       { (_theResult___snd_fst_exp__h538674 == 8'd255 ||
		  guard__h530584 == 2'b0 ||
		  guard__h530584 == 2'b01 ||
		  guard__h530584 == 2'b10) ?
		   !ifc_main_input_x[31] :
		   guard__h530584 == 2'b11 && !ifc_main_input_x[31],
		 IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10215 } ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10221 =
	     (ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x[22:0] != 23'd0 &&
	      !ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	      ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	      IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9902) ?
	       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9913 :
	       IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10215 ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10222 =
	     { IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d10218 ?
		 ifc_main_input_x[31] :
		 guard__h530584 == 2'b11 && ifc_main_input_x[31],
	       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10221 } ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 =
	     (ifc_main_input_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_input_x_BITS_30_TO_23_MINUS_127__q159[7]}},
		 ifc_main_input_x_BITS_30_TO_23_MINUS_127__q159 } ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9865 =
	     (ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x[22:0] != 23'd0 &&
	      !ifc_main_input_x_BITS_22_TO_0__q2[22]) ?
	       { ifc_main_input_x[30:23], sfd__h517227 } :
	       ((ifc_main_input_x[30:23] == 8'd255 &&
		 ifc_main_input_x_BITS_22_TO_0__q2[22]) ?
		  ifc_main_input_x[30:0] :
		  { (ifc_main_input_x[30:23] == 8'd255 &&
		     ifc_main_input_x[22:0] == 23'd0) ?
		      8'd255 :
		      ((ifc_main_input_x[30:23] == 8'd0 &&
			ifc_main_input_x[22:0] == 23'd0 ||
			_1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9564) ?
			 8'd0 :
			 8'd255),
		    23'd0 }) ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9894 =
	     (ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x[22:0] != 23'd0 &&
	      !ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	      ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	      IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9569) ?
	       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9865 :
	       IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9893 ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9895 =
	     { IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9851 ?
		 ifc_main_input_x[31] :
		 guard__h517519 == 2'b11 && ifc_main_input_x[31],
	       IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9894 } ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9897 =
	     (IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9899 =
	     (IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9913 =
	     (ifc_main_input_x[30:23] == 8'd255 &&
	      ifc_main_input_x[22:0] != 23'd0 &&
	      !ifc_main_input_x_BITS_22_TO_0__q2[22]) ?
	       { ifc_main_input_x[30:23], sfd__h517227 } :
	       ((ifc_main_input_x[30:23] == 8'd255 &&
		 ifc_main_input_x_BITS_22_TO_0__q2[22]) ?
		  ifc_main_input_x[30:0] :
		  { (ifc_main_input_x[30:23] == 8'd255 &&
		     ifc_main_input_x[22:0] == 23'd0) ?
		      8'd255 :
		      ((ifc_main_input_x[30:23] == 8'd0 &&
			ifc_main_input_x[22:0] == 23'd0 ||
			IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9897) ?
			 8'd0 :
			 8'd255),
		    23'd0 }) ;
  assign IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059 =
	     (((x__h577398 == 8'd0) ?
		 10'd898 :
		 { {2{x77398_MINUS_127__q174[7]}}, x77398_MINUS_127__q174 }) -
	      { 5'd0, b__h580162 }) -
	     (((ifc_main_sub_s4_x4[30:23] == 8'd0) ?
		 10'd898 :
		 { {2{ifc_main_sub_s4_x4_BITS_30_TO_23_MINUS_127__q175[7]}},
		   ifc_main_sub_s4_x4_BITS_30_TO_23_MINUS_127__q175 }) -
	      { 5'd0, b__h584074 }) ;
  assign IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060 =
	     (IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059 ^
	      10'h200) <=
	     10'd640 ;
  assign IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11061 =
	     (IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11062 =
	     (IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059 ^
	      10'h200) <
	     10'd386 ;
  assign IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11171 =
	     (x__h577398 == 8'd255 && a_sfd__h577677[22]) ?
	       NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_0912_ETC___d10917 :
	       ((ifc_main_sub_s4_x4[30:23] == 8'd255 &&
		 ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22]) ?
		  ifc_main_sub_s4_x4[31:0] :
		  NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11169) ;
  assign IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11173 =
	     (x__h577398 == 8'd255 && a_sfd__h577677 != 23'd0 &&
	      !a_sfd__h577677[22]) ?
	       { ifc_main_sub_s4_op4 != 2'b10 &&
		 ifc_main_sub_s4_sub_rg_stage_out_3[36],
		 x__h577398,
		 sfd__h588599 } :
	       ((ifc_main_sub_s4_x4[30:23] == 8'd255 &&
		 ifc_main_sub_s4_x4[22:0] != 23'd0 &&
		 !ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22]) ?
		  { ifc_main_sub_s4_x4[31:23], sfd__h588602 } :
		  IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11171) ;
  assign IF_IF_ifc_main_sub_s4_x4_0903_BIT_32_0904_THEN_ETC___d11164 =
	     (ifc_main_sub_s4_x4[30:23] == 8'd0 &&
	      ifc_main_sub_s4_x4[22:0] == 23'd0 ||
	      x__h577398 == 8'd255 && a_sfd__h577677 == 23'd0) ?
	       8'd255 :
	       ((x__h577398 == 8'd0 && a_sfd__h577677 == 23'd0 ||
		 ifc_main_sub_s4_x4[30:23] == 8'd255 &&
		 ifc_main_sub_s4_x4[22:0] == 23'd0 ||
		 IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060) ?
		  8'd0 :
		  8'd255) ;
  assign IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8709 =
	     { NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
		 ifc_main_exp_s2_tsum_4[30:23] != 8'd0 :
		 x__h419518 != 8'd0,
	       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
		 ifc_main_exp_s2_tsum_4[22:0] :
		 x__h417324,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8988 =
	     NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690 :
	       ifc_main_exp_s2_tsum_4[31] ;
  assign IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6369 =
	     { NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
		 ifc_main_exp_s2_tsum_3[30:23] != 8'd0 :
		 x__h264269 != 8'd0,
	       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
		 ifc_main_exp_s2_tsum_3[22:0] :
		 x__h321940,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6618 =
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350 :
	       ifc_main_exp_s2_tsum_3[31] ;
  assign IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4441 =
	     { NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
		 ifc_main_exp_s2_tsum_2[30:23] != 8'd0 :
		 x__h204957 != 8'd0,
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
		 ifc_main_exp_s2_tsum_2[22:0] :
		 x__h246972,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4690 =
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422 :
	       ifc_main_exp_s2_tsum_2[31] ;
  assign IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2925 =
	     { NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
		 ifc_main_exp_s2_tsum_1[30:23] != 8'd0 :
		 x__h163382 != 8'd0,
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
		 ifc_main_exp_s2_tsum_1[22:0] :
		 x__h189952,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d3174 =
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906 :
	       ifc_main_exp_s2_tsum_1[31] ;
  assign IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_056_ETC___d10873 =
	     ((ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0)) ?
	       IF_IF_ifc_main_add_s3_add_rg_stage_out_3_0570__ETC___d10872 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0_ETC___d10537 =
	     ((ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_31_0258__ETC___d10536 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d1868 =
	     opB__h154941 >> diff__h154945 ;
  assign IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d325 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d324 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d547 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d546 :
	       31'd0 ;
  assign IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d62 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 ||
	      SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59) ?
	       27'd67108864 :
	       { ifc_main_factor_s1_factor_res[30:23] != 8'd0,
		 ifc_main_factor_s1_factor_res[22:0],
		 3'b0 } ;
  assign IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d70 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 ||
	      SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59) ?
	       { ifc_main_factor_s1_factor_res[30:23] != 8'd0,
		 ifc_main_factor_s1_factor_res[22:0],
		 3'b0 } :
	       27'd67108864 ;
  assign IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d627 =
	     (!SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 ||
	      SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 &&
	      _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624) ?
	       27'd67108864 :
	       { ifc_main_exp_s2_stage1_x[30:23] != 8'd0,
		 ifc_main_exp_s2_stage1_x[22:0],
		 3'b0 } ;
  assign IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d635 =
	     (!SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 ||
	      SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 &&
	      _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624) ?
	       { ifc_main_exp_s2_stage1_x[30:23] != 8'd0,
		 ifc_main_exp_s2_stage1_x[22:0],
		 3'b0 } :
	       27'd67108864 ;
  assign IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1111 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1110 :
	       31'd0 ;
  assign IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d889 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d888 :
	       31'd0 ;
  assign IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2111 =
	     ((ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2110 :
	       31'd0 ;
  assign IF_ifc_main_div_s5_op_1410_EQ_0b10_1413_THEN_i_ETC___d12383 =
	     (ifc_main_div_s5_op == 2'b10) ?
	       ifc_main_div_s5_x[30:0] :
	       (ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_EQ_2_ETC___d11437 ?
		  IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11447 :
		  IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12381) ;
  assign IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11429 =
	     (ifc_main_div_s5_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_div_s5_x_BITS_30_TO_23_MINUS_127__q179[7]}},
		 ifc_main_div_s5_x_BITS_30_TO_23_MINUS_127__q179 } ;
  assign IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11430 =
	     (IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11429 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11432 =
	     (IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11429 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11447 =
	     (ifc_main_div_s5_x[30:23] == 8'd255 &&
	      ifc_main_div_s5_x[22:0] != 23'd0 &&
	      !ifc_main_div_s5_x[22]) ?
	       { ifc_main_div_s5_x[30:23], sfd__h602304 } :
	       ((ifc_main_div_s5_x[30:23] == 8'd255 &&
		 ifc_main_div_s5_x[22]) ?
		  ifc_main_div_s5_x[30:0] :
		  { (ifc_main_div_s5_x[30:23] == 8'd255 &&
		     ifc_main_div_s5_x[22:0] == 23'd0) ?
		      8'd255 :
		      ((ifc_main_div_s5_x[30:23] == 8'd0 &&
			ifc_main_div_s5_x[22:0] == 23'd0 ||
			IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11430) ?
			 8'd0 :
			 8'd255),
		    23'd0 }) ;
  assign IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11759 =
	     ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_EQ_2_ETC___d11437 ?
	       { ifc_main_div_s5_x[31],
		 IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11447 } :
	       { 1'b1,
		 IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11757 } ;
  assign IF_ifc_main_div_s5_x_1409_BIT_31_1412_THEN_IF__ETC___d12385 =
	     ifc_main_div_s5_x[31] ?
	       ((ifc_main_div_s5_op == 2'b10) ?
		  IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11759 :
		  IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d12109) :
	       { 1'd0,
		 IF_ifc_main_div_s5_op_1410_EQ_0b10_1413_THEN_i_ETC___d12383 } ;
  assign IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d11783 =
	     ifc_main_div_s5_y[30:23] == 8'd255 &&
	     ifc_main_div_s5_y[22:0] == 23'd0 ||
	     ifc_main_div_s5_y[30:23] == 8'd0 &&
	     ifc_main_div_s5_y[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11778 ||
	     IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11780 ;
  assign IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d12065 =
	     ifc_main_div_s5_y[30:23] == 8'd255 &&
	     ifc_main_div_s5_y[22:0] != 23'd0 &&
	     !ifc_main_div_s5_y_BITS_22_TO_0__q6[22] ||
	     ifc_main_div_s5_y[30:23] == 8'd255 &&
	     ifc_main_div_s5_y_BITS_22_TO_0__q6[22] ||
	     IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ifc_ETC___d11783 ||
	     _theResult___snd_fst_exp__h622086 == 8'd255 ||
	     guard__h613951 == 2'b0 ||
	     guard__h613951 == 2'b01 ||
	     guard__h613951 == 2'b10 ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1140 =
	     (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_stage1_int_res_BITS_30_TO_23_M_ETC__q27[7]}},
		 ifc_main_exp_s2_stage1_int_res_BITS_30_TO_23_M_ETC__q27 } ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1148 =
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1140 +
	     { {2{x29674_MINUS_127__q28[7]}}, x29674_MINUS_127__q28 } ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1149 =
	     (IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1148 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1151 =
	     (IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1148 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1169 =
	     (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_stage1_int_res[22]) ?
	       { ifc_main_exp_s2_stage1_int_res[31:23], sfd__h115401 } :
	       { ifc_main_exp_s2_stage1_int_res[31],
		 (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
		  ifc_main_exp_s2_stage1_int_res[22]) ?
		   ifc_main_exp_s2_stage1_int_res[30:0] :
		   { (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
		      ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0) ?
		       8'd255 :
		       ((ifc_main_exp_s2_stage1_int_res[30:23] == 8'd0 &&
			 ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
			 IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1149) ?
			  8'd0 :
			  8'd255),
		     23'd0 } } ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1487 =
	     ifc_main_exp_s2_stage1_int_res_124_BITS_30_TO__ETC___d1156 ?
	       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1169 :
	       { (_theResult___snd_fst_exp__h149112 == 8'd255 ||
		  guard__h141023 == 2'b0 ||
		  guard__h141023 == 2'b01 ||
		  guard__h141023 == 2'b10) ?
		   ifc_main_exp_s2_stage1_int_res[31] :
		   guard__h141023 == 2'b11 &&
		   ifc_main_exp_s2_stage1_int_res[31],
		 IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1485 } ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1495 =
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1140 +
	     { {2{x04855_MINUS_127__q32[7]}}, x04855_MINUS_127__q32 } ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1496 =
	     (IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1495 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1498 =
	     (IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1495 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1510 =
	     (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_stage1_int_res[22]) ?
	       { ifc_main_exp_s2_stage1_int_res[31:23], sfd__h115401 } :
	       { ifc_main_exp_s2_stage1_int_res[31],
		 (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
		  ifc_main_exp_s2_stage1_int_res[22]) ?
		   ifc_main_exp_s2_stage1_int_res[30:0] :
		   { (ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
		      ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0) ?
		       8'd255 :
		       ((ifc_main_exp_s2_stage1_int_res[30:23] == 8'd0 &&
			 ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
			 IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1496) ?
			  8'd0 :
			  8'd255),
		     23'd0 } } ;
  assign IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1820 =
	     ifc_main_exp_s2_stage1_int_res_124_BITS_30_TO__ETC___d1503 ?
	       IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1510 :
	       { (_theResult___snd_fst_exp__h123788 == 8'd255 ||
		  guard__h115699 == 2'b0 ||
		  guard__h115699 == 2'b01 ||
		  guard__h115699 == 2'b10) ?
		   ifc_main_exp_s2_stage1_int_res[31] :
		   guard__h115699 == 2'b11 &&
		   ifc_main_exp_s2_stage1_int_res[31],
		 IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1818 } ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d1096 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
	       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1091 :
	       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1091 |
	       (_theResult___snd_fst_exp__h80244 != 8'd255 &&
		guard__h75365 != 2'b0) ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d1107 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_stage1_x[22:0] != 23'd0) ?
		  ifc_main_exp_s2_stage1_x[31] :
		  ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
		  ifc_main_exp_s2_stage1_x[22:0] != 23'd0 ||
		  ifc_main_exp_s2_stage1_x[31]) :
	       ((_theResult___snd_fst_exp__h80244 == 8'd255 ||
		 guard__h75365 == 2'b0 ||
		 guard__h75365 == 2'b01 ||
		 guard__h75365 == 2'b10) ?
		  NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1104 :
		  guard__h75365 == 2'b11 &&
		  NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1104) ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d617 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[7]}},
		 ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597 } ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d846 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
	      ifc_main_exp_s2_stage1_x[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_stage1_x[22]) ?
	       sfd__h75352 :
	       ((ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
		 (ifc_main_exp_s2_stage1_x[22] ||
		  ifc_main_exp_s2_stage1_x[22:0] == 23'd0)) ?
		  ifc_main_exp_s2_stage1_x[22:0] :
		  23'd0) ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d864 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
	       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d859 :
	       NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d859 |
	       (_theResult___snd_fst_exp__h100383 != 8'd255 &&
		guard__h95504 != 2'b0) ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d880 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_stage1_x[22:0] != 23'd0) ?
		  ifc_main_exp_s2_stage1_x[31] :
		  ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
		  ifc_main_exp_s2_stage1_x[22:0] == 23'd0) :
	       ((_theResult___snd_fst_exp__h100383 == 8'd255 ||
		 guard__h95504 == 2'b0 ||
		 guard__h95504 == 2'b01 ||
		 guard__h95504 == 2'b10) ?
		  NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d877 :
		  guard__h95504 == 2'b11 &&
		  NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d877) ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d886 =
	     (ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
	      ifc_main_exp_s2_stage1_x[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_stage1_x[22]) ?
	       { ifc_main_exp_s2_stage1_x[30:23], sfd__h75352 } :
	       ((ifc_main_exp_s2_stage1_x[30:23] == 8'd255 &&
		 (ifc_main_exp_s2_stage1_x[22] ||
		  ifc_main_exp_s2_stage1_x[22:0] == 23'd0)) ?
		  ifc_main_exp_s2_stage1_x[30:0] :
		  { in2_exp__h64598, 23'd0 }) ;
  assign IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_THEN__ETC___d1122 =
	     ifc_main_exp_s2_stage1_x[31] ?
	       { NOT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d881,
		 (ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
		   IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d886 :
		   IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d897 } :
	       { NOT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1108,
		 (ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
		   IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d886 :
		   IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1119 } ;
  assign IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 =
	     (ifc_main_exp_s2_stage2_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_stage2_x_BITS_30_TO_23_MINUS_127__q36[7]}},
		 ifc_main_exp_s2_stage2_x_BITS_30_TO_23_MINUS_127__q36 } ;
  assign IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2085 =
	     (ifc_main_exp_s2_stage2_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_stage2_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_stage2_x[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_stage2_x[22]) ?
		  sfd__h155511 :
		  ifc_main_exp_s2_stage2_x[22:0]) :
	       _theResult___fst_sfd__h160955 ;
  assign IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2094 =
	     (ifc_main_exp_s2_stage2_x[30:23] == 8'd255) ?
	       NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2089 :
	       NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2089 |
	       (_theResult___snd_fst_exp__h160387 != 8'd255 &&
		guard__h155518 != 2'b0) ;
  assign IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2104 =
	     (ifc_main_exp_s2_stage2_x[30:23] == 8'd255) ?
	       ifc_main_exp_s2_stage2_x[31] :
	       ((_theResult___snd_fst_exp__h160387 == 8'd255 ||
		 guard__h155518 == 2'b0 ||
		 guard__h155518 == 2'b01 ||
		 guard__h155518 == 2'b10) ?
		  NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2101 :
		  guard__h155518 == 2'b11 &&
		  NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2101) ;
  assign IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2120 =
	     (ifc_main_exp_s2_stage2_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_stage2_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_stage2_x[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_stage2_x[22]) ?
		  { ifc_main_exp_s2_stage2_x[30:23], sfd__h155511 } :
		  ifc_main_exp_s2_stage2_x[30:0]) :
	       IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2119 ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2841 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22:0] == 23'd0 &&
	      x__h163382 == 8'd255 &&
	      x__h189952 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_1[30:23] :
		  x__h163382) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2843 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22]) ?
	       ifc_main_exp_s2_tsum_1[30:23] :
	       ((x__h163382 == 8'd255 && x__h189952[22]) ?
		  x__h163382 :
		  IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2841) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2845 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_tsum_1[22]) ?
	       ifc_main_exp_s2_tsum_1[30:23] :
	       ((x__h163382 == 8'd255 && x__h189952 != 23'd0 &&
		 !x__h189952[22]) ?
		  x__h163382 :
		  IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2843) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2868 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_tsum_1_BITS_30_TO_23_MINUS_127__q55[7]}},
		 ifc_main_exp_s2_tsum_1_BITS_30_TO_23_MINUS_127__q55 } ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3139 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22:0] == 23'd0 &&
	      x__h163382 == 8'd255 &&
	      x__h189952 == 23'd0) ?
	       IF_ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_ETC___d3137 :
	       ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_1[22:0] :
		  x__h189952) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3141 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22]) ?
	       ifc_main_exp_s2_tsum_1[22:0] :
	       ((x__h163382 == 8'd255 && x__h189952[22]) ?
		  x__h189952 :
		  IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3139) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3167 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22:0] == 23'd0 &&
	      x__h163382 == 8'd255 &&
	      x__h189952 == 23'd0) ?
	       ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_IF_ETC___d2910 &&
	       ifc_main_exp_s2_tsum_1[31] :
	       ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_1[31] :
		  IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d3215 =
	     (ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_1[22:0] == 23'd0 &&
	      x__h163382 == 8'd255 &&
	      x__h189952 == 23'd0) ?
	       { 8'd255,
		 IF_ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_ETC___d3137 } :
	       ((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_1[30:0] :
		  IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d3212) ;
  assign IF_ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_ETC___d3137 =
	     ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_IF_ETC___d2910 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4312 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22:0] == 23'd0 &&
	      x__h204957 == 8'd255 &&
	      x__h246972 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_2[30:23] :
		  x__h204957) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4314 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22]) ?
	       ifc_main_exp_s2_tsum_2[30:23] :
	       ((x__h204957 == 8'd255 && x__h246972[22]) ?
		  x__h204957 :
		  IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4312) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4316 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_tsum_2[22]) ?
	       ifc_main_exp_s2_tsum_2[30:23] :
	       ((x__h204957 == 8'd255 && x__h246972 != 23'd0 &&
		 !x__h246972[22]) ?
		  x__h204957 :
		  IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4314) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4339 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_tsum_2_BITS_30_TO_23_MINUS_127__q80[7]}},
		 ifc_main_exp_s2_tsum_2_BITS_30_TO_23_MINUS_127__q80 } ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4655 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22:0] == 23'd0 &&
	      x__h204957 == 8'd255 &&
	      x__h246972 == 23'd0) ?
	       IF_ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_ETC___d4653 :
	       ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_2[22:0] :
		  x__h246972) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4657 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22]) ?
	       ifc_main_exp_s2_tsum_2[22:0] :
	       ((x__h204957 == 8'd255 && x__h246972[22]) ?
		  x__h246972 :
		  IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4655) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4683 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22:0] == 23'd0 &&
	      x__h204957 == 8'd255 &&
	      x__h246972 == 23'd0) ?
	       ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_IF_ETC___d4426 &&
	       ifc_main_exp_s2_tsum_2[31] :
	       ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_2[31] :
		  IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4747 =
	     (ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_2[22:0] == 23'd0 &&
	      x__h204957 == 8'd255 &&
	      x__h246972 == 23'd0) ?
	       { 8'd255,
		 IF_ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_ETC___d4653 } :
	       ((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_2[30:0] :
		  IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4744) ;
  assign IF_ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_ETC___d4653 =
	     ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_IF_ETC___d4426 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6207 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22:0] == 23'd0 &&
	      x__h264269 == 8'd255 &&
	      x__h321940 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_3[30:23] :
		  x__h264269) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6209 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22]) ?
	       ifc_main_exp_s2_tsum_3[30:23] :
	       ((x__h264269 == 8'd255 && x__h321940[22]) ?
		  x__h264269 :
		  IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6207) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6211 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_tsum_3[22]) ?
	       ifc_main_exp_s2_tsum_3[30:23] :
	       ((x__h264269 == 8'd255 && x__h321940 != 23'd0 &&
		 !x__h321940[22]) ?
		  x__h264269 :
		  IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6209) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6234 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_tsum_3_BITS_30_TO_23_MINUS_127__q111[7]}},
		 ifc_main_exp_s2_tsum_3_BITS_30_TO_23_MINUS_127__q111 } ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6583 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22:0] == 23'd0 &&
	      x__h264269 == 8'd255 &&
	      x__h321940 == 23'd0) ?
	       IF_ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_ETC___d6581 :
	       ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_3[22:0] :
		  x__h321940) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6585 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22]) ?
	       ifc_main_exp_s2_tsum_3[22:0] :
	       ((x__h264269 == 8'd255 && x__h321940[22]) ?
		  x__h321940 :
		  IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6583) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6611 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22:0] == 23'd0 &&
	      x__h264269 == 8'd255 &&
	      x__h321940 == 23'd0) ?
	       ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_IF_ETC___d6354 &&
	       ifc_main_exp_s2_tsum_3[31] :
	       ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_3[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6691 =
	     (ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_3[22:0] == 23'd0 &&
	      x__h264269 == 8'd255 &&
	      x__h321940 == 23'd0) ?
	       { 8'd255,
		 IF_ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_ETC___d6581 } :
	       ((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_3[30:0] :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6688) ;
  assign IF_ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_ETC___d6581 =
	     ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_IF_ETC___d6354 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8515 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22:0] == 23'd0 &&
	      x__h419518 == 8'd255 &&
	      x__h417324 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_4[30:23] :
		  x__h419518) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8517 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22]) ?
	       ifc_main_exp_s2_tsum_4[30:23] :
	       ((x__h419518 == 8'd255 && x__h417324[22]) ?
		  x__h419518 :
		  IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8515) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8519 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_tsum_4[22]) ?
	       ifc_main_exp_s2_tsum_4[30:23] :
	       ((x__h419518 == 8'd255 && x__h417324 != 23'd0 &&
		 !x__h417324[22]) ?
		  x__h419518 :
		  IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8517) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8542 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_tsum_4_BITS_30_TO_23_MINUS_127__q148[7]}},
		 ifc_main_exp_s2_tsum_4_BITS_30_TO_23_MINUS_127__q148 } ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8922 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22:0] == 23'd0 &&
	      x__h419518 == 8'd255 &&
	      x__h417324 == 23'd0) ?
	       IF_ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_ETC___d8920 :
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_4[22:0] :
		  x__h417324) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8924 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22]) ?
	       ifc_main_exp_s2_tsum_4[22:0] :
	       ((x__h419518 == 8'd255 && x__h417324[22]) ?
		  x__h417324 :
		  IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8922) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8973 =
	     x__h440766 == 8'd0 && x__h439921 == 23'd0 ||
	     ifc_main_exp_s2_stage6_int_res[30:23] == 8'd0 &&
	     ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8969 ||
	     IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8971 ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8976 =
	     x__h440766 == 8'd255 && x__h439921[22] ||
	     ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage6_int_res[22] ||
	     x__h440766 == 8'd255 && x__h439921 == 23'd0 ||
	     ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8973 ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8981 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22:0] == 23'd0 &&
	      x__h419518 == 8'd255 &&
	      x__h417324 == 23'd0) ?
	       ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694 &&
	       ifc_main_exp_s2_tsum_4[31] :
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_4[31] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8991 =
	     ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_714_E_ETC___d8512 ?
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_tsum_4[22]) ?
		  ifc_main_exp_s2_tsum_4[31] :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8984) :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8990 ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d9085 =
	     (ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_tsum_4[22:0] == 23'd0 &&
	      x__h419518 == 8'd255 &&
	      x__h417324 == 23'd0) ?
	       { ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694 &&
		 ifc_main_exp_s2_tsum_4[31],
		 8'd255,
		 IF_ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_ETC___d8920 } :
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_tsum_4 :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d9082) ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d9101 =
	     ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_714_E_ETC___d8512 ?
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_tsum_4[22]) ?
		  { ifc_main_exp_s2_tsum_4[31:23], sfd__h426413 } :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d9088) :
	       { IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8990,
		 IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9099 } ;
  assign IF_ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_ETC___d8920 =
	     ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2152 =
	     (ifc_main_exp_s2_txv_1[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_txv_1_BITS_30_TO_23_MINUS_127__q42[7]}},
		 ifc_main_exp_s2_txv_1_BITS_30_TO_23_MINUS_127__q42 } ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2153 =
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2152 +
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2152 ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2154 =
	     (IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2153 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2156 =
	     (IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2153 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2165 =
	     (ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_1[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_txv_1[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_1[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2154) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2501 =
	     x__h163438 == 8'd255 && x__h173576 == 23'd0 ||
	     x__h163438 == 8'd0 && x__h173576 == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2496 ||
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2498 ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2897 =
	     (ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_txv_1[22]) ?
	       ifc_main_exp_s2_txv_1[31] :
	       ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	       ifc_main_exp_s2_txv_1[22] &&
	       ifc_main_exp_s2_txv_1[31] ;
  assign IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d3187 =
	     (ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_txv_1[22]) ?
	       { ifc_main_exp_s2_txv_1[30:23], sfd__h164559 } :
	       ((ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_1[22]) ?
		  ifc_main_exp_s2_txv_1[30:0] :
		  { IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2165,
		    23'd0 }) ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3262 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_txv_2_BITS_30_TO_23_MINUS_127__q61[7]}},
		 ifc_main_exp_s2_txv_2_BITS_30_TO_23_MINUS_127__q61 } ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3263 =
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3262 +
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3262 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264 =
	     (IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3263 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3266 =
	     (IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3263 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3275 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3581 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22]) ?
	       ifc_main_exp_s2_txv_2[22:0] :
	       23'd0 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3612 =
	     x__h205070 == 8'd0 && x__h215208 == 23'd0 ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3608 ||
	     IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3610 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3615 =
	     x__h205070 == 8'd255 && x__h215208[22] ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22] ||
	     x__h205070 == 8'd255 && x__h215208 == 23'd0 ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3612 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3619 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3269) ?
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[30:23] :
		  IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3275) :
	       _theResult___fst_exp__h215170 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3935 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3269) ?
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3581 :
	       _theResult___fst_sfd__h215171 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_txv_2[22]) ?
	       ifc_main_exp_s2_txv_2[31] :
	       ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	       ifc_main_exp_s2_txv_2[22] &&
	       ifc_main_exp_s2_txv_2[31] ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4373 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22]) ?
	       ifc_main_exp_s2_txv_2[31] :
	       NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d4369 &&
	       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d4371 ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4402 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22]) ?
	       ifc_main_exp_s2_txv_2[31] :
	       NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d4369 &&
	       (_0_OR_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_2_ETC___d4357 &&
		IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365) !=
	       ifc_main_exp_s2_txv_2[31] ;
  assign IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4714 =
	     (ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_2[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3269) ?
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22]) ?
		  ifc_main_exp_s2_txv_2[30:0] :
		  { IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3275,
		    23'd0 }) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4713 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4794 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_txv_3_BITS_30_TO_23_MINUS_127__q86[7]}},
		 ifc_main_exp_s2_txv_3_BITS_30_TO_23_MINUS_127__q86 } ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4795 =
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4794 +
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4794 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796 =
	     (IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4795 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4798 =
	     (IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4795 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4807 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5113 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22]) ?
	       ifc_main_exp_s2_txv_3[22:0] :
	       23'd0 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5144 =
	     x__h264439 == 8'd0 && x__h274577 == 23'd0 ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5140 ||
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5142 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147 =
	     x__h264439 == 8'd255 && x__h274577[22] ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22] ||
	     x__h264439 == 8'd255 && x__h274577 == 23'd0 ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5144 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5151 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4801) ?
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:23] :
		  IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4807) :
	       _theResult___fst_exp__h274539 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5467 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4801) ?
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5113 :
	       _theResult___fst_sfd__h274540 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_txv_3[22]) ?
	       ifc_main_exp_s2_txv_3[31] :
	       ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	       ifc_main_exp_s2_txv_3[22] &&
	       ifc_main_exp_s2_txv_3[31] ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6268 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22]) ?
	       ifc_main_exp_s2_txv_3[31] :
	       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6264 &&
	       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d6266 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6288 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22]) ?
	       ifc_main_exp_s2_txv_3[31] :
	       (x__h264382 != 8'd255 || x__h289754 != 23'd0 ||
		ifc_main_exp_s2_txv_3[30:23] != 8'd0 ||
		ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	       (x__h264382 != 8'd0 || x__h289754 != 23'd0 ||
		ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
		ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286 ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6322 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22]) ?
	       ifc_main_exp_s2_txv_3[31] :
	       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6264 &&
	       (_0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_7_ETC___d6252 &&
		IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260) !=
	       ifc_main_exp_s2_txv_3[31] ;
  assign IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6643 =
	     (ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_3[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4801) ?
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22]) ?
		  ifc_main_exp_s2_txv_3[30:0] :
		  { IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4807,
		    23'd0 }) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6642 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_txv_4_BITS_30_TO_23_MINUS_127__q117[7]}},
		 ifc_main_exp_s2_txv_4_BITS_30_TO_23_MINUS_127__q117 } ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6740 =
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739 +
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6739 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741 =
	     (IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6740 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6743 =
	     (IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6740 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6752 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7058 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22]) ?
	       ifc_main_exp_s2_txv_4[22:0] :
	       23'd0 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7089 =
	     x__h359484 == 8'd0 && x__h354152 == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7085 ||
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7087 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092 =
	     x__h359484 == 8'd255 && x__h354152[22] ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22] ||
	     x__h359484 == 8'd255 && x__h354152 == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7089 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7096 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6746) ?
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6752) :
	       _theResult___fst_exp__h354114 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7412 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6746) ?
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7058 :
	       _theResult___fst_sfd__h354115 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_txv_4[22]) ?
	       ifc_main_exp_s2_txv_4[31] :
	       ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	       ifc_main_exp_s2_txv_4[22] &&
	       ifc_main_exp_s2_txv_4[31] ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8576 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22]) ?
	       ifc_main_exp_s2_txv_4[31] :
	       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8572 &&
	       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d8574 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8596 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22]) ?
	       ifc_main_exp_s2_txv_4[31] :
	       (x__h374693 != 8'd255 || x__h369329 != 23'd0 ||
		ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
		ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	       (x__h374693 != 8'd0 || x__h369329 != 23'd0 ||
		ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
		ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8615 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22]) ?
	       ifc_main_exp_s2_txv_4[31] :
	       (x__h390112 != 8'd255 || x__h384718 != 23'd0 ||
		ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
		ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	       (x__h390112 != 8'd0 || x__h384718 != 23'd0 ||
		ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
		ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613 ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8655 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22]) ?
	       ifc_main_exp_s2_txv_4[31] :
	       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8572 &&
	       (_0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_7_ETC___d8560 &&
		IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568) !=
	       ifc_main_exp_s2_txv_4[31] ;
  assign IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d9020 =
	     (ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_txv_4[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6746) ?
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22]) ?
		  ifc_main_exp_s2_txv_4[30:0] :
		  { IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6752,
		    23'd0 }) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9019 ;
  assign IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THEN_N_ETC___d558 =
	     ifc_main_factor_s1_factor_res[31] ?
	       { NOT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d316,
		 (ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		   IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d322 :
		   IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d333 } :
	       { NOT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d544,
		 (ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		   IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d322 :
		   IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d555 } ;
  assign IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d11 =
	     ifc_main_factor_s1_factor_res[30:23] < 8'd127 ;
  assign IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32 =
	     ifc_main_factor_s1_factor_res[30:23] - 8'd127 ;
  assign IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d10218 =
	     ifc_main_input_x[30:23] == 8'd255 &&
	     ifc_main_input_x[22:0] != 23'd0 &&
	     !ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	     ifc_main_input_x[30:23] == 8'd255 &&
	     ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	     IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9902 ||
	     _theResult___snd_fst_exp__h538674 == 8'd255 ||
	     guard__h530584 == 2'b0 ||
	     guard__h530584 == 2'b01 ||
	     guard__h530584 == 2'b10 ;
  assign IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9569 =
	     ifc_main_input_x[30:23] == 8'd255 &&
	     ifc_main_input_x[22:0] == 23'd0 ||
	     ifc_main_input_x[30:23] == 8'd0 &&
	     ifc_main_input_x[22:0] == 23'd0 ||
	     !_1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9564 ||
	     _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9566 ;
  assign IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9851 =
	     ifc_main_input_x[30:23] == 8'd255 &&
	     ifc_main_input_x[22:0] != 23'd0 &&
	     !ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	     ifc_main_input_x[30:23] == 8'd255 &&
	     ifc_main_input_x_BITS_22_TO_0__q2[22] ||
	     IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9569 ||
	     _theResult___snd_fst_exp__h525609 == 8'd255 ||
	     guard__h517519 == 2'b0 ||
	     guard__h517519 == 2'b01 ||
	     guard__h517519 == 2'b10 ;
  assign IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ma_ETC___d9902 =
	     ifc_main_input_x[30:23] == 8'd255 &&
	     ifc_main_input_x[22:0] == 23'd0 ||
	     ifc_main_input_x[30:23] == 8'd0 &&
	     ifc_main_input_x[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9897 ||
	     IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9899 ;
  assign IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10954 =
	     x__h577398 == 8'd255 && a_sfd__h577677[22] ||
	     ifc_main_sub_s4_x4[30:23] == 8'd255 &&
	     ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22] ||
	     ifc_main_sub_s4_x4[30:23] == 8'd0 &&
	     ifc_main_sub_s4_x4[22:0] == 23'd0 ||
	     x__h577398 == 8'd255 && a_sfd__h577677 == 23'd0 ||
	     x__h577398 == 8'd0 && a_sfd__h577677 == 23'd0 ||
	     ifc_main_sub_s4_x4[30:23] == 8'd255 &&
	     ifc_main_sub_s4_x4[22:0] == 23'd0 ;
  assign IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10956 =
	     x__h577398 == 8'd255 && a_sfd__h577677 != 23'd0 &&
	     !a_sfd__h577677[22] ||
	     ifc_main_sub_s4_x4[30:23] == 8'd255 &&
	     ifc_main_sub_s4_x4[22:0] != 23'd0 &&
	     !ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22] ||
	     IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10954 ;
  assign IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11107 =
	     x__h577398 == 8'd0 && a_sfd__h577677 == 23'd0 ||
	     ifc_main_sub_s4_x4[30:23] == 8'd255 &&
	     ifc_main_sub_s4_x4[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060 ||
	     IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11061 ;
  assign IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11113 =
	     x__h577398 == 8'd255 && a_sfd__h577677 != 23'd0 &&
	     !a_sfd__h577677[22] ||
	     ifc_main_sub_s4_x4[30:23] == 8'd255 &&
	     ifc_main_sub_s4_x4[22:0] != 23'd0 &&
	     !ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22] ||
	     x__h577398 == 8'd255 && a_sfd__h577677[22] ||
	     ifc_main_sub_s4_x4[30:23] == 8'd255 &&
	     ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22] ||
	     ifc_main_sub_s4_x4[30:23] == 8'd0 &&
	     ifc_main_sub_s4_x4[22:0] == 23'd0 ||
	     x__h577398 == 8'd255 && a_sfd__h577677 == 23'd0 ||
	     IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11107 ;
  assign IF_sfdin00368_BIT_4_THEN_2_ELSE_0__q20 =
	     sfdin__h100368[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin0229_BIT_4_THEN_2_ELSE_0__q24 =
	     sfdin__h80229[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin04448_BIT_24_THEN_2_ELSE_0__q101 =
	     sfdin__h304448[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin10716_BIT_24_THEN_2_ELSE_0__q182 =
	     sfdin__h610716[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin14563_BIT_24_THEN_2_ELSE_0__q64 =
	     sfdin__h214563[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin16589_BIT_24_THEN_2_ELSE_0__q144 =
	     sfdin__h416589[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin21229_BIT_24_THEN_2_ELSE_0__q107 =
	     sfdin__h321229[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin22071_BIT_24_THEN_2_ELSE_0__q186 =
	     sfdin__h622071[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin23773_BIT_24_THEN_2_ELSE_0__q35 =
	     sfdin__h123773[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin25594_BIT_24_THEN_2_ELSE_0__q162 =
	     sfdin__h525594[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin29714_BIT_24_THEN_2_ELSE_0__q70 =
	     sfdin__h229714[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin33368_BIT_24_THEN_2_ELSE_0__q188 =
	     sfdin__h633368[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin33628_BIT_4_THEN_2_ELSE_0__q151 =
	     sfdin__h433628[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin33684_BIT_4_THEN_2_ELSE_0__q114 =
	     sfdin__h333684[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin38659_BIT_24_THEN_2_ELSE_0__q165 =
	     sfdin__h538659[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin46285_BIT_24_THEN_2_ELSE_0__q76 =
	     sfdin__h246285[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin49097_BIT_24_THEN_2_ELSE_0__q31 =
	     sfdin__h149097[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin52834_BIT_24_THEN_2_ELSE_0__q158 =
	     sfdin__h452834[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin53507_BIT_24_THEN_2_ELSE_0__q120 =
	     sfdin__h353507[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin56269_BIT_4_THEN_2_ELSE_0__q83 =
	     sfdin__h256269[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin60372_BIT_4_THEN_2_ELSE_0__q39 =
	     sfdin__h160372[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin62484_BIT_4_THEN_2_ELSE_0__q167 =
	     sfdin__h562484[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin68658_BIT_24_THEN_2_ELSE_0__q126 =
	     sfdin__h368658[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin72931_BIT_24_THEN_2_ELSE_0__q45 =
	     sfdin__h172931[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin73811_BIT_4_THEN_2_ELSE_0__q171 =
	     sfdin__h573811[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin73932_BIT_24_THEN_2_ELSE_0__q89 =
	     sfdin__h273932[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin8132_BIT_4_THEN_2_ELSE_0__q14 =
	     sfdin__h18132[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin8292_BIT_4_THEN_2_ELSE_0__q10 =
	     sfdin__h38292[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin84023_BIT_24_THEN_2_ELSE_0__q132 =
	     sfdin__h384023[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin89083_BIT_24_THEN_2_ELSE_0__q95 =
	     sfdin__h289083[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin89289_BIT_24_THEN_2_ELSE_0__q51 =
	     sfdin__h189289[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin93944_BIT_5_THEN_2_ELSE_0__q178 =
	     sfdin__h593944[5] ? 2'd2 : 2'd0 ;
  assign IF_sfdin97915_BIT_4_THEN_2_ELSE_0__q58 =
	     sfdin__h197915[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin99598_BIT_24_THEN_2_ELSE_0__q138 =
	     sfdin__h399598[24] ? 2'd2 : 2'd0 ;
  assign NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d4415 =
	     ((!IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264 ||
	       IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3266) &&
	      IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365) !=
	     ifc_main_exp_s2_txv_2[31] ;
  assign NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d6335 =
	     ((!IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796 ||
	       IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4798) &&
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260) !=
	     ifc_main_exp_s2_txv_3[31] ;
  assign NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d8668 =
	     ((!IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741 ||
	       IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6743) &&
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568) !=
	     ifc_main_exp_s2_txv_4[31] ;
  assign NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 =
	     (IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8538 ^
	      10'h200) >
	     (IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8542 ^
	      10'h200) ||
	     IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8538 ==
	     IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8542 &&
	     sfdB__h343521 > sfdA__h343520 ;
  assign NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 =
	     (IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6230 ^
	      10'h200) >
	     (IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6234 ^
	      10'h200) ||
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6230 ==
	     IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6234 &&
	     sfdB__h264008 > sfdA__h264007 ;
  assign NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8533 =
	     (x__h419518 != 8'd255 || x__h417324 == 23'd0 ||
	      x__h417324[22]) &&
	     (ifc_main_exp_s2_tsum_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_tsum_4[22]) &&
	     (x__h419518 != 8'd255 || !x__h417324[22]) &&
	     (ifc_main_exp_s2_tsum_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_4[22:0] != 23'd0) &&
	     (x__h419518 != 8'd255 || x__h417324 != 23'd0) ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4335 ^
	      10'h200) >
	     (IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4339 ^
	      10'h200) ||
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4335 ==
	     IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4339 &&
	     sfdB__h204696 > sfdA__h204695 ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6225 =
	     (x__h264269 != 8'd255 || x__h321940 == 23'd0 ||
	      x__h321940[22]) &&
	     (ifc_main_exp_s2_tsum_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_tsum_3[22]) &&
	     (x__h264269 != 8'd255 || !x__h321940[22]) &&
	     (ifc_main_exp_s2_tsum_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_3[22:0] != 23'd0) &&
	     (x__h264269 != 8'd255 || x__h321940 != 23'd0) ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8193 =
	     (x__h407148 != 8'd255 || x__h400317 != 23'd0) &&
	     (x__h407148 != 8'd0 || x__h400317 != 23'd0) &&
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8170 &&
	     !IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8172 ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8202 =
	     sfdres__h343797 >>
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8196 ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8687 =
	     (x__h407148 != 8'd255 || x__h400317 == 23'd0 ||
	      x__h400317[22]) &&
	     (x__h407148 != 8'd255 || !x__h400317[22]) &&
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8193 &&
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8686 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 =
	     (IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d2864 ^
	      10'h200) >
	     (IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2868 ^
	      10'h200) ||
	     IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d2864 ==
	     IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2868 &&
	     sfdB__h163121 > sfdA__h163120 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4330 =
	     (x__h204957 != 8'd255 || x__h246972 == 23'd0 ||
	      x__h246972[22]) &&
	     (ifc_main_exp_s2_tsum_2[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_tsum_2[22]) &&
	     (x__h204957 != 8'd255 || !x__h246972[22]) &&
	     (ifc_main_exp_s2_tsum_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_2[22:0] != 23'd0) &&
	     (x__h204957 != 8'd255 || x__h246972 != 23'd0) ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5885 =
	     (x__h264325 != 8'd255 || x__h305143 != 23'd0) &&
	     (x__h264325 != 8'd0 || x__h305143 != 23'd0) &&
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5862 &&
	     !IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5864 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5894 =
	     sfdres__h264284 >>
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5888 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6347 =
	     (x__h264325 != 8'd255 || x__h305143 == 23'd0 ||
	      x__h305143[22]) &&
	     (x__h264325 != 8'd255 || !x__h305143[22]) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5885 &&
	     IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d6346 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7840 =
	     (x__h390112 != 8'd0 || x__h384718 != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7809 &&
	     !IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7811 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7843 =
	     (x__h390112 != 8'd255 || !x__h384718[22]) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_4[22]) &&
	     (x__h390112 != 8'd255 || x__h384718 != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7840 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7852 =
	     sfdres__h343853 >>
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7846 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d8613 =
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d8605 !=
	     ifc_main_exp_s2_txv_4[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2859 =
	     (x__h163382 != 8'd255 || x__h189952 == 23'd0 ||
	      x__h189952[22]) &&
	     (ifc_main_exp_s2_tsum_1[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_tsum_1[22]) &&
	     (x__h163382 != 8'd255 || !x__h189952[22]) &&
	     (ifc_main_exp_s2_tsum_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_1[22:0] != 23'd0) &&
	     (x__h163382 != 8'd255 || x__h189952 != 23'd0) ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3990 =
	     (x__h205013 != 8'd255 || x__h230385 != 23'd0) &&
	     (x__h205013 != 8'd0 || x__h230385 != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3967 &&
	     !IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3969 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3999 =
	     sfdres__h204972 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3993 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4419 =
	     (x__h205013 != 8'd255 || x__h230385 == 23'd0 ||
	      x__h230385[22]) &&
	     (x__h205013 != 8'd255 || !x__h230385[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3990 &&
	     IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d4418 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5532 =
	     (x__h264382 != 8'd0 || x__h289754 != 23'd0) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5501 &&
	     !IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5503 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5535 =
	     (x__h264382 != 8'd255 || !x__h289754[22]) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_3[22]) &&
	     (x__h264382 != 8'd255 || x__h289754 != 23'd0) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5532 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5544 =
	     sfdres__h264341 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5538 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6286 =
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d6277 !=
	     ifc_main_exp_s2_txv_3[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7477 =
	     (x__h374693 != 8'd0 || x__h369329 != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7446 &&
	     !IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7448 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7480 =
	     (x__h374693 != 8'd255 || !x__h369329[22]) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_4[22]) &&
	     (x__h374693 != 8'd255 || x__h369329 != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7477 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7489 =
	     sfdres__h343909 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7483 ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594 =
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d8585 !=
	     ifc_main_exp_s2_txv_4[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8602 =
	     (x__h374693 != 8'd255 || x__h369329 == 23'd0 ||
	      x__h369329[22]) &&
	     NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7481 &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8594 ;
  assign NOT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d316 =
	     (((ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		 ifc_main_factor_s1_factor_res[30:23] :
		 _theResult___fst_exp__h38877) !=
	      8'd0 ||
	      ((ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		 IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d281 :
		 _theResult___fst_sfd__h38878) !=
	      23'd0 ||
	      IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d299) &&
	     IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d315 ;
  assign NOT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d544 =
	     (((ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		 ifc_main_factor_s1_factor_res[30:23] :
		 _theResult___fst_exp__h18720) !=
	      8'd0 ||
	      ((ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		 IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d281 :
		 _theResult___fst_sfd__h18721) !=
	      23'd0 ||
	      IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d532) &&
	     ((ifc_main_factor_s1_factor_res[30:23] == 8'd255) ?
		((ifc_main_factor_s1_factor_res[30:23] == 8'd255 &&
		  ifc_main_factor_s1_factor_res[22:0] != 23'd0) ?
		   ifc_main_factor_s1_factor_res[31] :
		   ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
		   ifc_main_factor_s1_factor_res[22:0] != 23'd0 ||
		   ifc_main_factor_s1_factor_res[31]) :
		IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d542) ;
  assign NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10839 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	      ifc_main_add_s3_add_rg_stage_out_3[27:5] == 23'd0 ||
	      ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	      !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	      ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0) &&
	     _theResult____h568426[27] &&
	     IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10843 =
	     NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10839 |
	     (x__h568473 != 8'd255 && guard__h566081 != 2'b0) ;
  assign NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_T_ETC___d10899 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	      ifc_main_add_s3_add_rg_stage_out_3[27:5] == 23'd0 ||
	      ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	      !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	      ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0) &&
	     _theResult___snd_snd_fst_exp__h573822 == 8'd0 &&
	     guard__h568415 != 2'd0 ;
  assign NOT_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ETC___d11796 =
	     (ifc_main_div_s5_y[30:23] != 8'd255 ||
	      ifc_main_div_s5_y[22:0] != 23'd0) &&
	     (ifc_main_div_s5_y[30:23] != 8'd0 ||
	      ifc_main_div_s5_y[22:0] != 23'd0) &&
	     IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11778 &&
	     !IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11780 ;
  assign NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10498 =
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      ifc_main_exp_s2_result[22:0] == 23'd0 ||
	      ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      ifc_main_exp_s2_result[22:0] != 23'd0) &&
	     _theResult____h557097[27] &&
	     IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10502 =
	     NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10498 |
	     (x__h557144 != 8'd255 && guard__h554750 != 2'b0) ;
  assign NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10515 =
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      ifc_main_exp_s2_result[22:0] != 23'd0) &&
	     !IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262[9] &&
	     (IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 !=
	      10'd0 ||
	      !_0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268) &&
	     ifc_main_exp_s2_result[31] ;
  assign NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0232_ETC___d10563 =
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      ifc_main_exp_s2_result[22:0] == 23'd0 ||
	      ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	      ifc_main_exp_s2_result[22:0] != 23'd0) &&
	     _theResult___snd_snd_fst_exp__h562495 == 8'd0 &&
	     guard__h557086 != 2'd0 ;
  assign NOT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1108 =
	     (((ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
		 ifc_main_exp_s2_stage1_x[30:23] :
		 _theResult___fst_exp__h80814) !=
	      8'd0 ||
	      ((ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
		 IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d846 :
		 _theResult___fst_sfd__h80815) !=
	      23'd0 ||
	      IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d1096) &&
	     IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d1107 ;
  assign NOT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d881 =
	     (((ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
		 ifc_main_exp_s2_stage1_x[30:23] :
		 _theResult___fst_exp__h100953) !=
	      8'd0 ||
	      ((ifc_main_exp_s2_stage1_x[30:23] == 8'd255) ?
		 IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d846 :
		 _theResult___fst_sfd__h100954) !=
	      23'd0 ||
	      IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d864) &&
	     IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d880 ;
  assign NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2097 =
	     ((ifc_main_exp_s2_stage2_x[30:23] == 8'd255) ?
		ifc_main_exp_s2_stage2_x[30:23] :
		_theResult___fst_exp__h160954) !=
	     8'd0 ||
	     IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2085 !=
	     23'd0 ||
	     IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d2094 ||
	     !ifc_main_exp_s2_stage2_x[31] ;
  assign NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2100 =
	     ((IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ^
	       10'h200) >
	      10'd512 ||
	      IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ==
	      10'd0 &&
	      sfdB__h154960 > 28'd67108864) &&
	     ifc_main_exp_s2_stage2_x[31] ;
  assign NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3155 =
	     (ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_128_E_ETC___d2838 ?
		IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2845 :
		_theResult___fst_exp__h198502) !=
	     8'd0 ||
	     (ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_128_E_ETC___d2838 ?
		((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		  ifc_main_exp_s2_tsum_1[22:0] != 23'd0 &&
		  !ifc_main_exp_s2_tsum_1[22]) ?
		   sfd__h192782 :
		   IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3142) :
		_theResult___fst_sfd__h198503) !=
	     23'd0 ;
  assign NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3164 =
	     NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3155 ||
	     NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 &&
	     NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d3160 ||
	     (NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
		IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2908 :
		ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_IF_ETC___d2910) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3178 =
	     NOT_IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_2_ETC___d3164 &&
	     (ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_128_E_ETC___d2838 ?
		((ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
		  ifc_main_exp_s2_tsum_1[22:0] != 23'd0 &&
		  !ifc_main_exp_s2_tsum_1[22]) ?
		   ifc_main_exp_s2_tsum_1[31] :
		   IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d3170) :
		((_theResult___snd_fst_exp__h197930 == 8'd255 ||
		  guard__h192798 == 2'b0 ||
		  guard__h192798 == 2'b01 ||
		  guard__h192798 == 2'b10) ?
		   IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d3174 :
		   guard__h192798 == 2'b11 &&
		   IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d3174)) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4671 =
	     (ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_238_E_ETC___d4309 ?
		IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4316 :
		_theResult___fst_exp__h256856) !=
	     8'd0 ||
	     (ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_238_E_ETC___d4309 ?
		((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		  ifc_main_exp_s2_tsum_2[22:0] != 23'd0 &&
		  !ifc_main_exp_s2_tsum_2[22]) ?
		   sfd__h250838 :
		   IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4658) :
		_theResult___fst_sfd__h256857) !=
	     23'd0 ;
  assign NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4680 =
	     NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4671 ||
	     NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 &&
	     NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4676 ||
	     (NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
		IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4424 :
		ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_IF_ETC___d4426) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4694 =
	     NOT_IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_2_ETC___d4680 &&
	     (ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_238_E_ETC___d4309 ?
		((ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
		  ifc_main_exp_s2_tsum_2[22:0] != 23'd0 &&
		  !ifc_main_exp_s2_tsum_2[22]) ?
		   ifc_main_exp_s2_tsum_2[31] :
		   IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4686) :
		((_theResult___snd_fst_exp__h256284 == 8'd255 ||
		  guard__h250854 == 2'b0 ||
		  guard__h250854 == 2'b01 ||
		  guard__h250854 == 2'b10) ?
		   IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4690 :
		   guard__h250854 == 2'b11 &&
		   IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4690)) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6599 =
	     (ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_770_E_ETC___d6204 ?
		IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6211 :
		_theResult___fst_exp__h334271) !=
	     8'd0 ||
	     (ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_770_E_ETC___d6204 ?
		((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		  ifc_main_exp_s2_tsum_3[22:0] != 23'd0 &&
		  !ifc_main_exp_s2_tsum_3[22]) ?
		   sfd__h327631 :
		   IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6586) :
		_theResult___fst_sfd__h334272) !=
	     23'd0 ;
  assign NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6608 =
	     NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6599 ||
	     NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 &&
	     NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6604 ||
	     (NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
		IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6352 :
		ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_IF_ETC___d6354) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6622 =
	     NOT_IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_2_ETC___d6608 &&
	     (ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_770_E_ETC___d6204 ?
		((ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
		  ifc_main_exp_s2_tsum_3[22:0] != 23'd0 &&
		  !ifc_main_exp_s2_tsum_3[22]) ?
		   ifc_main_exp_s2_tsum_3[31] :
		   IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6614) :
		((_theResult___snd_fst_exp__h333699 == 8'd255 ||
		  guard__h327647 == 2'b0 ||
		  guard__h327647 == 2'b01 ||
		  guard__h327647 == 2'b10) ?
		   IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6618 :
		   guard__h327647 == 2'b11 &&
		   IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6618)) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9121 =
	     x__h440766 != 8'd0 || x__h439921 != 23'd0 ||
	     NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 &&
	     NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d9117 ||
	     (NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
		IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8692 :
		ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694) ;
  assign NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9134 =
	     { (x__h440766 != 8'd255 || x__h439921 != 23'd0 ||
		ifc_main_exp_s2_stage6_int_res[30:23] != 8'd0 ||
		ifc_main_exp_s2_stage6_int_res[22:0] != 23'd0) &&
	       (x__h440766 != 8'd0 || x__h439921 != 23'd0 ||
		ifc_main_exp_s2_stage6_int_res[30:23] != 8'd255 ||
		ifc_main_exp_s2_stage6_int_res[22:0] != 23'd0) &&
	       NOT_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30__ETC___d9125,
	       IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d9129,
	       (x__h440766 == 8'd255 && x__h439921 == 23'd0 &&
		ifc_main_exp_s2_stage6_int_res[30:23] == 8'd0 &&
		ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0 ||
		x__h440766 == 8'd0 && x__h439921 == 23'd0 &&
		ifc_main_exp_s2_stage6_int_res[30:23] == 8'd255 &&
		ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9149 =
	     (x__h440766 != 8'd0 || x__h439921 != 23'd0) &&
	     (ifc_main_exp_s2_stage6_int_res[30:23] != 8'd0 ||
	      ifc_main_exp_s2_stage6_int_res[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8969 &&
	     !IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8971 ;
  assign NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9152 =
	     (x__h440766 != 8'd255 || !x__h439921[22]) &&
	     (ifc_main_exp_s2_stage6_int_res[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage6_int_res[22]) &&
	     (x__h440766 != 8'd255 || x__h439921 != 23'd0) &&
	     (ifc_main_exp_s2_stage6_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage6_int_res[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9149 ;
  assign NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9162 =
	     sfdres__h343413 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9155 ;
  assign NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2519 =
	     (x__h163438 != 8'd255 || x__h173576 != 23'd0) &&
	     (x__h163438 != 8'd0 || x__h173576 != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2496 &&
	     !IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2498 ;
  assign NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2903 =
	     (x__h163438 != 8'd255 || x__h173576 == 23'd0 ||
	      x__h173576[22]) &&
	     (x__h163438 != 8'd255 || !x__h173576[22]) &&
	     NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2519 &&
	     ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161 &&
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2897 ;
  assign NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3638 =
	     (x__h205070 != 8'd0 || x__h215208 != 23'd0) &&
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3608 &&
	     !IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3610 ;
  assign NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3641 =
	     (x__h205070 != 8'd255 || !x__h215208[22]) &&
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_2[22]) &&
	     (x__h205070 != 8'd255 || x__h215208 != 23'd0) &&
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3638 ;
  assign NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3650 =
	     sfdres__h205029 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3644 ;
  assign NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d4369 =
	     (x__h205070 != 8'd255 || x__h215208 != 23'd0 ||
	      ifc_main_exp_s2_txv_2[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0) &&
	     (x__h205070 != 8'd0 || x__h215208 != 23'd0 ||
	      ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0) ;
  assign NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5170 =
	     (x__h264439 != 8'd0 || x__h274577 != 23'd0) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5140 &&
	     !IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5142 ;
  assign NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5173 =
	     (x__h264439 != 8'd255 || !x__h274577[22]) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_3[22]) &&
	     (x__h264439 != 8'd255 || x__h274577 != 23'd0) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5170 ;
  assign NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5182 =
	     sfdres__h264398 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5176 ;
  assign NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6264 =
	     (x__h264439 != 8'd255 || x__h274577 != 23'd0 ||
	      ifc_main_exp_s2_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     (x__h264439 != 8'd0 || x__h274577 != 23'd0 ||
	      ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) ;
  assign NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d6274 =
	     (x__h264439 != 8'd255 || x__h274577 == 23'd0 ||
	      x__h274577[22]) &&
	     NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5174 &&
	     NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d6266 ;
  assign NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7115 =
	     (x__h359484 != 8'd0 || x__h354152 != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7085 &&
	     !IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7087 ;
  assign NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7118 =
	     (x__h359484 != 8'd255 || !x__h354152[22]) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_4[22]) &&
	     (x__h359484 != 8'd255 || x__h354152 != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7115 ;
  assign NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7127 =
	     sfdres__h343965 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7121 ;
  assign NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8572 =
	     (x__h359484 != 8'd255 || x__h354152 != 23'd0 ||
	      ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     (x__h359484 != 8'd0 || x__h354152 != 23'd0 ||
	      ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) ;
  assign NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d8582 =
	     (x__h359484 != 8'd255 || x__h354152 == 23'd0 ||
	      x__h354152[22]) &&
	     NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7119 &&
	     NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d8574 ;
  assign NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d294 =
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	      ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      ifc_main_factor_s1_factor_res[22:0] != 23'd0) &&
	     sfdin__h33432[27] &&
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d312 =
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      ifc_main_factor_s1_factor_res[22:0] != 23'd0) &&
	     SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 &&
	     (!SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 ||
	      !_0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59) ;
  assign NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ETC___d527 =
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	      ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	      ifc_main_factor_s1_factor_res[22:0] != 23'd0) &&
	     sfdin__h13275[27] &&
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9582 =
	     (ifc_main_input_x[30:23] != 8'd255 ||
	      ifc_main_input_x[22:0] != 23'd0) &&
	     (ifc_main_input_x[30:23] != 8'd0 ||
	      ifc_main_input_x[22:0] != 23'd0) &&
	     _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9564 &&
	     !_1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9566 ;
  assign NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9918 =
	     (ifc_main_input_x[30:23] != 8'd255 ||
	      ifc_main_input_x[22:0] != 23'd0) &&
	     (ifc_main_input_x[30:23] != 8'd0 ||
	      ifc_main_input_x[22:0] != 23'd0) &&
	     IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9897 &&
	     !IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9899 ;
  assign NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11087 =
	     (x__h577398 != 8'd0 || a_sfd__h577677 != 23'd0) &&
	     (ifc_main_sub_s4_x4[30:23] != 8'd255 ||
	      ifc_main_sub_s4_x4[22:0] != 23'd0) &&
	     IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060 &&
	     !IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11061 ;
  assign NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11169 =
	     { (x__h577398 != 8'd255 || a_sfd__h577677 != 23'd0 ||
		ifc_main_sub_s4_x4[30:23] != 8'd255 ||
		ifc_main_sub_s4_x4[22:0] != 23'd0) &&
	       (x__h577398 != 8'd0 || a_sfd__h577677 != 23'd0 ||
		ifc_main_sub_s4_x4[30:23] != 8'd0 ||
		ifc_main_sub_s4_x4[22:0] != 23'd0) &&
	       NOT_NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911__ETC___d11159,
	       IF_IF_ifc_main_sub_s4_x4_0903_BIT_32_0904_THEN_ETC___d11164,
	       (x__h577398 == 8'd255 && a_sfd__h577677 == 23'd0 &&
		ifc_main_sub_s4_x4[30:23] == 8'd255 &&
		ifc_main_sub_s4_x4[22:0] == 23'd0 ||
		x__h577398 == 8'd0 && a_sfd__h577677 == 23'd0 &&
		ifc_main_sub_s4_x4[30:23] == 8'd0 &&
		ifc_main_sub_s4_x4[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11180 =
	     (x__h577398 != 8'd255 || !a_sfd__h577677[22]) &&
	     (ifc_main_sub_s4_x4[30:23] != 8'd255 ||
	      !ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22]) &&
	     (ifc_main_sub_s4_x4[30:23] != 8'd0 ||
	      ifc_main_sub_s4_x4[22:0] != 23'd0) &&
	     (x__h577398 != 8'd255 || a_sfd__h577677 != 23'd0) &&
	     NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11087 ;
  assign NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11182 =
	     (x__h577398 != 8'd255 || a_sfd__h577677 == 23'd0 ||
	      a_sfd__h577677[22]) &&
	     (ifc_main_sub_s4_x4[30:23] != 8'd255 ||
	      ifc_main_sub_s4_x4[22:0] == 23'd0 ||
	      ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22]) &&
	     NOT_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_T_ETC___d11180 ;
  assign NOT_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30__ETC___d9125 =
	     (NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9121 &&
	      IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8991) !=
	     ifc_main_exp_s2_stage6_int_res[31] ;
  assign NOT_NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911__ETC___d11159 =
	     (ifc_main_sub_s4_op4 != 2'b10 &&
	      ifc_main_sub_s4_sub_rg_stage_out_3[36]) !=
	     ifc_main_sub_s4_x4[31] ;
  assign NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d539 =
	     !SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 ||
	     SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 &&
	     _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59 ||
	     ifc_main_factor_s1_factor_res[31] ;
  assign NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414__ETC___d11461 =
	     (ifc_main_div_s5_x[30:23] != 8'd255 ||
	      ifc_main_div_s5_x[22:0] == 23'd0 ||
	      ifc_main_div_s5_x[22]) &&
	     (ifc_main_div_s5_x[30:23] != 8'd255 || !ifc_main_div_s5_x[22]) &&
	     (ifc_main_div_s5_x[30:23] != 8'd255 ||
	      ifc_main_div_s5_x[22:0] != 23'd0) &&
	     (ifc_main_div_s5_x[30:23] != 8'd0 ||
	      ifc_main_div_s5_x[22:0] != 23'd0) &&
	     IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11430 &&
	     !IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11432 ;
  assign NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1182 =
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
	      ifc_main_exp_s2_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd0 ||
	      ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1149 &&
	     !IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1151 ;
  assign NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1195 =
	     sfdres__h129409 >>
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1183 ;
  assign NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1516 =
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
	      ifc_main_exp_s2_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_stage1_int_res[30:23] != 8'd0 ||
	      ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1496 &&
	     !IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1498 ;
  assign NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1528 =
	     sfdres__h104590 >>
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1517 ;
  assign NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1091 =
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_stage1_x[22]) &&
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage1_x[22]) &&
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_x[22:0] != 23'd0) &&
	     sfdin__h75378[27] &&
	     IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	     9'd127 ;
  assign NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d1104 =
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage1_x[22]) &&
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_x[22:0] != 23'd0) &&
	     (!SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 ||
	      SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 &&
	      _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624 ||
	      ifc_main_exp_s2_stage1_x[31]) ;
  assign NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d859 =
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_stage1_x[22]) &&
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage1_x[22]) &&
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_x[22:0] != 23'd0) &&
	     sfdin__h95517[27] &&
	     IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	     9'd127 ;
  assign NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23__ETC___d877 =
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage1_x[22]) &&
	     (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage1_x[22:0] != 23'd0) &&
	     SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 &&
	     (!SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 ||
	      !_0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624) ;
  assign NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2089 =
	     (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage2_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_stage2_x[22]) &&
	     (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage2_x[22]) &&
	     (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage2_x[22:0] != 23'd0) &&
	     sfdin__h155531[27] &&
	     IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 ==
	     9'd127 ;
  assign NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23_ETC___d2101 =
	     (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_stage2_x[22]) &&
	     (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage2_x[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2100 ;
  assign NOT_ifc_main_exp_s2_stage6_int_res_942_BITS_30_ETC___d9153 =
	     (ifc_main_exp_s2_stage6_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_stage6_int_res[22:0] == 23'd0 ||
	      ifc_main_exp_s2_stage6_int_res[22]) &&
	     NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9152 ;
  assign NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 =
	     (ifc_main_exp_s2_tsum_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_1[22:0] == 23'd0 ||
	      ifc_main_exp_s2_tsum_1[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2859 ;
  assign NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d3160 =
	     (NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 &&
	      sfdin__h192811[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h197930 != 8'd255 &&
	      guard__h192798 != 2'b0) ;
  assign NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 =
	     (ifc_main_exp_s2_tsum_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_2[22:0] == 23'd0 ||
	      ifc_main_exp_s2_tsum_2[22]) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4330 ;
  assign NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4676 =
	     (NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 &&
	      sfdin__h250867[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h256284 != 8'd255 &&
	      guard__h250854 != 2'b0) ;
  assign NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 =
	     (ifc_main_exp_s2_tsum_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_tsum_3[22]) &&
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6225 ;
  assign NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6604 =
	     (NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 &&
	      sfdin__h327660[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h333699 != 8'd255 &&
	      guard__h327647 != 2'b0) ;
  assign NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 =
	     (ifc_main_exp_s2_tsum_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_tsum_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_tsum_4[22]) &&
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8533 ;
  assign NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d9117 =
	     (NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 &&
	      sfdin__h426442[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h433643 != 8'd255 &&
	      guard__h426429 != 2'b0) ;
  assign NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2179 =
	     (ifc_main_exp_s2_txv_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_1[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_1[22]) &&
	     (ifc_main_exp_s2_txv_1[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_1[22]) &&
	     (ifc_main_exp_s2_txv_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_1[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_txv_1[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_1[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2154 &&
	     !IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2156 ;
  assign NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2186 =
	     sfdres__h163454 >>
	     _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2180 ;
  assign NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3289 =
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_2[22]) &&
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_2[22]) &&
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_2[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264 &&
	     !IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3266 ;
  assign NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3296 =
	     sfdres__h205086 >>
	     _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3290 ;
  assign NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3642 =
	     (ifc_main_exp_s2_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_2[22]) &&
	     NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3641 ;
  assign NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d4371 =
	     (ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 &&
	      IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d4365) !=
	     ifc_main_exp_s2_txv_2[31] ;
  assign NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4821 =
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_3[22]) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_3[22]) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_3[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796 &&
	     !IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4798 ;
  assign NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4828 =
	     sfdres__h264455 >>
	     _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4822 ;
  assign NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5174 =
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_3[22]) &&
	     NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5173 ;
  assign NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5536 =
	     (ifc_main_exp_s2_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_3[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5535 ;
  assign NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d6266 =
	     (ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 &&
	      IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d6260) !=
	     ifc_main_exp_s2_txv_3[31] ;
  assign NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6766 =
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_4[22]) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_txv_4[22]) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_txv_4[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741 &&
	     !IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6743 ;
  assign NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6773 =
	     sfdres__h344020 >>
	     _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6767 ;
  assign NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7119 =
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_4[22]) &&
	     NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7118 ;
  assign NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7481 =
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_4[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7480 ;
  assign NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7844 =
	     (ifc_main_exp_s2_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_txv_4[22]) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7843 ;
  assign NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d8574 =
	     (ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 &&
	      IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d8568) !=
	     ifc_main_exp_s2_txv_4[31] ;
  assign NOT_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_0912_ETC___d10917 =
	     { ifc_main_sub_s4_op4 != 2'b10 &&
	       ifc_main_sub_s4_sub_rg_stage_out_3[36],
	       (ifc_main_sub_s4_op4 == 2'b10) ?
		 31'd1065353216 :
		 ifc_main_sub_s4_sub_rg_stage_out_3[35:5] } ;
  assign SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d49 =
	     { {2{in2_exp488_MINUS_127__q7[7]}}, in2_exp488_MINUS_127__q7 } ;
  assign SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 =
	     (SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d49 ^
	      10'h200) <=
	     (IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d52 ^
	      10'h200) ;
  assign SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 =
	     SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d49 ==
	     IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d52 ;
  assign SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d614 =
	     { {2{in2_exp4598_MINUS_127__q17[7]}},
	       in2_exp4598_MINUS_127__q17 } ;
  assign SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 =
	     (SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d614 ^
	      10'h200) <=
	     (IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d617 ^
	      10'h200) ;
  assign SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 =
	     SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d614 ==
	     IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d617 ;
  assign _0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_ETC___d9810 =
	     ({ 3'd0,
		IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9807 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9809 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d8421 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8418 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8420 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6113 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6110 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6112 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8071 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8068 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8070 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4218 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4215 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4217 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d5763 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5760 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5762 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d7708 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7705 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7707 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_ETC___d12024 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12021 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12023 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d2747 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2744 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2746 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3869 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3866 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3868 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d5401 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5398 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5400 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d7346 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7343 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7345 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d9381 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9378 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9380 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_input__ETC___d10144 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10141 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10143 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d11687 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11684 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11686 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d12316 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12314 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11686 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1414 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1411 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1413 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1747 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1744 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1746 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d2405 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2402 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2404 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d3515 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3512 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3514 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d5047 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5044 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5046 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d6992 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6989 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6991 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909__ETC___d11320 =
	     ({ 4'd0,
		IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11317 } ^
	      9'h100) <=
	     (IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11319 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d8852 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8849 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8851 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d6512 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6509 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6511 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d4584 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4581 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4583 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3068 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3065 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3067 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ou_ETC___d10760 =
	     ({ 4'd0, b__h573997 } ^ 9'h100) <=
	     (IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 -
	      9'd386 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231_BIT_ETC___d10419 =
	     ({ 4'd0, b__h562670 } ^ 9'h100) <=
	     (IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 -
	      9'd386 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d1016 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1014 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d777 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d778 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d775 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d777 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_BI_ETC___d2009 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2006 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d2008 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d213 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d210 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d212 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d452 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d450 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d212 ^
	      9'h100) ;
  assign _0_CONCAT_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2528 =
	     sfdres__h163397 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2522 ;
  assign _0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9591 =
	     sfdres__h514881 >>
	     _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9585 ;
  assign _0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9925 =
	     sfdres__h514881 >>
	     _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9921 ;
  assign _0_OR_0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6278 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22] ||
	     _0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_7_ETC___d6252 ;
  assign _0_OR_0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d8586 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22] ||
	     _0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_7_ETC___d8560 ;
  assign _0_OR_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_2_ETC___d4357 =
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264 ||
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3266 ;
  assign _0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_7_ETC___d6252 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796 ||
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4798 ;
  assign _0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_7_ETC___d8560 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741 ||
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6743 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d8711 =
	     opB__h343502 >> diff__h343506 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d6371 =
	     opB__h263989 >> diff__h263993 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d4443 =
	     opB__h204677 >> diff__h204681 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_ETC___d2927 =
	     opB__h163102 >> diff__h163106 ;
  assign _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_ETC___d72 =
	     opB__h2208 >> diff__h2212 ;
  assign _0b0_CONCAT_IF_NOT_SEXT_IF_ifc_main_exp_s2_stag_ETC___d637 =
	     opB__h64325 >> diff__h64329 ;
  assign _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268 =
	     y__h557747 < 28'd67108864 ;
  assign _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59 =
	     sfdA__h2226 < 28'd67108864 ;
  assign _0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11102 =
	     opA__h577347 % { 28'd0, opB__h577349 } ;
  assign _0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11119 =
	     opA__h577347 / { 28'd0, opB__h577349 } ;
  assign _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624 =
	     sfdA__h64343 < 28'd67108864 ;
  assign _14008975_MUL_NOT_ifc_main_div_s5_x_1409_BITS_3_ETC___d11468 =
	     sfdres__h600052 >>
	     _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11462 ;
  assign _14680064_MUL_NOT_IF_ifc_main_div_s5_y_1405_BIT_ETC___d11805 =
	     sfdres__h611343 >>
	     _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11799 ;
  assign _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9563 =
	     10'd1 +
	     IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 ;
  assign _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9564 =
	     (_1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9563 ^
	      10'h200) <=
	     10'd639 ;
  assign _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9566 =
	     (_1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9563 ^
	      10'h200) <
	     10'd361 ;
  assign _8808038_MUL_NOT_ifc_main_div_s5_x_1409_BITS_30_ETC___d12112 =
	     sfdres__h622704 >>
	     _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11462 ;
  assign _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9585 =
	     10'd898 -
	     _1_PLUS_IF_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9563 ;
  assign _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9586 =
	     (_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9585 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8196 =
	     10'd898 -
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8169 ;
  assign _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8197 =
	     (_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8196 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5888 =
	     10'd898 -
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5861 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5889 =
	     (_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5888 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7846 =
	     10'd898 -
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7808 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7847 =
	     (_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7846 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3993 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3966 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3994 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3993 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5538 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5500 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5539 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5538 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7483 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7445 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7484 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7483 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11799 =
	     10'd898 -
	     IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11777 ;
  assign _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11800 =
	     (_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11799 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9155 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8968 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9156 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9155 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2522 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2495 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2523 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2522 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3644 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3607 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3645 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3644 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5176 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5139 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5177 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5176 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7121 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7084 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7122 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7121 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9921 =
	     10'd898 -
	     IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 ;
  assign _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9922 =
	     (_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9921 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11462 =
	     10'd898 -
	     IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11429 ;
  assign _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11463 =
	     (_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11462 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1183 =
	     10'd898 -
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1148 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1184 =
	     (_898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1183 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1517 =
	     10'd898 -
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1495 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1518 =
	     (_898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1517 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2180 =
	     10'd898 -
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2153 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2181 =
	     (_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2180 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3290 =
	     10'd898 -
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3263 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3291 =
	     (_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3290 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4822 =
	     10'd898 -
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4795 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4823 =
	     (_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4822 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6767 =
	     10'd898 -
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6740 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6768 =
	     (_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6767 ^
	      10'h200) <=
	     10'd512 ;
  assign _theResult_____1_fst_exp__h593956 =
	     IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11184 ?
	       _theResult___fst_exp__h593953 :
	       _theResult___fst_exp__h593910 ;
  assign _theResult_____1_fst_sfd__h593957 =
	     IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_ETC___d11184 ?
	       _theResult___fst_sfd__h593954 :
	       _theResult___fst_sfd__h593911 ;
  assign _theResult____h557097 =
	     ifc_main_exp_s2_result[31] ? t__h557523 : e__h557524 ;
  assign _theResult____h568426 =
	     ifc_main_add_s3_add_rg_stage_out_3[36] ?
	       e__h568853 :
	       t__h568852 ;
  assign _theResult____h588181 =
	     (shift__h577350 < 8'd29) ? result__h588357 : result__h588505 ;
  assign _theResult___exp__h100934 =
	     sfd__h100484[24] ?
	       ((_theResult___snd_fst_exp__h100383 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h100961) :
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d833 ;
  assign _theResult___exp__h160935 =
	     sfd__h160488[24] ?
	       ((_theResult___snd_fst_exp__h160387 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h160958) :
	       IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2064 ;
  assign _theResult___exp__h173519 =
	     sfd__h173047[24] ?
	       ((_theResult___snd_fst_exp__h172946 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h173555) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d2460 ;
  assign _theResult___exp__h18701 =
	     sfd__h18248[24] ?
	       ((_theResult___snd_fst_exp__h18147 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h18728) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d505 ;
  assign _theResult___exp__h189874 =
	     sfd__h189405[24] ?
	       ((_theResult___snd_fst_exp__h189304 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h189931) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2802 ;
  assign _theResult___exp__h198483 =
	     sfd__h198031[24] ?
	       ((_theResult___snd_fst_exp__h197930 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h198572) :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3123 ;
  assign _theResult___exp__h215151 =
	     sfd__h214679[24] ?
	       ((_theResult___snd_fst_exp__h214578 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h215187) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3570 ;
  assign _theResult___exp__h230302 =
	     sfd__h229830[24] ?
	       ((_theResult___snd_fst_exp__h229729 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h230364) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3924 ;
  assign _theResult___exp__h246870 =
	     sfd__h246401[24] ?
	       ((_theResult___snd_fst_exp__h246300 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h246951) :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4273 ;
  assign _theResult___exp__h256837 =
	     sfd__h256385[24] ?
	       ((_theResult___snd_fst_exp__h256284 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h256962) :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4639 ;
  assign _theResult___exp__h274520 =
	     sfd__h274048[24] ?
	       ((_theResult___snd_fst_exp__h273947 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h274556) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5102 ;
  assign _theResult___exp__h289671 =
	     sfd__h289199[24] ?
	       ((_theResult___snd_fst_exp__h289098 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h289733) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5456 ;
  assign _theResult___exp__h305036 =
	     sfd__h304564[24] ?
	       ((_theResult___snd_fst_exp__h304463 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h305122) :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5818 ;
  assign _theResult___exp__h321814 =
	     sfd__h321345[24] ?
	       ((_theResult___snd_fst_exp__h321244 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h321919) :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6168 ;
  assign _theResult___exp__h334252 =
	     sfd__h333800[24] ?
	       ((_theResult___snd_fst_exp__h333699 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h334413) :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6567 ;
  assign _theResult___exp__h354095 =
	     sfd__h353623[24] ?
	       ((_theResult___snd_fst_exp__h353522 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h354131) :
	       IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7047 ;
  assign _theResult___exp__h369246 =
	     sfd__h368774[24] ?
	       ((_theResult___snd_fst_exp__h368673 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h369308) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7401 ;
  assign _theResult___exp__h384611 =
	     sfd__h384139[24] ?
	       ((_theResult___snd_fst_exp__h384038 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h384697) :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7763 ;
  assign _theResult___exp__h38858 =
	     sfd__h38408[24] ?
	       ((_theResult___snd_fst_exp__h38307 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h38885) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d268 ;
  assign _theResult___exp__h400186 =
	     sfd__h399714[24] ?
	       ((_theResult___snd_fst_exp__h399613 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h400296) :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d8126 ;
  assign _theResult___exp__h417174 =
	     sfd__h416705[24] ?
	       ((_theResult___snd_fst_exp__h416604 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h417303) :
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8476 ;
  assign _theResult___exp__h434196 =
	     sfd__h433744[24] ?
	       ((_theResult___snd_fst_exp__h433643 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h434393) :
	       IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d8907 ;
  assign _theResult___exp__h562575 =
	     (exp__h554785 == 8'd0) ? 8'd2 : e_exp__h562572 ;
  assign _theResult___exp__h562616 =
	     (exp__h554785 == 8'd0) ? 8'd1 : exp__h554785 ;
  assign _theResult___exp__h563470 =
	     sfd__h562816[24] ? t_exp__h563428 : e_exp__h563467 ;
  assign _theResult___exp__h573902 =
	     (exp__h566116 == 8'd0) ? 8'd2 : e_exp__h573899 ;
  assign _theResult___exp__h573943 =
	     (exp__h566116 == 8'd0) ? 8'd1 : exp__h566116 ;
  assign _theResult___exp__h574797 =
	     sfd__h574143[24] ? t_exp__h574755 : e_exp__h574794 ;
  assign _theResult___exp__h80795 =
	     sfd__h80345[24] ?
	       ((_theResult___snd_fst_exp__h80244 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h80822) :
	       IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1069 ;
  assign _theResult___fst__h588027 =
	     IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11062 ?
	       value__h588315[7:0] :
	       8'd0 ;
  assign _theResult___fst_exp__h100374 =
	     sfdin__h95517[27] ?
	       _theResult___fst_exp__h80263 :
	       _theResult___fst_exp__h100465 ;
  assign _theResult___fst_exp__h100377 =
	     (sfdin__h95517[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h100374 ;
  assign _theResult___fst_exp__h100456 =
	     din_exp__h80195 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d775 } ;
  assign _theResult___fst_exp__h100462 =
	     (!sfdin__h95517[27] && !sfdin__h95517[26] &&
	      !sfdin__h95517[25] &&
	      !sfdin__h95517[24] &&
	      !sfdin__h95517[23] &&
	      !sfdin__h95517[22] &&
	      !sfdin__h95517[21] &&
	      !sfdin__h95517[20] &&
	      !sfdin__h95517[19] &&
	      !sfdin__h95517[18] &&
	      !sfdin__h95517[17] &&
	      !sfdin__h95517[16] &&
	      !sfdin__h95517[15] &&
	      !sfdin__h95517[14] &&
	      !sfdin__h95517[13] &&
	      !sfdin__h95517[12] &&
	      !sfdin__h95517[11] &&
	      !sfdin__h95517[10] &&
	      !sfdin__h95517[9] &&
	      !sfdin__h95517[8] &&
	      !sfdin__h95517[7] &&
	      !sfdin__h95517[6] &&
	      !sfdin__h95517[5] &&
	      !sfdin__h95517[4] &&
	      !sfdin__h95517[3] &&
	      !sfdin__h95517[2] &&
	      !sfdin__h95517[1] &&
	      !sfdin__h95517[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d778) ?
	       8'd0 :
	       _theResult___fst_exp__h100456 ;
  assign _theResult___fst_exp__h100465 =
	     (!sfdin__h95517[27] && sfdin__h95517[26]) ?
	       _theResult___fst_exp__h80278 :
	       _theResult___fst_exp__h100462 ;
  assign _theResult___fst_exp__h100953 =
	     (_theResult___snd_fst_exp__h100383 == 8'd255 ||
	      guard__h95504 == 2'b0 ||
	      guard__h95504 == 2'b01) ?
	       _theResult___snd_fst_exp__h100383 :
	       CASE_guard5504_0b10_out_exp00937_0b11_theResul_ETC__q22 ;
  assign _theResult___fst_exp__h123779 =
	     sfdres__h115380[47] ?
	       _theResult___fst_exp__h123807 :
	       _theResult___fst_exp__h123870 ;
  assign _theResult___fst_exp__h123782 =
	     (sfdres__h115380[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h123779 ;
  assign _theResult___fst_exp__h123807 =
	     (din_exp__h123697 == 8'd0) ? 8'd2 : din_exp__h123697 + 8'd1 ;
  assign _theResult___fst_exp__h123822 =
	     (din_exp__h123697 == 8'd0) ? 8'd1 : din_exp__h123697 ;
  assign _theResult___fst_exp__h123861 =
	     din_exp__h123697 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1744 } ;
  assign _theResult___fst_exp__h123867 =
	     (!sfdres__h115380[47] && !sfdres__h115380[46] &&
	      !sfdres__h115380[45] &&
	      !sfdres__h115380[44] &&
	      !sfdres__h115380[43] &&
	      !sfdres__h115380[42] &&
	      !sfdres__h115380[41] &&
	      !sfdres__h115380[40] &&
	      !sfdres__h115380[39] &&
	      !sfdres__h115380[38] &&
	      !sfdres__h115380[37] &&
	      !sfdres__h115380[36] &&
	      !sfdres__h115380[35] &&
	      !sfdres__h115380[34] &&
	      !sfdres__h115380[33] &&
	      !sfdres__h115380[32] &&
	      !sfdres__h115380[31] &&
	      !sfdres__h115380[30] &&
	      !sfdres__h115380[29] &&
	      !sfdres__h115380[28] &&
	      !sfdres__h115380[27] &&
	      !sfdres__h115380[26] &&
	      !sfdres__h115380[25] &&
	      !sfdres__h115380[24] &&
	      !sfdres__h115380[23] &&
	      !sfdres__h115380[22] &&
	      !sfdres__h115380[21] &&
	      !sfdres__h115380[20] &&
	      !sfdres__h115380[19] &&
	      !sfdres__h115380[18] &&
	      !sfdres__h115380[17] &&
	      !sfdres__h115380[16] &&
	      !sfdres__h115380[15] &&
	      !sfdres__h115380[14] &&
	      !sfdres__h115380[13] &&
	      !sfdres__h115380[12] &&
	      !sfdres__h115380[11] &&
	      !sfdres__h115380[10] &&
	      !sfdres__h115380[9] &&
	      !sfdres__h115380[8] &&
	      !sfdres__h115380[7] &&
	      !sfdres__h115380[6] &&
	      !sfdres__h115380[5] &&
	      !sfdres__h115380[4] &&
	      !sfdres__h115380[3] &&
	      !sfdres__h115380[2] &&
	      !sfdres__h115380[1] &&
	      !sfdres__h115380[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1747) ?
	       8'd0 :
	       _theResult___fst_exp__h123861 ;
  assign _theResult___fst_exp__h123870 =
	     (!sfdres__h115380[47] && sfdres__h115380[46]) ?
	       _theResult___fst_exp__h123822 :
	       _theResult___fst_exp__h123867 ;
  assign _theResult___fst_exp__h149103 =
	     sfdres__h140704[47] ?
	       _theResult___fst_exp__h149131 :
	       _theResult___fst_exp__h149194 ;
  assign _theResult___fst_exp__h149106 =
	     (sfdres__h140704[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h149103 ;
  assign _theResult___fst_exp__h149131 =
	     (din_exp__h149021 == 8'd0) ? 8'd2 : din_exp__h149021 + 8'd1 ;
  assign _theResult___fst_exp__h149146 =
	     (din_exp__h149021 == 8'd0) ? 8'd1 : din_exp__h149021 ;
  assign _theResult___fst_exp__h149185 =
	     din_exp__h149021 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1411 } ;
  assign _theResult___fst_exp__h149191 =
	     (!sfdres__h140704[47] && !sfdres__h140704[46] &&
	      !sfdres__h140704[45] &&
	      !sfdres__h140704[44] &&
	      !sfdres__h140704[43] &&
	      !sfdres__h140704[42] &&
	      !sfdres__h140704[41] &&
	      !sfdres__h140704[40] &&
	      !sfdres__h140704[39] &&
	      !sfdres__h140704[38] &&
	      !sfdres__h140704[37] &&
	      !sfdres__h140704[36] &&
	      !sfdres__h140704[35] &&
	      !sfdres__h140704[34] &&
	      !sfdres__h140704[33] &&
	      !sfdres__h140704[32] &&
	      !sfdres__h140704[31] &&
	      !sfdres__h140704[30] &&
	      !sfdres__h140704[29] &&
	      !sfdres__h140704[28] &&
	      !sfdres__h140704[27] &&
	      !sfdres__h140704[26] &&
	      !sfdres__h140704[25] &&
	      !sfdres__h140704[24] &&
	      !sfdres__h140704[23] &&
	      !sfdres__h140704[22] &&
	      !sfdres__h140704[21] &&
	      !sfdres__h140704[20] &&
	      !sfdres__h140704[19] &&
	      !sfdres__h140704[18] &&
	      !sfdres__h140704[17] &&
	      !sfdres__h140704[16] &&
	      !sfdres__h140704[15] &&
	      !sfdres__h140704[14] &&
	      !sfdres__h140704[13] &&
	      !sfdres__h140704[12] &&
	      !sfdres__h140704[11] &&
	      !sfdres__h140704[10] &&
	      !sfdres__h140704[9] &&
	      !sfdres__h140704[8] &&
	      !sfdres__h140704[7] &&
	      !sfdres__h140704[6] &&
	      !sfdres__h140704[5] &&
	      !sfdres__h140704[4] &&
	      !sfdres__h140704[3] &&
	      !sfdres__h140704[2] &&
	      !sfdres__h140704[1] &&
	      !sfdres__h140704[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_st_ETC___d1414) ?
	       8'd0 :
	       _theResult___fst_exp__h149185 ;
  assign _theResult___fst_exp__h149194 =
	     (!sfdres__h140704[47] && sfdres__h140704[46]) ?
	       _theResult___fst_exp__h149146 :
	       _theResult___fst_exp__h149191 ;
  assign _theResult___fst_exp__h160378 =
	     sfdin__h155531[27] ?
	       _theResult___fst_exp__h160406 :
	       _theResult___fst_exp__h160469 ;
  assign _theResult___fst_exp__h160381 =
	     (sfdin__h155531[27] &&
	      IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h160378 ;
  assign _theResult___fst_exp__h160406 =
	     (din_exp__h160338 == 8'd0) ? 8'd2 : din_exp__h160338 + 8'd1 ;
  assign _theResult___fst_exp__h160421 =
	     (din_exp__h160338 == 8'd0) ? 8'd1 : din_exp__h160338 ;
  assign _theResult___fst_exp__h160460 =
	     din_exp__h160338 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2006 } ;
  assign _theResult___fst_exp__h160466 =
	     (!sfdin__h155531[27] && !sfdin__h155531[26] &&
	      !sfdin__h155531[25] &&
	      !sfdin__h155531[24] &&
	      !sfdin__h155531[23] &&
	      !sfdin__h155531[22] &&
	      !sfdin__h155531[21] &&
	      !sfdin__h155531[20] &&
	      !sfdin__h155531[19] &&
	      !sfdin__h155531[18] &&
	      !sfdin__h155531[17] &&
	      !sfdin__h155531[16] &&
	      !sfdin__h155531[15] &&
	      !sfdin__h155531[14] &&
	      !sfdin__h155531[13] &&
	      !sfdin__h155531[12] &&
	      !sfdin__h155531[11] &&
	      !sfdin__h155531[10] &&
	      !sfdin__h155531[9] &&
	      !sfdin__h155531[8] &&
	      !sfdin__h155531[7] &&
	      !sfdin__h155531[6] &&
	      !sfdin__h155531[5] &&
	      !sfdin__h155531[4] &&
	      !sfdin__h155531[3] &&
	      !sfdin__h155531[2] &&
	      !sfdin__h155531[1] &&
	      !sfdin__h155531[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_BI_ETC___d2009) ?
	       8'd0 :
	       _theResult___fst_exp__h160460 ;
  assign _theResult___fst_exp__h160469 =
	     (!sfdin__h155531[27] && sfdin__h155531[26]) ?
	       _theResult___fst_exp__h160421 :
	       _theResult___fst_exp__h160466 ;
  assign _theResult___fst_exp__h160954 =
	     (_theResult___snd_fst_exp__h160387 == 8'd255 ||
	      guard__h155518 == 2'b0 ||
	      guard__h155518 == 2'b01) ?
	       _theResult___snd_fst_exp__h160387 :
	       CASE_guard55518_0b10_out_exp60938_0b11_theResu_ETC__q41 ;
  assign _theResult___fst_exp__h172937 =
	     sfdres__h164538[47] ?
	       _theResult___fst_exp__h172965 :
	       _theResult___fst_exp__h173028 ;
  assign _theResult___fst_exp__h172940 =
	     (sfdres__h164538[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h172937 ;
  assign _theResult___fst_exp__h172965 =
	     (din_exp__h172855 == 8'd0) ? 8'd2 : din_exp__h172855 + 8'd1 ;
  assign _theResult___fst_exp__h172980 =
	     (din_exp__h172855 == 8'd0) ? 8'd1 : din_exp__h172855 ;
  assign _theResult___fst_exp__h173019 =
	     din_exp__h172855 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2402 } ;
  assign _theResult___fst_exp__h173025 =
	     (!sfdres__h164538[47] && !sfdres__h164538[46] &&
	      !sfdres__h164538[45] &&
	      !sfdres__h164538[44] &&
	      !sfdres__h164538[43] &&
	      !sfdres__h164538[42] &&
	      !sfdres__h164538[41] &&
	      !sfdres__h164538[40] &&
	      !sfdres__h164538[39] &&
	      !sfdres__h164538[38] &&
	      !sfdres__h164538[37] &&
	      !sfdres__h164538[36] &&
	      !sfdres__h164538[35] &&
	      !sfdres__h164538[34] &&
	      !sfdres__h164538[33] &&
	      !sfdres__h164538[32] &&
	      !sfdres__h164538[31] &&
	      !sfdres__h164538[30] &&
	      !sfdres__h164538[29] &&
	      !sfdres__h164538[28] &&
	      !sfdres__h164538[27] &&
	      !sfdres__h164538[26] &&
	      !sfdres__h164538[25] &&
	      !sfdres__h164538[24] &&
	      !sfdres__h164538[23] &&
	      !sfdres__h164538[22] &&
	      !sfdres__h164538[21] &&
	      !sfdres__h164538[20] &&
	      !sfdres__h164538[19] &&
	      !sfdres__h164538[18] &&
	      !sfdres__h164538[17] &&
	      !sfdres__h164538[16] &&
	      !sfdres__h164538[15] &&
	      !sfdres__h164538[14] &&
	      !sfdres__h164538[13] &&
	      !sfdres__h164538[12] &&
	      !sfdres__h164538[11] &&
	      !sfdres__h164538[10] &&
	      !sfdres__h164538[9] &&
	      !sfdres__h164538[8] &&
	      !sfdres__h164538[7] &&
	      !sfdres__h164538[6] &&
	      !sfdres__h164538[5] &&
	      !sfdres__h164538[4] &&
	      !sfdres__h164538[3] &&
	      !sfdres__h164538[2] &&
	      !sfdres__h164538[1] &&
	      !sfdres__h164538[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d2405) ?
	       8'd0 :
	       _theResult___fst_exp__h173019 ;
  assign _theResult___fst_exp__h173028 =
	     (!sfdres__h164538[47] && sfdres__h164538[46]) ?
	       _theResult___fst_exp__h172980 :
	       _theResult___fst_exp__h173025 ;
  assign _theResult___fst_exp__h173538 =
	     (_theResult___snd_fst_exp__h172946 == 8'd255 ||
	      guard__h164857 == 2'b0 ||
	      guard__h164857 == 2'b01) ?
	       _theResult___snd_fst_exp__h172946 :
	       CASE_guard64857_0b10_out_exp73522_0b11_theResu_ETC__q47 ;
  assign _theResult___fst_exp__h18138 =
	     sfdin__h13275[27] ?
	       _theResult___fst_exp__h18166 :
	       _theResult___fst_exp__h18229 ;
  assign _theResult___fst_exp__h18141 =
	     (sfdin__h13275[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h18138 ;
  assign _theResult___fst_exp__h18166 =
	     (din_exp__h18098 == 8'd0) ? 8'd2 : din_exp__h18098 + 8'd1 ;
  assign _theResult___fst_exp__h18181 =
	     (din_exp__h18098 == 8'd0) ? 8'd1 : din_exp__h18098 ;
  assign _theResult___fst_exp__h18220 =
	     din_exp__h18098 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d450 } ;
  assign _theResult___fst_exp__h18226 =
	     (!sfdin__h13275[27] && !sfdin__h13275[26] &&
	      !sfdin__h13275[25] &&
	      !sfdin__h13275[24] &&
	      !sfdin__h13275[23] &&
	      !sfdin__h13275[22] &&
	      !sfdin__h13275[21] &&
	      !sfdin__h13275[20] &&
	      !sfdin__h13275[19] &&
	      !sfdin__h13275[18] &&
	      !sfdin__h13275[17] &&
	      !sfdin__h13275[16] &&
	      !sfdin__h13275[15] &&
	      !sfdin__h13275[14] &&
	      !sfdin__h13275[13] &&
	      !sfdin__h13275[12] &&
	      !sfdin__h13275[11] &&
	      !sfdin__h13275[10] &&
	      !sfdin__h13275[9] &&
	      !sfdin__h13275[8] &&
	      !sfdin__h13275[7] &&
	      !sfdin__h13275[6] &&
	      !sfdin__h13275[5] &&
	      !sfdin__h13275[4] &&
	      !sfdin__h13275[3] &&
	      !sfdin__h13275[2] &&
	      !sfdin__h13275[1] &&
	      !sfdin__h13275[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d452) ?
	       8'd0 :
	       _theResult___fst_exp__h18220 ;
  assign _theResult___fst_exp__h18229 =
	     (!sfdin__h13275[27] && sfdin__h13275[26]) ?
	       _theResult___fst_exp__h18181 :
	       _theResult___fst_exp__h18226 ;
  assign _theResult___fst_exp__h18720 =
	     (_theResult___snd_fst_exp__h18147 == 8'd255 ||
	      guard__h13262 == 2'b0 ||
	      guard__h13262 == 2'b01) ?
	       _theResult___snd_fst_exp__h18147 :
	       CASE_guard3262_0b10_out_exp8704_0b11_theResult_ETC__q16 ;
  assign _theResult___fst_exp__h189295 =
	     sfdres__h180829[47] ?
	       _theResult___fst_exp__h189323 :
	       _theResult___fst_exp__h189386 ;
  assign _theResult___fst_exp__h189298 =
	     (sfdres__h180829[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h189295 ;
  assign _theResult___fst_exp__h189323 =
	     (din_exp__h189213 == 8'd0) ? 8'd2 : din_exp__h189213 + 8'd1 ;
  assign _theResult___fst_exp__h189338 =
	     (din_exp__h189213 == 8'd0) ? 8'd1 : din_exp__h189213 ;
  assign _theResult___fst_exp__h189377 =
	     din_exp__h189213 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2744 } ;
  assign _theResult___fst_exp__h189383 =
	     (!sfdres__h180829[47] && !sfdres__h180829[46] &&
	      !sfdres__h180829[45] &&
	      !sfdres__h180829[44] &&
	      !sfdres__h180829[43] &&
	      !sfdres__h180829[42] &&
	      !sfdres__h180829[41] &&
	      !sfdres__h180829[40] &&
	      !sfdres__h180829[39] &&
	      !sfdres__h180829[38] &&
	      !sfdres__h180829[37] &&
	      !sfdres__h180829[36] &&
	      !sfdres__h180829[35] &&
	      !sfdres__h180829[34] &&
	      !sfdres__h180829[33] &&
	      !sfdres__h180829[32] &&
	      !sfdres__h180829[31] &&
	      !sfdres__h180829[30] &&
	      !sfdres__h180829[29] &&
	      !sfdres__h180829[28] &&
	      !sfdres__h180829[27] &&
	      !sfdres__h180829[26] &&
	      !sfdres__h180829[25] &&
	      !sfdres__h180829[24] &&
	      !sfdres__h180829[23] &&
	      !sfdres__h180829[22] &&
	      !sfdres__h180829[21] &&
	      !sfdres__h180829[20] &&
	      !sfdres__h180829[19] &&
	      !sfdres__h180829[18] &&
	      !sfdres__h180829[17] &&
	      !sfdres__h180829[16] &&
	      !sfdres__h180829[15] &&
	      !sfdres__h180829[14] &&
	      !sfdres__h180829[13] &&
	      !sfdres__h180829[12] &&
	      !sfdres__h180829[11] &&
	      !sfdres__h180829[10] &&
	      !sfdres__h180829[9] &&
	      !sfdres__h180829[8] &&
	      !sfdres__h180829[7] &&
	      !sfdres__h180829[6] &&
	      !sfdres__h180829[5] &&
	      !sfdres__h180829[4] &&
	      !sfdres__h180829[3] &&
	      !sfdres__h180829[2] &&
	      !sfdres__h180829[1] &&
	      !sfdres__h180829[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d2747) ?
	       8'd0 :
	       _theResult___fst_exp__h189377 ;
  assign _theResult___fst_exp__h189386 =
	     (!sfdres__h180829[47] && sfdres__h180829[46]) ?
	       _theResult___fst_exp__h189338 :
	       _theResult___fst_exp__h189383 ;
  assign _theResult___fst_exp__h189893 =
	     (_theResult___snd_fst_exp__h189304 == 8'd255 ||
	      guard__h181142 == 2'b0 ||
	      guard__h181142 == 2'b01) ?
	       _theResult___snd_fst_exp__h189304 :
	       CASE_guard81142_0b10_out_exp89877_0b11_theResu_ETC__q53 ;
  assign _theResult___fst_exp__h197921 =
	     sfdin__h192811[27] ?
	       _theResult___fst_exp__h197949 :
	       _theResult___fst_exp__h198012 ;
  assign _theResult___fst_exp__h197924 =
	     (sfdin__h192811[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h197921 ;
  assign _theResult___fst_exp__h197949 =
	     (din_exp__h197860 == 8'd0) ? 8'd2 : din_exp__h197860 + 8'd1 ;
  assign _theResult___fst_exp__h197964 =
	     (din_exp__h197860 == 8'd0) ? 8'd1 : din_exp__h197860 ;
  assign _theResult___fst_exp__h198003 =
	     din_exp__h197860 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3065 } ;
  assign _theResult___fst_exp__h198009 =
	     (!sfdin__h192811[27] && !sfdin__h192811[26] &&
	      !sfdin__h192811[25] &&
	      !sfdin__h192811[24] &&
	      !sfdin__h192811[23] &&
	      !sfdin__h192811[22] &&
	      !sfdin__h192811[21] &&
	      !sfdin__h192811[20] &&
	      !sfdin__h192811[19] &&
	      !sfdin__h192811[18] &&
	      !sfdin__h192811[17] &&
	      !sfdin__h192811[16] &&
	      !sfdin__h192811[15] &&
	      !sfdin__h192811[14] &&
	      !sfdin__h192811[13] &&
	      !sfdin__h192811[12] &&
	      !sfdin__h192811[11] &&
	      !sfdin__h192811[10] &&
	      !sfdin__h192811[9] &&
	      !sfdin__h192811[8] &&
	      !sfdin__h192811[7] &&
	      !sfdin__h192811[6] &&
	      !sfdin__h192811[5] &&
	      !sfdin__h192811[4] &&
	      !sfdin__h192811[3] &&
	      !sfdin__h192811[2] &&
	      !sfdin__h192811[1] &&
	      !sfdin__h192811[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3068) ?
	       8'd0 :
	       _theResult___fst_exp__h198003 ;
  assign _theResult___fst_exp__h198012 =
	     (!sfdin__h192811[27] && sfdin__h192811[26]) ?
	       _theResult___fst_exp__h197964 :
	       _theResult___fst_exp__h198009 ;
  assign _theResult___fst_exp__h198502 =
	     (_theResult___snd_fst_exp__h197930 == 8'd255 ||
	      guard__h192798 == 2'b0 ||
	      guard__h192798 == 2'b01) ?
	       _theResult___snd_fst_exp__h197930 :
	       CASE_guard92798_0b10_out_exp98486_0b11_theResu_ETC__q60 ;
  assign _theResult___fst_exp__h214569 =
	     sfdres__h206170[47] ?
	       _theResult___fst_exp__h214597 :
	       _theResult___fst_exp__h214660 ;
  assign _theResult___fst_exp__h214572 =
	     (sfdres__h206170[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h214569 ;
  assign _theResult___fst_exp__h214597 =
	     (din_exp__h214487 == 8'd0) ? 8'd2 : din_exp__h214487 + 8'd1 ;
  assign _theResult___fst_exp__h214612 =
	     (din_exp__h214487 == 8'd0) ? 8'd1 : din_exp__h214487 ;
  assign _theResult___fst_exp__h214651 =
	     din_exp__h214487 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3512 } ;
  assign _theResult___fst_exp__h214657 =
	     (!sfdres__h206170[47] && !sfdres__h206170[46] &&
	      !sfdres__h206170[45] &&
	      !sfdres__h206170[44] &&
	      !sfdres__h206170[43] &&
	      !sfdres__h206170[42] &&
	      !sfdres__h206170[41] &&
	      !sfdres__h206170[40] &&
	      !sfdres__h206170[39] &&
	      !sfdres__h206170[38] &&
	      !sfdres__h206170[37] &&
	      !sfdres__h206170[36] &&
	      !sfdres__h206170[35] &&
	      !sfdres__h206170[34] &&
	      !sfdres__h206170[33] &&
	      !sfdres__h206170[32] &&
	      !sfdres__h206170[31] &&
	      !sfdres__h206170[30] &&
	      !sfdres__h206170[29] &&
	      !sfdres__h206170[28] &&
	      !sfdres__h206170[27] &&
	      !sfdres__h206170[26] &&
	      !sfdres__h206170[25] &&
	      !sfdres__h206170[24] &&
	      !sfdres__h206170[23] &&
	      !sfdres__h206170[22] &&
	      !sfdres__h206170[21] &&
	      !sfdres__h206170[20] &&
	      !sfdres__h206170[19] &&
	      !sfdres__h206170[18] &&
	      !sfdres__h206170[17] &&
	      !sfdres__h206170[16] &&
	      !sfdres__h206170[15] &&
	      !sfdres__h206170[14] &&
	      !sfdres__h206170[13] &&
	      !sfdres__h206170[12] &&
	      !sfdres__h206170[11] &&
	      !sfdres__h206170[10] &&
	      !sfdres__h206170[9] &&
	      !sfdres__h206170[8] &&
	      !sfdres__h206170[7] &&
	      !sfdres__h206170[6] &&
	      !sfdres__h206170[5] &&
	      !sfdres__h206170[4] &&
	      !sfdres__h206170[3] &&
	      !sfdres__h206170[2] &&
	      !sfdres__h206170[1] &&
	      !sfdres__h206170[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d3515) ?
	       8'd0 :
	       _theResult___fst_exp__h214651 ;
  assign _theResult___fst_exp__h214660 =
	     (!sfdres__h206170[47] && sfdres__h206170[46]) ?
	       _theResult___fst_exp__h214612 :
	       _theResult___fst_exp__h214657 ;
  assign _theResult___fst_exp__h215170 =
	     (_theResult___snd_fst_exp__h214578 == 8'd255 ||
	      guard__h206489 == 2'b0 ||
	      guard__h206489 == 2'b01) ?
	       _theResult___snd_fst_exp__h214578 :
	       CASE_guard06489_0b10_out_exp15154_0b11_theResu_ETC__q66 ;
  assign _theResult___fst_exp__h229720 =
	     sfdres__h221295[47] ?
	       _theResult___fst_exp__h229748 :
	       _theResult___fst_exp__h229811 ;
  assign _theResult___fst_exp__h229723 =
	     (sfdres__h221295[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h229720 ;
  assign _theResult___fst_exp__h229748 =
	     (din_exp__h229638 == 8'd0) ? 8'd2 : din_exp__h229638 + 8'd1 ;
  assign _theResult___fst_exp__h229763 =
	     (din_exp__h229638 == 8'd0) ? 8'd1 : din_exp__h229638 ;
  assign _theResult___fst_exp__h229802 =
	     din_exp__h229638 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3866 } ;
  assign _theResult___fst_exp__h229808 =
	     (!sfdres__h221295[47] && !sfdres__h221295[46] &&
	      !sfdres__h221295[45] &&
	      !sfdres__h221295[44] &&
	      !sfdres__h221295[43] &&
	      !sfdres__h221295[42] &&
	      !sfdres__h221295[41] &&
	      !sfdres__h221295[40] &&
	      !sfdres__h221295[39] &&
	      !sfdres__h221295[38] &&
	      !sfdres__h221295[37] &&
	      !sfdres__h221295[36] &&
	      !sfdres__h221295[35] &&
	      !sfdres__h221295[34] &&
	      !sfdres__h221295[33] &&
	      !sfdres__h221295[32] &&
	      !sfdres__h221295[31] &&
	      !sfdres__h221295[30] &&
	      !sfdres__h221295[29] &&
	      !sfdres__h221295[28] &&
	      !sfdres__h221295[27] &&
	      !sfdres__h221295[26] &&
	      !sfdres__h221295[25] &&
	      !sfdres__h221295[24] &&
	      !sfdres__h221295[23] &&
	      !sfdres__h221295[22] &&
	      !sfdres__h221295[21] &&
	      !sfdres__h221295[20] &&
	      !sfdres__h221295[19] &&
	      !sfdres__h221295[18] &&
	      !sfdres__h221295[17] &&
	      !sfdres__h221295[16] &&
	      !sfdres__h221295[15] &&
	      !sfdres__h221295[14] &&
	      !sfdres__h221295[13] &&
	      !sfdres__h221295[12] &&
	      !sfdres__h221295[11] &&
	      !sfdres__h221295[10] &&
	      !sfdres__h221295[9] &&
	      !sfdres__h221295[8] &&
	      !sfdres__h221295[7] &&
	      !sfdres__h221295[6] &&
	      !sfdres__h221295[5] &&
	      !sfdres__h221295[4] &&
	      !sfdres__h221295[3] &&
	      !sfdres__h221295[2] &&
	      !sfdres__h221295[1] &&
	      !sfdres__h221295[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3869) ?
	       8'd0 :
	       _theResult___fst_exp__h229802 ;
  assign _theResult___fst_exp__h229811 =
	     (!sfdres__h221295[47] && sfdres__h221295[46]) ?
	       _theResult___fst_exp__h229763 :
	       _theResult___fst_exp__h229808 ;
  assign _theResult___fst_exp__h230321 =
	     (_theResult___snd_fst_exp__h229729 == 8'd255 ||
	      guard__h221614 == 2'b0 ||
	      guard__h221614 == 2'b01) ?
	       _theResult___snd_fst_exp__h229729 :
	       CASE_guard21614_0b10_out_exp30305_0b11_theResu_ETC__q72 ;
  assign _theResult___fst_exp__h246291 =
	     sfdres__h237804[47] ?
	       _theResult___fst_exp__h246319 :
	       _theResult___fst_exp__h246382 ;
  assign _theResult___fst_exp__h246294 =
	     (sfdres__h237804[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h246291 ;
  assign _theResult___fst_exp__h246319 =
	     (din_exp__h246209 == 8'd0) ? 8'd2 : din_exp__h246209 + 8'd1 ;
  assign _theResult___fst_exp__h246334 =
	     (din_exp__h246209 == 8'd0) ? 8'd1 : din_exp__h246209 ;
  assign _theResult___fst_exp__h246373 =
	     din_exp__h246209 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4215 } ;
  assign _theResult___fst_exp__h246379 =
	     (!sfdres__h237804[47] && !sfdres__h237804[46] &&
	      !sfdres__h237804[45] &&
	      !sfdres__h237804[44] &&
	      !sfdres__h237804[43] &&
	      !sfdres__h237804[42] &&
	      !sfdres__h237804[41] &&
	      !sfdres__h237804[40] &&
	      !sfdres__h237804[39] &&
	      !sfdres__h237804[38] &&
	      !sfdres__h237804[37] &&
	      !sfdres__h237804[36] &&
	      !sfdres__h237804[35] &&
	      !sfdres__h237804[34] &&
	      !sfdres__h237804[33] &&
	      !sfdres__h237804[32] &&
	      !sfdres__h237804[31] &&
	      !sfdres__h237804[30] &&
	      !sfdres__h237804[29] &&
	      !sfdres__h237804[28] &&
	      !sfdres__h237804[27] &&
	      !sfdres__h237804[26] &&
	      !sfdres__h237804[25] &&
	      !sfdres__h237804[24] &&
	      !sfdres__h237804[23] &&
	      !sfdres__h237804[22] &&
	      !sfdres__h237804[21] &&
	      !sfdres__h237804[20] &&
	      !sfdres__h237804[19] &&
	      !sfdres__h237804[18] &&
	      !sfdres__h237804[17] &&
	      !sfdres__h237804[16] &&
	      !sfdres__h237804[15] &&
	      !sfdres__h237804[14] &&
	      !sfdres__h237804[13] &&
	      !sfdres__h237804[12] &&
	      !sfdres__h237804[11] &&
	      !sfdres__h237804[10] &&
	      !sfdres__h237804[9] &&
	      !sfdres__h237804[8] &&
	      !sfdres__h237804[7] &&
	      !sfdres__h237804[6] &&
	      !sfdres__h237804[5] &&
	      !sfdres__h237804[4] &&
	      !sfdres__h237804[3] &&
	      !sfdres__h237804[2] &&
	      !sfdres__h237804[1] &&
	      !sfdres__h237804[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4218) ?
	       8'd0 :
	       _theResult___fst_exp__h246373 ;
  assign _theResult___fst_exp__h246382 =
	     (!sfdres__h237804[47] && sfdres__h237804[46]) ?
	       _theResult___fst_exp__h246334 :
	       _theResult___fst_exp__h246379 ;
  assign _theResult___fst_exp__h246889 =
	     (_theResult___snd_fst_exp__h246300 == 8'd255 ||
	      guard__h238117 == 2'b0 ||
	      guard__h238117 == 2'b01) ?
	       _theResult___snd_fst_exp__h246300 :
	       CASE_guard38117_0b10_out_exp46873_0b11_theResu_ETC__q78 ;
  assign _theResult___fst_exp__h256275 =
	     sfdin__h250867[27] ?
	       _theResult___fst_exp__h256303 :
	       _theResult___fst_exp__h256366 ;
  assign _theResult___fst_exp__h256278 =
	     (sfdin__h250867[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h256275 ;
  assign _theResult___fst_exp__h256303 =
	     (din_exp__h256202 == 8'd0) ? 8'd2 : din_exp__h256202 + 8'd1 ;
  assign _theResult___fst_exp__h256318 =
	     (din_exp__h256202 == 8'd0) ? 8'd1 : din_exp__h256202 ;
  assign _theResult___fst_exp__h256357 =
	     din_exp__h256202 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4581 } ;
  assign _theResult___fst_exp__h256363 =
	     (!sfdin__h250867[27] && !sfdin__h250867[26] &&
	      !sfdin__h250867[25] &&
	      !sfdin__h250867[24] &&
	      !sfdin__h250867[23] &&
	      !sfdin__h250867[22] &&
	      !sfdin__h250867[21] &&
	      !sfdin__h250867[20] &&
	      !sfdin__h250867[19] &&
	      !sfdin__h250867[18] &&
	      !sfdin__h250867[17] &&
	      !sfdin__h250867[16] &&
	      !sfdin__h250867[15] &&
	      !sfdin__h250867[14] &&
	      !sfdin__h250867[13] &&
	      !sfdin__h250867[12] &&
	      !sfdin__h250867[11] &&
	      !sfdin__h250867[10] &&
	      !sfdin__h250867[9] &&
	      !sfdin__h250867[8] &&
	      !sfdin__h250867[7] &&
	      !sfdin__h250867[6] &&
	      !sfdin__h250867[5] &&
	      !sfdin__h250867[4] &&
	      !sfdin__h250867[3] &&
	      !sfdin__h250867[2] &&
	      !sfdin__h250867[1] &&
	      !sfdin__h250867[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d4584) ?
	       8'd0 :
	       _theResult___fst_exp__h256357 ;
  assign _theResult___fst_exp__h256366 =
	     (!sfdin__h250867[27] && sfdin__h250867[26]) ?
	       _theResult___fst_exp__h256318 :
	       _theResult___fst_exp__h256363 ;
  assign _theResult___fst_exp__h256856 =
	     (_theResult___snd_fst_exp__h256284 == 8'd255 ||
	      guard__h250854 == 2'b0 ||
	      guard__h250854 == 2'b01) ?
	       _theResult___snd_fst_exp__h256284 :
	       CASE_guard50854_0b10_out_exp56840_0b11_theResu_ETC__q85 ;
  assign _theResult___fst_exp__h273938 =
	     sfdres__h265539[47] ?
	       _theResult___fst_exp__h273966 :
	       _theResult___fst_exp__h274029 ;
  assign _theResult___fst_exp__h273941 =
	     (sfdres__h265539[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h273938 ;
  assign _theResult___fst_exp__h273966 =
	     (din_exp__h273856 == 8'd0) ? 8'd2 : din_exp__h273856 + 8'd1 ;
  assign _theResult___fst_exp__h273981 =
	     (din_exp__h273856 == 8'd0) ? 8'd1 : din_exp__h273856 ;
  assign _theResult___fst_exp__h274020 =
	     din_exp__h273856 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5044 } ;
  assign _theResult___fst_exp__h274026 =
	     (!sfdres__h265539[47] && !sfdres__h265539[46] &&
	      !sfdres__h265539[45] &&
	      !sfdres__h265539[44] &&
	      !sfdres__h265539[43] &&
	      !sfdres__h265539[42] &&
	      !sfdres__h265539[41] &&
	      !sfdres__h265539[40] &&
	      !sfdres__h265539[39] &&
	      !sfdres__h265539[38] &&
	      !sfdres__h265539[37] &&
	      !sfdres__h265539[36] &&
	      !sfdres__h265539[35] &&
	      !sfdres__h265539[34] &&
	      !sfdres__h265539[33] &&
	      !sfdres__h265539[32] &&
	      !sfdres__h265539[31] &&
	      !sfdres__h265539[30] &&
	      !sfdres__h265539[29] &&
	      !sfdres__h265539[28] &&
	      !sfdres__h265539[27] &&
	      !sfdres__h265539[26] &&
	      !sfdres__h265539[25] &&
	      !sfdres__h265539[24] &&
	      !sfdres__h265539[23] &&
	      !sfdres__h265539[22] &&
	      !sfdres__h265539[21] &&
	      !sfdres__h265539[20] &&
	      !sfdres__h265539[19] &&
	      !sfdres__h265539[18] &&
	      !sfdres__h265539[17] &&
	      !sfdres__h265539[16] &&
	      !sfdres__h265539[15] &&
	      !sfdres__h265539[14] &&
	      !sfdres__h265539[13] &&
	      !sfdres__h265539[12] &&
	      !sfdres__h265539[11] &&
	      !sfdres__h265539[10] &&
	      !sfdres__h265539[9] &&
	      !sfdres__h265539[8] &&
	      !sfdres__h265539[7] &&
	      !sfdres__h265539[6] &&
	      !sfdres__h265539[5] &&
	      !sfdres__h265539[4] &&
	      !sfdres__h265539[3] &&
	      !sfdres__h265539[2] &&
	      !sfdres__h265539[1] &&
	      !sfdres__h265539[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d5047) ?
	       8'd0 :
	       _theResult___fst_exp__h274020 ;
  assign _theResult___fst_exp__h274029 =
	     (!sfdres__h265539[47] && sfdres__h265539[46]) ?
	       _theResult___fst_exp__h273981 :
	       _theResult___fst_exp__h274026 ;
  assign _theResult___fst_exp__h274539 =
	     (_theResult___snd_fst_exp__h273947 == 8'd255 ||
	      guard__h265858 == 2'b0 ||
	      guard__h265858 == 2'b01) ?
	       _theResult___snd_fst_exp__h273947 :
	       CASE_guard65858_0b10_out_exp74523_0b11_theResu_ETC__q91 ;
  assign _theResult___fst_exp__h289089 =
	     sfdres__h280664[47] ?
	       _theResult___fst_exp__h289117 :
	       _theResult___fst_exp__h289180 ;
  assign _theResult___fst_exp__h289092 =
	     (sfdres__h280664[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h289089 ;
  assign _theResult___fst_exp__h289117 =
	     (din_exp__h289007 == 8'd0) ? 8'd2 : din_exp__h289007 + 8'd1 ;
  assign _theResult___fst_exp__h289132 =
	     (din_exp__h289007 == 8'd0) ? 8'd1 : din_exp__h289007 ;
  assign _theResult___fst_exp__h289171 =
	     din_exp__h289007 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5398 } ;
  assign _theResult___fst_exp__h289177 =
	     (!sfdres__h280664[47] && !sfdres__h280664[46] &&
	      !sfdres__h280664[45] &&
	      !sfdres__h280664[44] &&
	      !sfdres__h280664[43] &&
	      !sfdres__h280664[42] &&
	      !sfdres__h280664[41] &&
	      !sfdres__h280664[40] &&
	      !sfdres__h280664[39] &&
	      !sfdres__h280664[38] &&
	      !sfdres__h280664[37] &&
	      !sfdres__h280664[36] &&
	      !sfdres__h280664[35] &&
	      !sfdres__h280664[34] &&
	      !sfdres__h280664[33] &&
	      !sfdres__h280664[32] &&
	      !sfdres__h280664[31] &&
	      !sfdres__h280664[30] &&
	      !sfdres__h280664[29] &&
	      !sfdres__h280664[28] &&
	      !sfdres__h280664[27] &&
	      !sfdres__h280664[26] &&
	      !sfdres__h280664[25] &&
	      !sfdres__h280664[24] &&
	      !sfdres__h280664[23] &&
	      !sfdres__h280664[22] &&
	      !sfdres__h280664[21] &&
	      !sfdres__h280664[20] &&
	      !sfdres__h280664[19] &&
	      !sfdres__h280664[18] &&
	      !sfdres__h280664[17] &&
	      !sfdres__h280664[16] &&
	      !sfdres__h280664[15] &&
	      !sfdres__h280664[14] &&
	      !sfdres__h280664[13] &&
	      !sfdres__h280664[12] &&
	      !sfdres__h280664[11] &&
	      !sfdres__h280664[10] &&
	      !sfdres__h280664[9] &&
	      !sfdres__h280664[8] &&
	      !sfdres__h280664[7] &&
	      !sfdres__h280664[6] &&
	      !sfdres__h280664[5] &&
	      !sfdres__h280664[4] &&
	      !sfdres__h280664[3] &&
	      !sfdres__h280664[2] &&
	      !sfdres__h280664[1] &&
	      !sfdres__h280664[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d5401) ?
	       8'd0 :
	       _theResult___fst_exp__h289171 ;
  assign _theResult___fst_exp__h289180 =
	     (!sfdres__h280664[47] && sfdres__h280664[46]) ?
	       _theResult___fst_exp__h289132 :
	       _theResult___fst_exp__h289177 ;
  assign _theResult___fst_exp__h289690 =
	     (_theResult___snd_fst_exp__h289098 == 8'd255 ||
	      guard__h280983 == 2'b0 ||
	      guard__h280983 == 2'b01) ?
	       _theResult___snd_fst_exp__h289098 :
	       CASE_guard80983_0b10_out_exp89674_0b11_theResu_ETC__q97 ;
  assign _theResult___fst_exp__h304454 =
	     sfdres__h296007[47] ?
	       _theResult___fst_exp__h304482 :
	       _theResult___fst_exp__h304545 ;
  assign _theResult___fst_exp__h304457 =
	     (sfdres__h296007[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h304454 ;
  assign _theResult___fst_exp__h304482 =
	     (din_exp__h304372 == 8'd0) ? 8'd2 : din_exp__h304372 + 8'd1 ;
  assign _theResult___fst_exp__h304497 =
	     (din_exp__h304372 == 8'd0) ? 8'd1 : din_exp__h304372 ;
  assign _theResult___fst_exp__h304536 =
	     din_exp__h304372 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5760 } ;
  assign _theResult___fst_exp__h304542 =
	     (!sfdres__h296007[47] && !sfdres__h296007[46] &&
	      !sfdres__h296007[45] &&
	      !sfdres__h296007[44] &&
	      !sfdres__h296007[43] &&
	      !sfdres__h296007[42] &&
	      !sfdres__h296007[41] &&
	      !sfdres__h296007[40] &&
	      !sfdres__h296007[39] &&
	      !sfdres__h296007[38] &&
	      !sfdres__h296007[37] &&
	      !sfdres__h296007[36] &&
	      !sfdres__h296007[35] &&
	      !sfdres__h296007[34] &&
	      !sfdres__h296007[33] &&
	      !sfdres__h296007[32] &&
	      !sfdres__h296007[31] &&
	      !sfdres__h296007[30] &&
	      !sfdres__h296007[29] &&
	      !sfdres__h296007[28] &&
	      !sfdres__h296007[27] &&
	      !sfdres__h296007[26] &&
	      !sfdres__h296007[25] &&
	      !sfdres__h296007[24] &&
	      !sfdres__h296007[23] &&
	      !sfdres__h296007[22] &&
	      !sfdres__h296007[21] &&
	      !sfdres__h296007[20] &&
	      !sfdres__h296007[19] &&
	      !sfdres__h296007[18] &&
	      !sfdres__h296007[17] &&
	      !sfdres__h296007[16] &&
	      !sfdres__h296007[15] &&
	      !sfdres__h296007[14] &&
	      !sfdres__h296007[13] &&
	      !sfdres__h296007[12] &&
	      !sfdres__h296007[11] &&
	      !sfdres__h296007[10] &&
	      !sfdres__h296007[9] &&
	      !sfdres__h296007[8] &&
	      !sfdres__h296007[7] &&
	      !sfdres__h296007[6] &&
	      !sfdres__h296007[5] &&
	      !sfdres__h296007[4] &&
	      !sfdres__h296007[3] &&
	      !sfdres__h296007[2] &&
	      !sfdres__h296007[1] &&
	      !sfdres__h296007[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d5763) ?
	       8'd0 :
	       _theResult___fst_exp__h304536 ;
  assign _theResult___fst_exp__h304545 =
	     (!sfdres__h296007[47] && sfdres__h296007[46]) ?
	       _theResult___fst_exp__h304497 :
	       _theResult___fst_exp__h304542 ;
  assign _theResult___fst_exp__h305055 =
	     (_theResult___snd_fst_exp__h304463 == 8'd255 ||
	      guard__h296326 == 2'b0 ||
	      guard__h296326 == 2'b01) ?
	       _theResult___snd_fst_exp__h304463 :
	       CASE_guard96326_0b10_out_exp05039_0b11_theResu_ETC__q103 ;
  assign _theResult___fst_exp__h321235 =
	     sfdres__h312726[47] ?
	       _theResult___fst_exp__h321263 :
	       _theResult___fst_exp__h321326 ;
  assign _theResult___fst_exp__h321238 =
	     (sfdres__h312726[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h321235 ;
  assign _theResult___fst_exp__h321263 =
	     (din_exp__h321153 == 8'd0) ? 8'd2 : din_exp__h321153 + 8'd1 ;
  assign _theResult___fst_exp__h321278 =
	     (din_exp__h321153 == 8'd0) ? 8'd1 : din_exp__h321153 ;
  assign _theResult___fst_exp__h321317 =
	     din_exp__h321153 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6110 } ;
  assign _theResult___fst_exp__h321323 =
	     (!sfdres__h312726[47] && !sfdres__h312726[46] &&
	      !sfdres__h312726[45] &&
	      !sfdres__h312726[44] &&
	      !sfdres__h312726[43] &&
	      !sfdres__h312726[42] &&
	      !sfdres__h312726[41] &&
	      !sfdres__h312726[40] &&
	      !sfdres__h312726[39] &&
	      !sfdres__h312726[38] &&
	      !sfdres__h312726[37] &&
	      !sfdres__h312726[36] &&
	      !sfdres__h312726[35] &&
	      !sfdres__h312726[34] &&
	      !sfdres__h312726[33] &&
	      !sfdres__h312726[32] &&
	      !sfdres__h312726[31] &&
	      !sfdres__h312726[30] &&
	      !sfdres__h312726[29] &&
	      !sfdres__h312726[28] &&
	      !sfdres__h312726[27] &&
	      !sfdres__h312726[26] &&
	      !sfdres__h312726[25] &&
	      !sfdres__h312726[24] &&
	      !sfdres__h312726[23] &&
	      !sfdres__h312726[22] &&
	      !sfdres__h312726[21] &&
	      !sfdres__h312726[20] &&
	      !sfdres__h312726[19] &&
	      !sfdres__h312726[18] &&
	      !sfdres__h312726[17] &&
	      !sfdres__h312726[16] &&
	      !sfdres__h312726[15] &&
	      !sfdres__h312726[14] &&
	      !sfdres__h312726[13] &&
	      !sfdres__h312726[12] &&
	      !sfdres__h312726[11] &&
	      !sfdres__h312726[10] &&
	      !sfdres__h312726[9] &&
	      !sfdres__h312726[8] &&
	      !sfdres__h312726[7] &&
	      !sfdres__h312726[6] &&
	      !sfdres__h312726[5] &&
	      !sfdres__h312726[4] &&
	      !sfdres__h312726[3] &&
	      !sfdres__h312726[2] &&
	      !sfdres__h312726[1] &&
	      !sfdres__h312726[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6113) ?
	       8'd0 :
	       _theResult___fst_exp__h321317 ;
  assign _theResult___fst_exp__h321326 =
	     (!sfdres__h312726[47] && sfdres__h312726[46]) ?
	       _theResult___fst_exp__h321278 :
	       _theResult___fst_exp__h321323 ;
  assign _theResult___fst_exp__h321833 =
	     (_theResult___snd_fst_exp__h321244 == 8'd255 ||
	      guard__h313039 == 2'b0 ||
	      guard__h313039 == 2'b01) ?
	       _theResult___snd_fst_exp__h321244 :
	       CASE_guard13039_0b10_out_exp21817_0b11_theResu_ETC__q109 ;
  assign _theResult___fst_exp__h333690 =
	     sfdin__h327660[27] ?
	       _theResult___fst_exp__h333718 :
	       _theResult___fst_exp__h333781 ;
  assign _theResult___fst_exp__h333693 =
	     (sfdin__h327660[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h333690 ;
  assign _theResult___fst_exp__h333718 =
	     (din_exp__h333605 == 8'd0) ? 8'd2 : din_exp__h333605 + 8'd1 ;
  assign _theResult___fst_exp__h333733 =
	     (din_exp__h333605 == 8'd0) ? 8'd1 : din_exp__h333605 ;
  assign _theResult___fst_exp__h333772 =
	     din_exp__h333605 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6509 } ;
  assign _theResult___fst_exp__h333778 =
	     (!sfdin__h327660[27] && !sfdin__h327660[26] &&
	      !sfdin__h327660[25] &&
	      !sfdin__h327660[24] &&
	      !sfdin__h327660[23] &&
	      !sfdin__h327660[22] &&
	      !sfdin__h327660[21] &&
	      !sfdin__h327660[20] &&
	      !sfdin__h327660[19] &&
	      !sfdin__h327660[18] &&
	      !sfdin__h327660[17] &&
	      !sfdin__h327660[16] &&
	      !sfdin__h327660[15] &&
	      !sfdin__h327660[14] &&
	      !sfdin__h327660[13] &&
	      !sfdin__h327660[12] &&
	      !sfdin__h327660[11] &&
	      !sfdin__h327660[10] &&
	      !sfdin__h327660[9] &&
	      !sfdin__h327660[8] &&
	      !sfdin__h327660[7] &&
	      !sfdin__h327660[6] &&
	      !sfdin__h327660[5] &&
	      !sfdin__h327660[4] &&
	      !sfdin__h327660[3] &&
	      !sfdin__h327660[2] &&
	      !sfdin__h327660[1] &&
	      !sfdin__h327660[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d6512) ?
	       8'd0 :
	       _theResult___fst_exp__h333772 ;
  assign _theResult___fst_exp__h333781 =
	     (!sfdin__h327660[27] && sfdin__h327660[26]) ?
	       _theResult___fst_exp__h333733 :
	       _theResult___fst_exp__h333778 ;
  assign _theResult___fst_exp__h334271 =
	     (_theResult___snd_fst_exp__h333699 == 8'd255 ||
	      guard__h327647 == 2'b0 ||
	      guard__h327647 == 2'b01) ?
	       _theResult___snd_fst_exp__h333699 :
	       CASE_guard27647_0b10_out_exp34255_0b11_theResu_ETC__q116 ;
  assign _theResult___fst_exp__h353513 =
	     sfdres__h345114[47] ?
	       _theResult___fst_exp__h353541 :
	       _theResult___fst_exp__h353604 ;
  assign _theResult___fst_exp__h353516 =
	     (sfdres__h345114[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h353513 ;
  assign _theResult___fst_exp__h353541 =
	     (din_exp__h353431 == 8'd0) ? 8'd2 : din_exp__h353431 + 8'd1 ;
  assign _theResult___fst_exp__h353556 =
	     (din_exp__h353431 == 8'd0) ? 8'd1 : din_exp__h353431 ;
  assign _theResult___fst_exp__h353595 =
	     din_exp__h353431 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6989 } ;
  assign _theResult___fst_exp__h353601 =
	     (!sfdres__h345114[47] && !sfdres__h345114[46] &&
	      !sfdres__h345114[45] &&
	      !sfdres__h345114[44] &&
	      !sfdres__h345114[43] &&
	      !sfdres__h345114[42] &&
	      !sfdres__h345114[41] &&
	      !sfdres__h345114[40] &&
	      !sfdres__h345114[39] &&
	      !sfdres__h345114[38] &&
	      !sfdres__h345114[37] &&
	      !sfdres__h345114[36] &&
	      !sfdres__h345114[35] &&
	      !sfdres__h345114[34] &&
	      !sfdres__h345114[33] &&
	      !sfdres__h345114[32] &&
	      !sfdres__h345114[31] &&
	      !sfdres__h345114[30] &&
	      !sfdres__h345114[29] &&
	      !sfdres__h345114[28] &&
	      !sfdres__h345114[27] &&
	      !sfdres__h345114[26] &&
	      !sfdres__h345114[25] &&
	      !sfdres__h345114[24] &&
	      !sfdres__h345114[23] &&
	      !sfdres__h345114[22] &&
	      !sfdres__h345114[21] &&
	      !sfdres__h345114[20] &&
	      !sfdres__h345114[19] &&
	      !sfdres__h345114[18] &&
	      !sfdres__h345114[17] &&
	      !sfdres__h345114[16] &&
	      !sfdres__h345114[15] &&
	      !sfdres__h345114[14] &&
	      !sfdres__h345114[13] &&
	      !sfdres__h345114[12] &&
	      !sfdres__h345114[11] &&
	      !sfdres__h345114[10] &&
	      !sfdres__h345114[9] &&
	      !sfdres__h345114[8] &&
	      !sfdres__h345114[7] &&
	      !sfdres__h345114[6] &&
	      !sfdres__h345114[5] &&
	      !sfdres__h345114[4] &&
	      !sfdres__h345114[3] &&
	      !sfdres__h345114[2] &&
	      !sfdres__h345114[1] &&
	      !sfdres__h345114[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_tx_ETC___d6992) ?
	       8'd0 :
	       _theResult___fst_exp__h353595 ;
  assign _theResult___fst_exp__h353604 =
	     (!sfdres__h345114[47] && sfdres__h345114[46]) ?
	       _theResult___fst_exp__h353556 :
	       _theResult___fst_exp__h353601 ;
  assign _theResult___fst_exp__h354114 =
	     (_theResult___snd_fst_exp__h353522 == 8'd255 ||
	      guard__h345433 == 2'b0 ||
	      guard__h345433 == 2'b01) ?
	       _theResult___snd_fst_exp__h353522 :
	       CASE_guard45433_0b10_out_exp54098_0b11_theResu_ETC__q122 ;
  assign _theResult___fst_exp__h368664 =
	     sfdres__h360239[47] ?
	       _theResult___fst_exp__h368692 :
	       _theResult___fst_exp__h368755 ;
  assign _theResult___fst_exp__h368667 =
	     (sfdres__h360239[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h368664 ;
  assign _theResult___fst_exp__h368692 =
	     (din_exp__h368582 == 8'd0) ? 8'd2 : din_exp__h368582 + 8'd1 ;
  assign _theResult___fst_exp__h368707 =
	     (din_exp__h368582 == 8'd0) ? 8'd1 : din_exp__h368582 ;
  assign _theResult___fst_exp__h368746 =
	     din_exp__h368582 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7343 } ;
  assign _theResult___fst_exp__h368752 =
	     (!sfdres__h360239[47] && !sfdres__h360239[46] &&
	      !sfdres__h360239[45] &&
	      !sfdres__h360239[44] &&
	      !sfdres__h360239[43] &&
	      !sfdres__h360239[42] &&
	      !sfdres__h360239[41] &&
	      !sfdres__h360239[40] &&
	      !sfdres__h360239[39] &&
	      !sfdres__h360239[38] &&
	      !sfdres__h360239[37] &&
	      !sfdres__h360239[36] &&
	      !sfdres__h360239[35] &&
	      !sfdres__h360239[34] &&
	      !sfdres__h360239[33] &&
	      !sfdres__h360239[32] &&
	      !sfdres__h360239[31] &&
	      !sfdres__h360239[30] &&
	      !sfdres__h360239[29] &&
	      !sfdres__h360239[28] &&
	      !sfdres__h360239[27] &&
	      !sfdres__h360239[26] &&
	      !sfdres__h360239[25] &&
	      !sfdres__h360239[24] &&
	      !sfdres__h360239[23] &&
	      !sfdres__h360239[22] &&
	      !sfdres__h360239[21] &&
	      !sfdres__h360239[20] &&
	      !sfdres__h360239[19] &&
	      !sfdres__h360239[18] &&
	      !sfdres__h360239[17] &&
	      !sfdres__h360239[16] &&
	      !sfdres__h360239[15] &&
	      !sfdres__h360239[14] &&
	      !sfdres__h360239[13] &&
	      !sfdres__h360239[12] &&
	      !sfdres__h360239[11] &&
	      !sfdres__h360239[10] &&
	      !sfdres__h360239[9] &&
	      !sfdres__h360239[8] &&
	      !sfdres__h360239[7] &&
	      !sfdres__h360239[6] &&
	      !sfdres__h360239[5] &&
	      !sfdres__h360239[4] &&
	      !sfdres__h360239[3] &&
	      !sfdres__h360239[2] &&
	      !sfdres__h360239[1] &&
	      !sfdres__h360239[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d7346) ?
	       8'd0 :
	       _theResult___fst_exp__h368746 ;
  assign _theResult___fst_exp__h368755 =
	     (!sfdres__h360239[47] && sfdres__h360239[46]) ?
	       _theResult___fst_exp__h368707 :
	       _theResult___fst_exp__h368752 ;
  assign _theResult___fst_exp__h369265 =
	     (_theResult___snd_fst_exp__h368673 == 8'd255 ||
	      guard__h360558 == 2'b0 ||
	      guard__h360558 == 2'b01) ?
	       _theResult___snd_fst_exp__h368673 :
	       CASE_guard60558_0b10_out_exp69249_0b11_theResu_ETC__q128 ;
  assign _theResult___fst_exp__h38298 =
	     sfdin__h33432[27] ?
	       _theResult___fst_exp__h18166 :
	       _theResult___fst_exp__h38389 ;
  assign _theResult___fst_exp__h38301 =
	     (sfdin__h33432[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h38298 ;
  assign _theResult___fst_exp__h38380 =
	     din_exp__h18098 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d210 } ;
  assign _theResult___fst_exp__h38386 =
	     (!sfdin__h33432[27] && !sfdin__h33432[26] &&
	      !sfdin__h33432[25] &&
	      !sfdin__h33432[24] &&
	      !sfdin__h33432[23] &&
	      !sfdin__h33432[22] &&
	      !sfdin__h33432[21] &&
	      !sfdin__h33432[20] &&
	      !sfdin__h33432[19] &&
	      !sfdin__h33432[18] &&
	      !sfdin__h33432[17] &&
	      !sfdin__h33432[16] &&
	      !sfdin__h33432[15] &&
	      !sfdin__h33432[14] &&
	      !sfdin__h33432[13] &&
	      !sfdin__h33432[12] &&
	      !sfdin__h33432[11] &&
	      !sfdin__h33432[10] &&
	      !sfdin__h33432[9] &&
	      !sfdin__h33432[8] &&
	      !sfdin__h33432[7] &&
	      !sfdin__h33432[6] &&
	      !sfdin__h33432[5] &&
	      !sfdin__h33432[4] &&
	      !sfdin__h33432[3] &&
	      !sfdin__h33432[2] &&
	      !sfdin__h33432[1] &&
	      !sfdin__h33432[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_ETC___d213) ?
	       8'd0 :
	       _theResult___fst_exp__h38380 ;
  assign _theResult___fst_exp__h38389 =
	     (!sfdin__h33432[27] && sfdin__h33432[26]) ?
	       _theResult___fst_exp__h18181 :
	       _theResult___fst_exp__h38386 ;
  assign _theResult___fst_exp__h384029 =
	     sfdres__h375582[47] ?
	       _theResult___fst_exp__h384057 :
	       _theResult___fst_exp__h384120 ;
  assign _theResult___fst_exp__h384032 =
	     (sfdres__h375582[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h384029 ;
  assign _theResult___fst_exp__h384057 =
	     (din_exp__h383947 == 8'd0) ? 8'd2 : din_exp__h383947 + 8'd1 ;
  assign _theResult___fst_exp__h384072 =
	     (din_exp__h383947 == 8'd0) ? 8'd1 : din_exp__h383947 ;
  assign _theResult___fst_exp__h384111 =
	     din_exp__h383947 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7705 } ;
  assign _theResult___fst_exp__h384117 =
	     (!sfdres__h375582[47] && !sfdres__h375582[46] &&
	      !sfdres__h375582[45] &&
	      !sfdres__h375582[44] &&
	      !sfdres__h375582[43] &&
	      !sfdres__h375582[42] &&
	      !sfdres__h375582[41] &&
	      !sfdres__h375582[40] &&
	      !sfdres__h375582[39] &&
	      !sfdres__h375582[38] &&
	      !sfdres__h375582[37] &&
	      !sfdres__h375582[36] &&
	      !sfdres__h375582[35] &&
	      !sfdres__h375582[34] &&
	      !sfdres__h375582[33] &&
	      !sfdres__h375582[32] &&
	      !sfdres__h375582[31] &&
	      !sfdres__h375582[30] &&
	      !sfdres__h375582[29] &&
	      !sfdres__h375582[28] &&
	      !sfdres__h375582[27] &&
	      !sfdres__h375582[26] &&
	      !sfdres__h375582[25] &&
	      !sfdres__h375582[24] &&
	      !sfdres__h375582[23] &&
	      !sfdres__h375582[22] &&
	      !sfdres__h375582[21] &&
	      !sfdres__h375582[20] &&
	      !sfdres__h375582[19] &&
	      !sfdres__h375582[18] &&
	      !sfdres__h375582[17] &&
	      !sfdres__h375582[16] &&
	      !sfdres__h375582[15] &&
	      !sfdres__h375582[14] &&
	      !sfdres__h375582[13] &&
	      !sfdres__h375582[12] &&
	      !sfdres__h375582[11] &&
	      !sfdres__h375582[10] &&
	      !sfdres__h375582[9] &&
	      !sfdres__h375582[8] &&
	      !sfdres__h375582[7] &&
	      !sfdres__h375582[6] &&
	      !sfdres__h375582[5] &&
	      !sfdres__h375582[4] &&
	      !sfdres__h375582[3] &&
	      !sfdres__h375582[2] &&
	      !sfdres__h375582[1] &&
	      !sfdres__h375582[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d7708) ?
	       8'd0 :
	       _theResult___fst_exp__h384111 ;
  assign _theResult___fst_exp__h384120 =
	     (!sfdres__h375582[47] && sfdres__h375582[46]) ?
	       _theResult___fst_exp__h384072 :
	       _theResult___fst_exp__h384117 ;
  assign _theResult___fst_exp__h384630 =
	     (_theResult___snd_fst_exp__h384038 == 8'd255 ||
	      guard__h375901 == 2'b0 ||
	      guard__h375901 == 2'b01) ?
	       _theResult___snd_fst_exp__h384038 :
	       CASE_guard75901_0b10_out_exp84614_0b11_theResu_ETC__q134 ;
  assign _theResult___fst_exp__h38877 =
	     (_theResult___snd_fst_exp__h38307 == 8'd255 ||
	      guard__h33419 == 2'b0 ||
	      guard__h33419 == 2'b01) ?
	       _theResult___snd_fst_exp__h38307 :
	       CASE_guard3419_0b10_out_exp8861_0b11_theResult_ETC__q12 ;
  assign _theResult___fst_exp__h399604 =
	     sfdres__h391135[47] ?
	       _theResult___fst_exp__h399632 :
	       _theResult___fst_exp__h399695 ;
  assign _theResult___fst_exp__h399607 =
	     (sfdres__h391135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h399604 ;
  assign _theResult___fst_exp__h399632 =
	     (din_exp__h399522 == 8'd0) ? 8'd2 : din_exp__h399522 + 8'd1 ;
  assign _theResult___fst_exp__h399647 =
	     (din_exp__h399522 == 8'd0) ? 8'd1 : din_exp__h399522 ;
  assign _theResult___fst_exp__h399686 =
	     din_exp__h399522 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8068 } ;
  assign _theResult___fst_exp__h399692 =
	     (!sfdres__h391135[47] && !sfdres__h391135[46] &&
	      !sfdres__h391135[45] &&
	      !sfdres__h391135[44] &&
	      !sfdres__h391135[43] &&
	      !sfdres__h391135[42] &&
	      !sfdres__h391135[41] &&
	      !sfdres__h391135[40] &&
	      !sfdres__h391135[39] &&
	      !sfdres__h391135[38] &&
	      !sfdres__h391135[37] &&
	      !sfdres__h391135[36] &&
	      !sfdres__h391135[35] &&
	      !sfdres__h391135[34] &&
	      !sfdres__h391135[33] &&
	      !sfdres__h391135[32] &&
	      !sfdres__h391135[31] &&
	      !sfdres__h391135[30] &&
	      !sfdres__h391135[29] &&
	      !sfdres__h391135[28] &&
	      !sfdres__h391135[27] &&
	      !sfdres__h391135[26] &&
	      !sfdres__h391135[25] &&
	      !sfdres__h391135[24] &&
	      !sfdres__h391135[23] &&
	      !sfdres__h391135[22] &&
	      !sfdres__h391135[21] &&
	      !sfdres__h391135[20] &&
	      !sfdres__h391135[19] &&
	      !sfdres__h391135[18] &&
	      !sfdres__h391135[17] &&
	      !sfdres__h391135[16] &&
	      !sfdres__h391135[15] &&
	      !sfdres__h391135[14] &&
	      !sfdres__h391135[13] &&
	      !sfdres__h391135[12] &&
	      !sfdres__h391135[11] &&
	      !sfdres__h391135[10] &&
	      !sfdres__h391135[9] &&
	      !sfdres__h391135[8] &&
	      !sfdres__h391135[7] &&
	      !sfdres__h391135[6] &&
	      !sfdres__h391135[5] &&
	      !sfdres__h391135[4] &&
	      !sfdres__h391135[3] &&
	      !sfdres__h391135[2] &&
	      !sfdres__h391135[1] &&
	      !sfdres__h391135[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8071) ?
	       8'd0 :
	       _theResult___fst_exp__h399686 ;
  assign _theResult___fst_exp__h399695 =
	     (!sfdres__h391135[47] && sfdres__h391135[46]) ?
	       _theResult___fst_exp__h399647 :
	       _theResult___fst_exp__h399692 ;
  assign _theResult___fst_exp__h400205 =
	     (_theResult___snd_fst_exp__h399613 == 8'd255 ||
	      guard__h391454 == 2'b0 ||
	      guard__h391454 == 2'b01) ?
	       _theResult___snd_fst_exp__h399613 :
	       CASE_guard91454_0b10_out_exp00189_0b11_theResu_ETC__q140 ;
  assign _theResult___fst_exp__h416595 =
	     sfdres__h408064[47] ?
	       _theResult___fst_exp__h416623 :
	       _theResult___fst_exp__h416686 ;
  assign _theResult___fst_exp__h416598 =
	     (sfdres__h408064[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h416595 ;
  assign _theResult___fst_exp__h416623 =
	     (din_exp__h416513 == 8'd0) ? 8'd2 : din_exp__h416513 + 8'd1 ;
  assign _theResult___fst_exp__h416638 =
	     (din_exp__h416513 == 8'd0) ? 8'd1 : din_exp__h416513 ;
  assign _theResult___fst_exp__h416677 =
	     din_exp__h416513 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8418 } ;
  assign _theResult___fst_exp__h416683 =
	     (!sfdres__h408064[47] && !sfdres__h408064[46] &&
	      !sfdres__h408064[45] &&
	      !sfdres__h408064[44] &&
	      !sfdres__h408064[43] &&
	      !sfdres__h408064[42] &&
	      !sfdres__h408064[41] &&
	      !sfdres__h408064[40] &&
	      !sfdres__h408064[39] &&
	      !sfdres__h408064[38] &&
	      !sfdres__h408064[37] &&
	      !sfdres__h408064[36] &&
	      !sfdres__h408064[35] &&
	      !sfdres__h408064[34] &&
	      !sfdres__h408064[33] &&
	      !sfdres__h408064[32] &&
	      !sfdres__h408064[31] &&
	      !sfdres__h408064[30] &&
	      !sfdres__h408064[29] &&
	      !sfdres__h408064[28] &&
	      !sfdres__h408064[27] &&
	      !sfdres__h408064[26] &&
	      !sfdres__h408064[25] &&
	      !sfdres__h408064[24] &&
	      !sfdres__h408064[23] &&
	      !sfdres__h408064[22] &&
	      !sfdres__h408064[21] &&
	      !sfdres__h408064[20] &&
	      !sfdres__h408064[19] &&
	      !sfdres__h408064[18] &&
	      !sfdres__h408064[17] &&
	      !sfdres__h408064[16] &&
	      !sfdres__h408064[15] &&
	      !sfdres__h408064[14] &&
	      !sfdres__h408064[13] &&
	      !sfdres__h408064[12] &&
	      !sfdres__h408064[11] &&
	      !sfdres__h408064[10] &&
	      !sfdres__h408064[9] &&
	      !sfdres__h408064[8] &&
	      !sfdres__h408064[7] &&
	      !sfdres__h408064[6] &&
	      !sfdres__h408064[5] &&
	      !sfdres__h408064[4] &&
	      !sfdres__h408064[3] &&
	      !sfdres__h408064[2] &&
	      !sfdres__h408064[1] &&
	      !sfdres__h408064[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d8421) ?
	       8'd0 :
	       _theResult___fst_exp__h416677 ;
  assign _theResult___fst_exp__h416686 =
	     (!sfdres__h408064[47] && sfdres__h408064[46]) ?
	       _theResult___fst_exp__h416638 :
	       _theResult___fst_exp__h416683 ;
  assign _theResult___fst_exp__h417193 =
	     (_theResult___snd_fst_exp__h416604 == 8'd255 ||
	      guard__h408377 == 2'b0 ||
	      guard__h408377 == 2'b01) ?
	       _theResult___snd_fst_exp__h416604 :
	       CASE_guard08377_0b10_out_exp17177_0b11_theResu_ETC__q146 ;
  assign _theResult___fst_exp__h433634 =
	     sfdin__h426442[27] ?
	       _theResult___fst_exp__h433662 :
	       _theResult___fst_exp__h433725 ;
  assign _theResult___fst_exp__h433637 =
	     (sfdin__h426442[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h433634 ;
  assign _theResult___fst_exp__h433662 =
	     (din_exp__h433537 == 8'd0) ? 8'd2 : din_exp__h433537 + 8'd1 ;
  assign _theResult___fst_exp__h433677 =
	     (din_exp__h433537 == 8'd0) ? 8'd1 : din_exp__h433537 ;
  assign _theResult___fst_exp__h433716 =
	     din_exp__h433537 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8849 } ;
  assign _theResult___fst_exp__h433722 =
	     (!sfdin__h426442[27] && !sfdin__h426442[26] &&
	      !sfdin__h426442[25] &&
	      !sfdin__h426442[24] &&
	      !sfdin__h426442[23] &&
	      !sfdin__h426442[22] &&
	      !sfdin__h426442[21] &&
	      !sfdin__h426442[20] &&
	      !sfdin__h426442[19] &&
	      !sfdin__h426442[18] &&
	      !sfdin__h426442[17] &&
	      !sfdin__h426442[16] &&
	      !sfdin__h426442[15] &&
	      !sfdin__h426442[14] &&
	      !sfdin__h426442[13] &&
	      !sfdin__h426442[12] &&
	      !sfdin__h426442[11] &&
	      !sfdin__h426442[10] &&
	      !sfdin__h426442[9] &&
	      !sfdin__h426442[8] &&
	      !sfdin__h426442[7] &&
	      !sfdin__h426442[6] &&
	      !sfdin__h426442[5] &&
	      !sfdin__h426442[4] &&
	      !sfdin__h426442[3] &&
	      !sfdin__h426442[2] &&
	      !sfdin__h426442[1] &&
	      !sfdin__h426442[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d8852) ?
	       8'd0 :
	       _theResult___fst_exp__h433716 ;
  assign _theResult___fst_exp__h433725 =
	     (!sfdin__h426442[27] && sfdin__h426442[26]) ?
	       _theResult___fst_exp__h433677 :
	       _theResult___fst_exp__h433722 ;
  assign _theResult___fst_exp__h434215 =
	     (_theResult___snd_fst_exp__h433643 == 8'd255 ||
	      guard__h426429 == 2'b0 ||
	      guard__h426429 == 2'b01) ?
	       _theResult___snd_fst_exp__h433643 :
	       CASE_guard26429_0b10_out_exp34199_0b11_theResu_ETC__q153 ;
  assign _theResult___fst_exp__h452840 =
	     sfdres__h444007[47] ?
	       _theResult___fst_exp__h452868 :
	       _theResult___fst_exp__h452931 ;
  assign _theResult___fst_exp__h452843 =
	     (sfdres__h444007[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h452840 ;
  assign _theResult___fst_exp__h452868 =
	     (din_exp__h452758 == 8'd0) ? 8'd2 : din_exp__h452758 + 8'd1 ;
  assign _theResult___fst_exp__h452883 =
	     (din_exp__h452758 == 8'd0) ? 8'd1 : din_exp__h452758 ;
  assign _theResult___fst_exp__h452922 =
	     din_exp__h452758 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9378 } ;
  assign _theResult___fst_exp__h452928 =
	     (!sfdres__h444007[47] && !sfdres__h444007[46] &&
	      !sfdres__h444007[45] &&
	      !sfdres__h444007[44] &&
	      !sfdres__h444007[43] &&
	      !sfdres__h444007[42] &&
	      !sfdres__h444007[41] &&
	      !sfdres__h444007[40] &&
	      !sfdres__h444007[39] &&
	      !sfdres__h444007[38] &&
	      !sfdres__h444007[37] &&
	      !sfdres__h444007[36] &&
	      !sfdres__h444007[35] &&
	      !sfdres__h444007[34] &&
	      !sfdres__h444007[33] &&
	      !sfdres__h444007[32] &&
	      !sfdres__h444007[31] &&
	      !sfdres__h444007[30] &&
	      !sfdres__h444007[29] &&
	      !sfdres__h444007[28] &&
	      !sfdres__h444007[27] &&
	      !sfdres__h444007[26] &&
	      !sfdres__h444007[25] &&
	      !sfdres__h444007[24] &&
	      !sfdres__h444007[23] &&
	      !sfdres__h444007[22] &&
	      !sfdres__h444007[21] &&
	      !sfdres__h444007[20] &&
	      !sfdres__h444007[19] &&
	      !sfdres__h444007[18] &&
	      !sfdres__h444007[17] &&
	      !sfdres__h444007[16] &&
	      !sfdres__h444007[15] &&
	      !sfdres__h444007[14] &&
	      !sfdres__h444007[13] &&
	      !sfdres__h444007[12] &&
	      !sfdres__h444007[11] &&
	      !sfdres__h444007[10] &&
	      !sfdres__h444007[9] &&
	      !sfdres__h444007[8] &&
	      !sfdres__h444007[7] &&
	      !sfdres__h444007[6] &&
	      !sfdres__h444007[5] &&
	      !sfdres__h444007[4] &&
	      !sfdres__h444007[3] &&
	      !sfdres__h444007[2] &&
	      !sfdres__h444007[1] &&
	      !sfdres__h444007[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d9381) ?
	       8'd0 :
	       _theResult___fst_exp__h452922 ;
  assign _theResult___fst_exp__h452931 =
	     (!sfdres__h444007[47] && sfdres__h444007[46]) ?
	       _theResult___fst_exp__h452883 :
	       _theResult___fst_exp__h452928 ;
  assign _theResult___fst_exp__h525600 =
	     sfdres__h517206[47] ?
	       _theResult___fst_exp__h525628 :
	       _theResult___fst_exp__h525691 ;
  assign _theResult___fst_exp__h525603 =
	     (sfdres__h517206[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h525600 ;
  assign _theResult___fst_exp__h525628 =
	     (din_exp__h525518 == 8'd0) ? 8'd2 : din_exp__h525518 + 8'd1 ;
  assign _theResult___fst_exp__h525643 =
	     (din_exp__h525518 == 8'd0) ? 8'd1 : din_exp__h525518 ;
  assign _theResult___fst_exp__h525682 =
	     din_exp__h525518 -
	     { 2'd0,
	       IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9807 } ;
  assign _theResult___fst_exp__h525688 =
	     (!sfdres__h517206[47] && !sfdres__h517206[46] &&
	      !sfdres__h517206[45] &&
	      !sfdres__h517206[44] &&
	      !sfdres__h517206[43] &&
	      !sfdres__h517206[42] &&
	      !sfdres__h517206[41] &&
	      !sfdres__h517206[40] &&
	      !sfdres__h517206[39] &&
	      !sfdres__h517206[38] &&
	      !sfdres__h517206[37] &&
	      !sfdres__h517206[36] &&
	      !sfdres__h517206[35] &&
	      !sfdres__h517206[34] &&
	      !sfdres__h517206[33] &&
	      !sfdres__h517206[32] &&
	      !sfdres__h517206[31] &&
	      !sfdres__h517206[30] &&
	      !sfdres__h517206[29] &&
	      !sfdres__h517206[28] &&
	      !sfdres__h517206[27] &&
	      !sfdres__h517206[26] &&
	      !sfdres__h517206[25] &&
	      !sfdres__h517206[24] &&
	      !sfdres__h517206[23] &&
	      !sfdres__h517206[22] &&
	      !sfdres__h517206[21] &&
	      !sfdres__h517206[20] &&
	      !sfdres__h517206[19] &&
	      !sfdres__h517206[18] &&
	      !sfdres__h517206[17] &&
	      !sfdres__h517206[16] &&
	      !sfdres__h517206[15] &&
	      !sfdres__h517206[14] &&
	      !sfdres__h517206[13] &&
	      !sfdres__h517206[12] &&
	      !sfdres__h517206[11] &&
	      !sfdres__h517206[10] &&
	      !sfdres__h517206[9] &&
	      !sfdres__h517206[8] &&
	      !sfdres__h517206[7] &&
	      !sfdres__h517206[6] &&
	      !sfdres__h517206[5] &&
	      !sfdres__h517206[4] &&
	      !sfdres__h517206[3] &&
	      !sfdres__h517206[2] &&
	      !sfdres__h517206[1] &&
	      !sfdres__h517206[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_ETC___d9810) ?
	       8'd0 :
	       _theResult___fst_exp__h525682 ;
  assign _theResult___fst_exp__h525691 =
	     (!sfdres__h517206[47] && sfdres__h517206[46]) ?
	       _theResult___fst_exp__h525643 :
	       _theResult___fst_exp__h525688 ;
  assign _theResult___fst_exp__h538665 =
	     sfdres__h530271[47] ?
	       _theResult___fst_exp__h538693 :
	       _theResult___fst_exp__h538756 ;
  assign _theResult___fst_exp__h538668 =
	     (sfdres__h530271[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h538665 ;
  assign _theResult___fst_exp__h538693 =
	     (din_exp__h538583 == 8'd0) ? 8'd2 : din_exp__h538583 + 8'd1 ;
  assign _theResult___fst_exp__h538708 =
	     (din_exp__h538583 == 8'd0) ? 8'd1 : din_exp__h538583 ;
  assign _theResult___fst_exp__h538747 =
	     din_exp__h538583 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10141 } ;
  assign _theResult___fst_exp__h538753 =
	     (!sfdres__h530271[47] && !sfdres__h530271[46] &&
	      !sfdres__h530271[45] &&
	      !sfdres__h530271[44] &&
	      !sfdres__h530271[43] &&
	      !sfdres__h530271[42] &&
	      !sfdres__h530271[41] &&
	      !sfdres__h530271[40] &&
	      !sfdres__h530271[39] &&
	      !sfdres__h530271[38] &&
	      !sfdres__h530271[37] &&
	      !sfdres__h530271[36] &&
	      !sfdres__h530271[35] &&
	      !sfdres__h530271[34] &&
	      !sfdres__h530271[33] &&
	      !sfdres__h530271[32] &&
	      !sfdres__h530271[31] &&
	      !sfdres__h530271[30] &&
	      !sfdres__h530271[29] &&
	      !sfdres__h530271[28] &&
	      !sfdres__h530271[27] &&
	      !sfdres__h530271[26] &&
	      !sfdres__h530271[25] &&
	      !sfdres__h530271[24] &&
	      !sfdres__h530271[23] &&
	      !sfdres__h530271[22] &&
	      !sfdres__h530271[21] &&
	      !sfdres__h530271[20] &&
	      !sfdres__h530271[19] &&
	      !sfdres__h530271[18] &&
	      !sfdres__h530271[17] &&
	      !sfdres__h530271[16] &&
	      !sfdres__h530271[15] &&
	      !sfdres__h530271[14] &&
	      !sfdres__h530271[13] &&
	      !sfdres__h530271[12] &&
	      !sfdres__h530271[11] &&
	      !sfdres__h530271[10] &&
	      !sfdres__h530271[9] &&
	      !sfdres__h530271[8] &&
	      !sfdres__h530271[7] &&
	      !sfdres__h530271[6] &&
	      !sfdres__h530271[5] &&
	      !sfdres__h530271[4] &&
	      !sfdres__h530271[3] &&
	      !sfdres__h530271[2] &&
	      !sfdres__h530271[1] &&
	      !sfdres__h530271[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_input__ETC___d10144) ?
	       8'd0 :
	       _theResult___fst_exp__h538747 ;
  assign _theResult___fst_exp__h538756 =
	     (!sfdres__h530271[47] && sfdres__h530271[46]) ?
	       _theResult___fst_exp__h538708 :
	       _theResult___fst_exp__h538753 ;
  assign _theResult___fst_exp__h562738 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231_BIT_ETC___d10419 ?
	       out_exp__h562735 :
	       exp__h554785 ;
  assign _theResult___fst_exp__h562741 =
	     (!_theResult____h557097[27] && !_theResult____h557097[26] &&
	      !_theResult____h557097[25] &&
	      !_theResult____h557097[24] &&
	      !_theResult____h557097[23] &&
	      !_theResult____h557097[22] &&
	      !_theResult____h557097[21] &&
	      !_theResult____h557097[20] &&
	      !_theResult____h557097[19] &&
	      !_theResult____h557097[18] &&
	      !_theResult____h557097[17] &&
	      !_theResult____h557097[16] &&
	      !_theResult____h557097[15] &&
	      !_theResult____h557097[14] &&
	      !_theResult____h557097[13] &&
	      !_theResult____h557097[12] &&
	      !_theResult____h557097[11] &&
	      !_theResult____h557097[10] &&
	      !_theResult____h557097[9] &&
	      !_theResult____h557097[8] &&
	      !_theResult____h557097[7] &&
	      !_theResult____h557097[6] &&
	      !_theResult____h557097[5] &&
	      !_theResult____h557097[4] &&
	      !_theResult____h557097[3] &&
	      !_theResult____h557097[2] &&
	      !_theResult____h557097[1] &&
	      !_theResult____h557097[0]) ?
	       8'd0 :
	       _theResult___fst_exp__h562738 ;
  assign _theResult___fst_exp__h562744 =
	     (!_theResult____h557097[27] && _theResult____h557097[26]) ?
	       _theResult___exp__h562616 :
	       _theResult___fst_exp__h562741 ;
  assign _theResult___fst_exp__h574065 =
	     _0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ou_ETC___d10760 ?
	       out_exp__h574062 :
	       exp__h566116 ;
  assign _theResult___fst_exp__h574068 =
	     (!_theResult____h568426[27] && !_theResult____h568426[26] &&
	      !_theResult____h568426[25] &&
	      !_theResult____h568426[24] &&
	      !_theResult____h568426[23] &&
	      !_theResult____h568426[22] &&
	      !_theResult____h568426[21] &&
	      !_theResult____h568426[20] &&
	      !_theResult____h568426[19] &&
	      !_theResult____h568426[18] &&
	      !_theResult____h568426[17] &&
	      !_theResult____h568426[16] &&
	      !_theResult____h568426[15] &&
	      !_theResult____h568426[14] &&
	      !_theResult____h568426[13] &&
	      !_theResult____h568426[12] &&
	      !_theResult____h568426[11] &&
	      !_theResult____h568426[10] &&
	      !_theResult____h568426[9] &&
	      !_theResult____h568426[8] &&
	      !_theResult____h568426[7] &&
	      !_theResult____h568426[6] &&
	      !_theResult____h568426[5] &&
	      !_theResult____h568426[4] &&
	      !_theResult____h568426[3] &&
	      !_theResult____h568426[2] &&
	      !_theResult____h568426[1] &&
	      !_theResult____h568426[0]) ?
	       8'd0 :
	       _theResult___fst_exp__h574065 ;
  assign _theResult___fst_exp__h574071 =
	     (!_theResult____h568426[27] && _theResult____h568426[26]) ?
	       _theResult___exp__h573943 :
	       _theResult___fst_exp__h574068 ;
  assign _theResult___fst_exp__h593904 =
	     _theResult___snd_fst_exp__h588066 - 8'd1 ;
  assign _theResult___fst_exp__h593907 =
	     (rsfd__h577327[28:27] == 2'b0) ?
	       _theResult___fst_exp__h593904 :
	       8'd254 ;
  assign _theResult___fst_exp__h593910 =
	     (_theResult___snd_fst_exp__h588066 == 8'd255) ?
	       _theResult___fst_exp__h593907 :
	       _theResult___snd_fst_exp__h588066 ;
  assign _theResult___fst_exp__h593950 =
	     sfdin__h589153[28] ?
	       _theResult___fst_exp__h593975 :
	       _theResult___fst_exp__h594038 ;
  assign _theResult___fst_exp__h593953 =
	     (sfdin__h589153[28] &&
	      IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h593950 ;
  assign _theResult___fst_exp__h593975 =
	     (_theResult___fst_exp__h593910 == 8'd0) ?
	       8'd2 :
	       _theResult___fst_exp__h593910 + 8'd1 ;
  assign _theResult___fst_exp__h593990 =
	     (_theResult___fst_exp__h593910 == 8'd0) ?
	       8'd1 :
	       _theResult___fst_exp__h593910 ;
  assign _theResult___fst_exp__h594029 =
	     _theResult___fst_exp__h593910 -
	     { 3'd0,
	       IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11317 } ;
  assign _theResult___fst_exp__h594035 =
	     (!sfdin__h589153[28] && !sfdin__h589153[27] &&
	      !sfdin__h589153[26] &&
	      !sfdin__h589153[25] &&
	      !sfdin__h589153[24] &&
	      !sfdin__h589153[23] &&
	      !sfdin__h589153[22] &&
	      !sfdin__h589153[21] &&
	      !sfdin__h589153[20] &&
	      !sfdin__h589153[19] &&
	      !sfdin__h589153[18] &&
	      !sfdin__h589153[17] &&
	      !sfdin__h589153[16] &&
	      !sfdin__h589153[15] &&
	      !sfdin__h589153[14] &&
	      !sfdin__h589153[13] &&
	      !sfdin__h589153[12] &&
	      !sfdin__h589153[11] &&
	      !sfdin__h589153[10] &&
	      !sfdin__h589153[9] &&
	      !sfdin__h589153[8] &&
	      !sfdin__h589153[7] &&
	      !sfdin__h589153[6] &&
	      !sfdin__h589153[5] &&
	      !sfdin__h589153[4] &&
	      !sfdin__h589153[3] &&
	      !sfdin__h589153[2] &&
	      !sfdin__h589153[1] &&
	      !sfdin__h589153[0] ||
	      !_0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909__ETC___d11320) ?
	       8'd0 :
	       _theResult___fst_exp__h594029 ;
  assign _theResult___fst_exp__h594038 =
	     (!sfdin__h589153[28] && sfdin__h589153[27]) ?
	       _theResult___fst_exp__h593990 :
	       _theResult___fst_exp__h594035 ;
  assign _theResult___fst_exp__h610722 =
	     sfdres__h602283[47] ?
	       _theResult___fst_exp__h610750 :
	       _theResult___fst_exp__h610813 ;
  assign _theResult___fst_exp__h610725 =
	     (sfdres__h602283[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h610722 ;
  assign _theResult___fst_exp__h610750 =
	     (din_exp__h610640 == 8'd0) ? 8'd2 : din_exp__h610640 + 8'd1 ;
  assign _theResult___fst_exp__h610765 =
	     (din_exp__h610640 == 8'd0) ? 8'd1 : din_exp__h610640 ;
  assign _theResult___fst_exp__h610804 =
	     din_exp__h610640 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11684 } ;
  assign _theResult___fst_exp__h610810 =
	     (!sfdres__h602283[47] && !sfdres__h602283[46] &&
	      !sfdres__h602283[45] &&
	      !sfdres__h602283[44] &&
	      !sfdres__h602283[43] &&
	      !sfdres__h602283[42] &&
	      !sfdres__h602283[41] &&
	      !sfdres__h602283[40] &&
	      !sfdres__h602283[39] &&
	      !sfdres__h602283[38] &&
	      !sfdres__h602283[37] &&
	      !sfdres__h602283[36] &&
	      !sfdres__h602283[35] &&
	      !sfdres__h602283[34] &&
	      !sfdres__h602283[33] &&
	      !sfdres__h602283[32] &&
	      !sfdres__h602283[31] &&
	      !sfdres__h602283[30] &&
	      !sfdres__h602283[29] &&
	      !sfdres__h602283[28] &&
	      !sfdres__h602283[27] &&
	      !sfdres__h602283[26] &&
	      !sfdres__h602283[25] &&
	      !sfdres__h602283[24] &&
	      !sfdres__h602283[23] &&
	      !sfdres__h602283[22] &&
	      !sfdres__h602283[21] &&
	      !sfdres__h602283[20] &&
	      !sfdres__h602283[19] &&
	      !sfdres__h602283[18] &&
	      !sfdres__h602283[17] &&
	      !sfdres__h602283[16] &&
	      !sfdres__h602283[15] &&
	      !sfdres__h602283[14] &&
	      !sfdres__h602283[13] &&
	      !sfdres__h602283[12] &&
	      !sfdres__h602283[11] &&
	      !sfdres__h602283[10] &&
	      !sfdres__h602283[9] &&
	      !sfdres__h602283[8] &&
	      !sfdres__h602283[7] &&
	      !sfdres__h602283[6] &&
	      !sfdres__h602283[5] &&
	      !sfdres__h602283[4] &&
	      !sfdres__h602283[3] &&
	      !sfdres__h602283[2] &&
	      !sfdres__h602283[1] &&
	      !sfdres__h602283[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d11687) ?
	       8'd0 :
	       _theResult___fst_exp__h610804 ;
  assign _theResult___fst_exp__h610813 =
	     (!sfdres__h602283[47] && sfdres__h602283[46]) ?
	       _theResult___fst_exp__h610765 :
	       _theResult___fst_exp__h610810 ;
  assign _theResult___fst_exp__h622077 =
	     sfdres__h613638[47] ?
	       _theResult___fst_exp__h622105 :
	       _theResult___fst_exp__h622168 ;
  assign _theResult___fst_exp__h622080 =
	     (sfdres__h613638[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h622077 ;
  assign _theResult___fst_exp__h622105 =
	     (din_exp__h621995 == 8'd0) ? 8'd2 : din_exp__h621995 + 8'd1 ;
  assign _theResult___fst_exp__h622120 =
	     (din_exp__h621995 == 8'd0) ? 8'd1 : din_exp__h621995 ;
  assign _theResult___fst_exp__h622159 =
	     din_exp__h621995 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12021 } ;
  assign _theResult___fst_exp__h622165 =
	     (!sfdres__h613638[47] && !sfdres__h613638[46] &&
	      !sfdres__h613638[45] &&
	      !sfdres__h613638[44] &&
	      !sfdres__h613638[43] &&
	      !sfdres__h613638[42] &&
	      !sfdres__h613638[41] &&
	      !sfdres__h613638[40] &&
	      !sfdres__h613638[39] &&
	      !sfdres__h613638[38] &&
	      !sfdres__h613638[37] &&
	      !sfdres__h613638[36] &&
	      !sfdres__h613638[35] &&
	      !sfdres__h613638[34] &&
	      !sfdres__h613638[33] &&
	      !sfdres__h613638[32] &&
	      !sfdres__h613638[31] &&
	      !sfdres__h613638[30] &&
	      !sfdres__h613638[29] &&
	      !sfdres__h613638[28] &&
	      !sfdres__h613638[27] &&
	      !sfdres__h613638[26] &&
	      !sfdres__h613638[25] &&
	      !sfdres__h613638[24] &&
	      !sfdres__h613638[23] &&
	      !sfdres__h613638[22] &&
	      !sfdres__h613638[21] &&
	      !sfdres__h613638[20] &&
	      !sfdres__h613638[19] &&
	      !sfdres__h613638[18] &&
	      !sfdres__h613638[17] &&
	      !sfdres__h613638[16] &&
	      !sfdres__h613638[15] &&
	      !sfdres__h613638[14] &&
	      !sfdres__h613638[13] &&
	      !sfdres__h613638[12] &&
	      !sfdres__h613638[11] &&
	      !sfdres__h613638[10] &&
	      !sfdres__h613638[9] &&
	      !sfdres__h613638[8] &&
	      !sfdres__h613638[7] &&
	      !sfdres__h613638[6] &&
	      !sfdres__h613638[5] &&
	      !sfdres__h613638[4] &&
	      !sfdres__h613638[3] &&
	      !sfdres__h613638[2] &&
	      !sfdres__h613638[1] &&
	      !sfdres__h613638[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_ETC___d12024) ?
	       8'd0 :
	       _theResult___fst_exp__h622159 ;
  assign _theResult___fst_exp__h622168 =
	     (!sfdres__h613638[47] && sfdres__h613638[46]) ?
	       _theResult___fst_exp__h622120 :
	       _theResult___fst_exp__h622165 ;
  assign _theResult___fst_exp__h633374 =
	     sfdres__h624935[47] ?
	       _theResult___fst_exp__h610750 :
	       _theResult___fst_exp__h633465 ;
  assign _theResult___fst_exp__h633377 =
	     (sfdres__h624935[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h633374 ;
  assign _theResult___fst_exp__h633456 =
	     din_exp__h610640 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12314 } ;
  assign _theResult___fst_exp__h633462 =
	     (!sfdres__h624935[47] && !sfdres__h624935[46] &&
	      !sfdres__h624935[45] &&
	      !sfdres__h624935[44] &&
	      !sfdres__h624935[43] &&
	      !sfdres__h624935[42] &&
	      !sfdres__h624935[41] &&
	      !sfdres__h624935[40] &&
	      !sfdres__h624935[39] &&
	      !sfdres__h624935[38] &&
	      !sfdres__h624935[37] &&
	      !sfdres__h624935[36] &&
	      !sfdres__h624935[35] &&
	      !sfdres__h624935[34] &&
	      !sfdres__h624935[33] &&
	      !sfdres__h624935[32] &&
	      !sfdres__h624935[31] &&
	      !sfdres__h624935[30] &&
	      !sfdres__h624935[29] &&
	      !sfdres__h624935[28] &&
	      !sfdres__h624935[27] &&
	      !sfdres__h624935[26] &&
	      !sfdres__h624935[25] &&
	      !sfdres__h624935[24] &&
	      !sfdres__h624935[23] &&
	      !sfdres__h624935[22] &&
	      !sfdres__h624935[21] &&
	      !sfdres__h624935[20] &&
	      !sfdres__h624935[19] &&
	      !sfdres__h624935[18] &&
	      !sfdres__h624935[17] &&
	      !sfdres__h624935[16] &&
	      !sfdres__h624935[15] &&
	      !sfdres__h624935[14] &&
	      !sfdres__h624935[13] &&
	      !sfdres__h624935[12] &&
	      !sfdres__h624935[11] &&
	      !sfdres__h624935[10] &&
	      !sfdres__h624935[9] &&
	      !sfdres__h624935[8] &&
	      !sfdres__h624935[7] &&
	      !sfdres__h624935[6] &&
	      !sfdres__h624935[5] &&
	      !sfdres__h624935[4] &&
	      !sfdres__h624935[3] &&
	      !sfdres__h624935[2] &&
	      !sfdres__h624935[1] &&
	      !sfdres__h624935[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_x__ETC___d12316) ?
	       8'd0 :
	       _theResult___fst_exp__h633456 ;
  assign _theResult___fst_exp__h633465 =
	     (!sfdres__h624935[47] && sfdres__h624935[46]) ?
	       _theResult___fst_exp__h610765 :
	       _theResult___fst_exp__h633462 ;
  assign _theResult___fst_exp__h80235 =
	     sfdin__h75378[27] ?
	       _theResult___fst_exp__h80263 :
	       _theResult___fst_exp__h80326 ;
  assign _theResult___fst_exp__h80238 =
	     (sfdin__h75378[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h80235 ;
  assign _theResult___fst_exp__h80263 =
	     (din_exp__h80195 == 8'd0) ? 8'd2 : din_exp__h80195 + 8'd1 ;
  assign _theResult___fst_exp__h80278 =
	     (din_exp__h80195 == 8'd0) ? 8'd1 : din_exp__h80195 ;
  assign _theResult___fst_exp__h80317 =
	     din_exp__h80195 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1014 } ;
  assign _theResult___fst_exp__h80323 =
	     (!sfdin__h75378[27] && !sfdin__h75378[26] &&
	      !sfdin__h75378[25] &&
	      !sfdin__h75378[24] &&
	      !sfdin__h75378[23] &&
	      !sfdin__h75378[22] &&
	      !sfdin__h75378[21] &&
	      !sfdin__h75378[20] &&
	      !sfdin__h75378[19] &&
	      !sfdin__h75378[18] &&
	      !sfdin__h75378[17] &&
	      !sfdin__h75378[16] &&
	      !sfdin__h75378[15] &&
	      !sfdin__h75378[14] &&
	      !sfdin__h75378[13] &&
	      !sfdin__h75378[12] &&
	      !sfdin__h75378[11] &&
	      !sfdin__h75378[10] &&
	      !sfdin__h75378[9] &&
	      !sfdin__h75378[8] &&
	      !sfdin__h75378[7] &&
	      !sfdin__h75378[6] &&
	      !sfdin__h75378[5] &&
	      !sfdin__h75378[4] &&
	      !sfdin__h75378[3] &&
	      !sfdin__h75378[2] &&
	      !sfdin__h75378[1] &&
	      !sfdin__h75378[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d1016) ?
	       8'd0 :
	       _theResult___fst_exp__h80317 ;
  assign _theResult___fst_exp__h80326 =
	     (!sfdin__h75378[27] && sfdin__h75378[26]) ?
	       _theResult___fst_exp__h80278 :
	       _theResult___fst_exp__h80323 ;
  assign _theResult___fst_exp__h80814 =
	     (_theResult___snd_fst_exp__h80244 == 8'd255 ||
	      guard__h75365 == 2'b0 ||
	      guard__h75365 == 2'b01) ?
	       _theResult___snd_fst_exp__h80244 :
	       CASE_guard5365_0b10_out_exp0798_0b11_theResult_ETC__q26 ;
  assign _theResult___fst_sfd__h100378 =
	     (sfdin__h95517[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h100368[27:5] ;
  assign _theResult___fst_sfd__h100954 =
	     (_theResult___snd_fst_exp__h100383 == 8'd255 ||
	      guard__h95504 == 2'b0 ||
	      guard__h95504 == 2'b01) ?
	       _theResult___snd_fst_sfd__h100384 :
	       CASE_guard5504_0b10_out_sfd00938_0b11_theResul_ETC__q21 ;
  assign _theResult___fst_sfd__h123783 =
	     (sfdres__h115380[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h123773[47:25] ;
  assign _theResult___fst_sfd__h149107 =
	     (sfdres__h140704[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h149097[47:25] ;
  assign _theResult___fst_sfd__h160382 =
	     (sfdin__h155531[27] &&
	      IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h160372[27:5] ;
  assign _theResult___fst_sfd__h160955 =
	     (_theResult___snd_fst_exp__h160387 == 8'd255 ||
	      guard__h155518 == 2'b0 ||
	      guard__h155518 == 2'b01) ?
	       _theResult___snd_fst_sfd__h160388 :
	       CASE_guard55518_0b10_out_sfd60939_0b11_theResu_ETC__q40 ;
  assign _theResult___fst_sfd__h172941 =
	     (sfdres__h164538[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h172931[47:25] ;
  assign _theResult___fst_sfd__h173539 =
	     (_theResult___snd_fst_exp__h172946 == 8'd255 ||
	      guard__h164857 == 2'b0 ||
	      guard__h164857 == 2'b01) ?
	       _theResult___snd_fst_sfd__h172947 :
	       CASE_guard64857_0b10_out_sfd73523_0b11_theResu_ETC__q46 ;
  assign _theResult___fst_sfd__h18142 =
	     (sfdin__h13275[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h18132[27:5] ;
  assign _theResult___fst_sfd__h18721 =
	     (_theResult___snd_fst_exp__h18147 == 8'd255 ||
	      guard__h13262 == 2'b0 ||
	      guard__h13262 == 2'b01) ?
	       _theResult___snd_fst_sfd__h18148 :
	       CASE_guard3262_0b10_out_sfd8705_0b11_theResult_ETC__q15 ;
  assign _theResult___fst_sfd__h189299 =
	     (sfdres__h180829[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h189289[47:25] ;
  assign _theResult___fst_sfd__h189894 =
	     (_theResult___snd_fst_exp__h189304 == 8'd255 ||
	      guard__h181142 == 2'b0 ||
	      guard__h181142 == 2'b01) ?
	       _theResult___snd_fst_sfd__h189305 :
	       CASE_guard81142_0b10_out_sfd89878_0b11_theResu_ETC__q52 ;
  assign _theResult___fst_sfd__h197925 =
	     (sfdin__h192811[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h197915[27:5] ;
  assign _theResult___fst_sfd__h198503 =
	     (_theResult___snd_fst_exp__h197930 == 8'd255 ||
	      guard__h192798 == 2'b0 ||
	      guard__h192798 == 2'b01) ?
	       _theResult___snd_fst_sfd__h197931 :
	       CASE_guard92798_0b10_out_sfd98487_0b11_theResu_ETC__q59 ;
  assign _theResult___fst_sfd__h214573 =
	     (sfdres__h206170[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h214563[47:25] ;
  assign _theResult___fst_sfd__h215171 =
	     (_theResult___snd_fst_exp__h214578 == 8'd255 ||
	      guard__h206489 == 2'b0 ||
	      guard__h206489 == 2'b01) ?
	       _theResult___snd_fst_sfd__h214579 :
	       CASE_guard06489_0b10_out_sfd15155_0b11_theResu_ETC__q65 ;
  assign _theResult___fst_sfd__h229724 =
	     (sfdres__h221295[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h229714[47:25] ;
  assign _theResult___fst_sfd__h230322 =
	     (_theResult___snd_fst_exp__h229729 == 8'd255 ||
	      guard__h221614 == 2'b0 ||
	      guard__h221614 == 2'b01) ?
	       _theResult___snd_fst_sfd__h229730 :
	       CASE_guard21614_0b10_out_sfd30306_0b11_theResu_ETC__q71 ;
  assign _theResult___fst_sfd__h246295 =
	     (sfdres__h237804[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h246285[47:25] ;
  assign _theResult___fst_sfd__h246890 =
	     (_theResult___snd_fst_exp__h246300 == 8'd255 ||
	      guard__h238117 == 2'b0 ||
	      guard__h238117 == 2'b01) ?
	       _theResult___snd_fst_sfd__h246301 :
	       CASE_guard38117_0b10_out_sfd46874_0b11_theResu_ETC__q77 ;
  assign _theResult___fst_sfd__h256279 =
	     (sfdin__h250867[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h256269[27:5] ;
  assign _theResult___fst_sfd__h256857 =
	     (_theResult___snd_fst_exp__h256284 == 8'd255 ||
	      guard__h250854 == 2'b0 ||
	      guard__h250854 == 2'b01) ?
	       _theResult___snd_fst_sfd__h256285 :
	       CASE_guard50854_0b10_out_sfd56841_0b11_theResu_ETC__q84 ;
  assign _theResult___fst_sfd__h273942 =
	     (sfdres__h265539[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h273932[47:25] ;
  assign _theResult___fst_sfd__h274540 =
	     (_theResult___snd_fst_exp__h273947 == 8'd255 ||
	      guard__h265858 == 2'b0 ||
	      guard__h265858 == 2'b01) ?
	       _theResult___snd_fst_sfd__h273948 :
	       CASE_guard65858_0b10_out_sfd74524_0b11_theResu_ETC__q90 ;
  assign _theResult___fst_sfd__h289093 =
	     (sfdres__h280664[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h289083[47:25] ;
  assign _theResult___fst_sfd__h289691 =
	     (_theResult___snd_fst_exp__h289098 == 8'd255 ||
	      guard__h280983 == 2'b0 ||
	      guard__h280983 == 2'b01) ?
	       _theResult___snd_fst_sfd__h289099 :
	       CASE_guard80983_0b10_out_sfd89675_0b11_theResu_ETC__q96 ;
  assign _theResult___fst_sfd__h304458 =
	     (sfdres__h296007[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h304448[47:25] ;
  assign _theResult___fst_sfd__h305056 =
	     (_theResult___snd_fst_exp__h304463 == 8'd255 ||
	      guard__h296326 == 2'b0 ||
	      guard__h296326 == 2'b01) ?
	       _theResult___snd_fst_sfd__h304464 :
	       CASE_guard96326_0b10_out_sfd05040_0b11_theResu_ETC__q102 ;
  assign _theResult___fst_sfd__h321239 =
	     (sfdres__h312726[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h321229[47:25] ;
  assign _theResult___fst_sfd__h321834 =
	     (_theResult___snd_fst_exp__h321244 == 8'd255 ||
	      guard__h313039 == 2'b0 ||
	      guard__h313039 == 2'b01) ?
	       _theResult___snd_fst_sfd__h321245 :
	       CASE_guard13039_0b10_out_sfd21818_0b11_theResu_ETC__q108 ;
  assign _theResult___fst_sfd__h333694 =
	     (sfdin__h327660[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h333684[27:5] ;
  assign _theResult___fst_sfd__h334272 =
	     (_theResult___snd_fst_exp__h333699 == 8'd255 ||
	      guard__h327647 == 2'b0 ||
	      guard__h327647 == 2'b01) ?
	       _theResult___snd_fst_sfd__h333700 :
	       CASE_guard27647_0b10_out_sfd34256_0b11_theResu_ETC__q115 ;
  assign _theResult___fst_sfd__h353517 =
	     (sfdres__h345114[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h353507[47:25] ;
  assign _theResult___fst_sfd__h354115 =
	     (_theResult___snd_fst_exp__h353522 == 8'd255 ||
	      guard__h345433 == 2'b0 ||
	      guard__h345433 == 2'b01) ?
	       _theResult___snd_fst_sfd__h353523 :
	       CASE_guard45433_0b10_out_sfd54099_0b11_theResu_ETC__q121 ;
  assign _theResult___fst_sfd__h368668 =
	     (sfdres__h360239[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h368658[47:25] ;
  assign _theResult___fst_sfd__h369266 =
	     (_theResult___snd_fst_exp__h368673 == 8'd255 ||
	      guard__h360558 == 2'b0 ||
	      guard__h360558 == 2'b01) ?
	       _theResult___snd_fst_sfd__h368674 :
	       CASE_guard60558_0b10_out_sfd69250_0b11_theResu_ETC__q127 ;
  assign _theResult___fst_sfd__h38302 =
	     (sfdin__h33432[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h38292[27:5] ;
  assign _theResult___fst_sfd__h384033 =
	     (sfdres__h375582[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h384023[47:25] ;
  assign _theResult___fst_sfd__h384631 =
	     (_theResult___snd_fst_exp__h384038 == 8'd255 ||
	      guard__h375901 == 2'b0 ||
	      guard__h375901 == 2'b01) ?
	       _theResult___snd_fst_sfd__h384039 :
	       CASE_guard75901_0b10_out_sfd84615_0b11_theResu_ETC__q133 ;
  assign _theResult___fst_sfd__h38878 =
	     (_theResult___snd_fst_exp__h38307 == 8'd255 ||
	      guard__h33419 == 2'b0 ||
	      guard__h33419 == 2'b01) ?
	       _theResult___snd_fst_sfd__h38308 :
	       CASE_guard3419_0b10_out_sfd8862_0b11_theResult_ETC__q11 ;
  assign _theResult___fst_sfd__h399608 =
	     (sfdres__h391135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h399598[47:25] ;
  assign _theResult___fst_sfd__h400206 =
	     (_theResult___snd_fst_exp__h399613 == 8'd255 ||
	      guard__h391454 == 2'b0 ||
	      guard__h391454 == 2'b01) ?
	       _theResult___snd_fst_sfd__h399614 :
	       CASE_guard91454_0b10_out_sfd00190_0b11_theResu_ETC__q139 ;
  assign _theResult___fst_sfd__h416599 =
	     (sfdres__h408064[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h416589[47:25] ;
  assign _theResult___fst_sfd__h417194 =
	     (_theResult___snd_fst_exp__h416604 == 8'd255 ||
	      guard__h408377 == 2'b0 ||
	      guard__h408377 == 2'b01) ?
	       _theResult___snd_fst_sfd__h416605 :
	       CASE_guard08377_0b10_out_sfd17178_0b11_theResu_ETC__q145 ;
  assign _theResult___fst_sfd__h433638 =
	     (sfdin__h426442[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h433628[27:5] ;
  assign _theResult___fst_sfd__h434216 =
	     (_theResult___snd_fst_exp__h433643 == 8'd255 ||
	      guard__h426429 == 2'b0 ||
	      guard__h426429 == 2'b01) ?
	       _theResult___snd_fst_sfd__h433644 :
	       CASE_guard26429_0b10_out_sfd34200_0b11_theResu_ETC__q152 ;
  assign _theResult___fst_sfd__h452844 =
	     (sfdres__h444007[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h452834[47:25] ;
  assign _theResult___fst_sfd__h525604 =
	     (sfdres__h517206[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h525594[47:25] ;
  assign _theResult___fst_sfd__h538669 =
	     (sfdres__h530271[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h538659[47:25] ;
  assign _theResult___fst_sfd__h593908 =
	     (rsfd__h577327[28:27] == 2'b0) ?
	       _theResult___snd_fst_sfd__h588067 :
	       23'd8388607 ;
  assign _theResult___fst_sfd__h593911 =
	     (_theResult___snd_fst_exp__h588066 == 8'd255) ?
	       _theResult___fst_sfd__h593908 :
	       _theResult___snd_fst_sfd__h588067 ;
  assign _theResult___fst_sfd__h593954 =
	     (sfdin__h589153[28] &&
	      IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h593944[28:6] ;
  assign _theResult___fst_sfd__h610726 =
	     (sfdres__h602283[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h610716[47:25] ;
  assign _theResult___fst_sfd__h622081 =
	     (sfdres__h613638[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h622071[47:25] ;
  assign _theResult___fst_sfd__h633378 =
	     (sfdres__h624935[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h633368[47:25] ;
  assign _theResult___fst_sfd__h80239 =
	     (sfdin__h75378[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h80229[27:5] ;
  assign _theResult___fst_sfd__h80815 =
	     (_theResult___snd_fst_exp__h80244 == 8'd255 ||
	      guard__h75365 == 2'b0 ||
	      guard__h75365 == 2'b01) ?
	       _theResult___snd_fst_sfd__h80245 :
	       CASE_guard5365_0b10_out_sfd0799_0b11_theResult_ETC__q25 ;
  assign _theResult___sfd__h100935 =
	     sfd__h100484[24] ?
	       ((_theResult___snd_fst_exp__h100383 == 8'd254) ?
		  23'd0 :
		  sfd__h100484[23:1]) :
	       sfd__h100484[22:0] ;
  assign _theResult___sfd__h160936 =
	     sfd__h160488[24] ?
	       ((_theResult___snd_fst_exp__h160387 == 8'd254) ?
		  23'd0 :
		  sfd__h160488[23:1]) :
	       sfd__h160488[22:0] ;
  assign _theResult___sfd__h173520 =
	     sfd__h173047[24] ?
	       ((_theResult___snd_fst_exp__h172946 == 8'd254) ?
		  23'd0 :
		  sfd__h173047[23:1]) :
	       sfd__h173047[22:0] ;
  assign _theResult___sfd__h18702 =
	     sfd__h18248[24] ?
	       ((_theResult___snd_fst_exp__h18147 == 8'd254) ?
		  23'd0 :
		  sfd__h18248[23:1]) :
	       sfd__h18248[22:0] ;
  assign _theResult___sfd__h189875 =
	     sfd__h189405[24] ?
	       ((_theResult___snd_fst_exp__h189304 == 8'd254) ?
		  23'd0 :
		  sfd__h189405[23:1]) :
	       sfd__h189405[22:0] ;
  assign _theResult___sfd__h198484 =
	     sfd__h198031[24] ?
	       ((_theResult___snd_fst_exp__h197930 == 8'd254) ?
		  23'd0 :
		  sfd__h198031[23:1]) :
	       sfd__h198031[22:0] ;
  assign _theResult___sfd__h215152 =
	     sfd__h214679[24] ?
	       ((_theResult___snd_fst_exp__h214578 == 8'd254) ?
		  23'd0 :
		  sfd__h214679[23:1]) :
	       sfd__h214679[22:0] ;
  assign _theResult___sfd__h230303 =
	     sfd__h229830[24] ?
	       ((_theResult___snd_fst_exp__h229729 == 8'd254) ?
		  23'd0 :
		  sfd__h229830[23:1]) :
	       sfd__h229830[22:0] ;
  assign _theResult___sfd__h246871 =
	     sfd__h246401[24] ?
	       ((_theResult___snd_fst_exp__h246300 == 8'd254) ?
		  23'd0 :
		  sfd__h246401[23:1]) :
	       sfd__h246401[22:0] ;
  assign _theResult___sfd__h256838 =
	     sfd__h256385[24] ?
	       ((_theResult___snd_fst_exp__h256284 == 8'd254) ?
		  23'd0 :
		  sfd__h256385[23:1]) :
	       sfd__h256385[22:0] ;
  assign _theResult___sfd__h274521 =
	     sfd__h274048[24] ?
	       ((_theResult___snd_fst_exp__h273947 == 8'd254) ?
		  23'd0 :
		  sfd__h274048[23:1]) :
	       sfd__h274048[22:0] ;
  assign _theResult___sfd__h289672 =
	     sfd__h289199[24] ?
	       ((_theResult___snd_fst_exp__h289098 == 8'd254) ?
		  23'd0 :
		  sfd__h289199[23:1]) :
	       sfd__h289199[22:0] ;
  assign _theResult___sfd__h305037 =
	     sfd__h304564[24] ?
	       ((_theResult___snd_fst_exp__h304463 == 8'd254) ?
		  23'd0 :
		  sfd__h304564[23:1]) :
	       sfd__h304564[22:0] ;
  assign _theResult___sfd__h321815 =
	     sfd__h321345[24] ?
	       ((_theResult___snd_fst_exp__h321244 == 8'd254) ?
		  23'd0 :
		  sfd__h321345[23:1]) :
	       sfd__h321345[22:0] ;
  assign _theResult___sfd__h334253 =
	     sfd__h333800[24] ?
	       ((_theResult___snd_fst_exp__h333699 == 8'd254) ?
		  23'd0 :
		  sfd__h333800[23:1]) :
	       sfd__h333800[22:0] ;
  assign _theResult___sfd__h354096 =
	     sfd__h353623[24] ?
	       ((_theResult___snd_fst_exp__h353522 == 8'd254) ?
		  23'd0 :
		  sfd__h353623[23:1]) :
	       sfd__h353623[22:0] ;
  assign _theResult___sfd__h369247 =
	     sfd__h368774[24] ?
	       ((_theResult___snd_fst_exp__h368673 == 8'd254) ?
		  23'd0 :
		  sfd__h368774[23:1]) :
	       sfd__h368774[22:0] ;
  assign _theResult___sfd__h384612 =
	     sfd__h384139[24] ?
	       ((_theResult___snd_fst_exp__h384038 == 8'd254) ?
		  23'd0 :
		  sfd__h384139[23:1]) :
	       sfd__h384139[22:0] ;
  assign _theResult___sfd__h38859 =
	     sfd__h38408[24] ?
	       ((_theResult___snd_fst_exp__h38307 == 8'd254) ?
		  23'd0 :
		  sfd__h38408[23:1]) :
	       sfd__h38408[22:0] ;
  assign _theResult___sfd__h400187 =
	     sfd__h399714[24] ?
	       ((_theResult___snd_fst_exp__h399613 == 8'd254) ?
		  23'd0 :
		  sfd__h399714[23:1]) :
	       sfd__h399714[22:0] ;
  assign _theResult___sfd__h417175 =
	     sfd__h416705[24] ?
	       ((_theResult___snd_fst_exp__h416604 == 8'd254) ?
		  23'd0 :
		  sfd__h416705[23:1]) :
	       sfd__h416705[22:0] ;
  assign _theResult___sfd__h434197 =
	     sfd__h433744[24] ?
	       ((_theResult___snd_fst_exp__h433643 == 8'd254) ?
		  23'd0 :
		  sfd__h433744[23:1]) :
	       sfd__h433744[22:0] ;
  assign _theResult___sfd__h563471 =
	     sfd__h562816[24] ? t_sfd__h563429 : sfd__h562816[22:0] ;
  assign _theResult___sfd__h574798 =
	     sfd__h574143[24] ? t_sfd__h574756 : sfd__h574143[22:0] ;
  assign _theResult___sfd__h80796 =
	     sfd__h80345[24] ?
	       ((_theResult___snd_fst_exp__h80244 == 8'd254) ?
		  23'd0 :
		  sfd__h80345[23:1]) :
	       sfd__h80345[22:0] ;
  assign _theResult___snd__h100397 = { sfdin__h95517[26:0], 1'd0 } ;
  assign _theResult___snd__h100411 =
	     (!sfdin__h95517[27] && sfdin__h95517[26]) ?
	       _theResult___snd__h100413 :
	       _theResult___snd__h100425 ;
  assign _theResult___snd__h100413 = { sfdin__h95517[25:0], 2'd0 } ;
  assign _theResult___snd__h100425 =
	     (!sfdin__h95517[27] && !sfdin__h95517[26] &&
	      !sfdin__h95517[25] &&
	      !sfdin__h95517[24] &&
	      !sfdin__h95517[23] &&
	      !sfdin__h95517[22] &&
	      !sfdin__h95517[21] &&
	      !sfdin__h95517[20] &&
	      !sfdin__h95517[19] &&
	      !sfdin__h95517[18] &&
	      !sfdin__h95517[17] &&
	      !sfdin__h95517[16] &&
	      !sfdin__h95517[15] &&
	      !sfdin__h95517[14] &&
	      !sfdin__h95517[13] &&
	      !sfdin__h95517[12] &&
	      !sfdin__h95517[11] &&
	      !sfdin__h95517[10] &&
	      !sfdin__h95517[9] &&
	      !sfdin__h95517[8] &&
	      !sfdin__h95517[7] &&
	      !sfdin__h95517[6] &&
	      !sfdin__h95517[5] &&
	      !sfdin__h95517[4] &&
	      !sfdin__h95517[3] &&
	      !sfdin__h95517[2] &&
	      !sfdin__h95517[1] &&
	      !sfdin__h95517[0]) ?
	       sfdin__h95517 :
	       _theResult___snd__h100431 ;
  assign _theResult___snd__h100431 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75__ETC__q19[25:0],
	       2'd0 } ;
  assign _theResult___snd__h100449 =
	     sfdin__h95517 <<
	     IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d777 ;
  assign _theResult___snd__h100454 =
	     sfdin__h95517 <<
	     IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d775 ;
  assign _theResult___snd__h116243 =
	     { NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1528[47:1],
	       NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1528[0] |
	       sfdlsb__h116240 } ;
  assign _theResult___snd__h123802 = { sfdres__h115380[46:0], 1'd0 } ;
  assign _theResult___snd__h123816 =
	     (!sfdres__h115380[47] && sfdres__h115380[46]) ?
	       _theResult___snd__h123818 :
	       _theResult___snd__h123830 ;
  assign _theResult___snd__h123818 = { sfdres__h115380[45:0], 2'd0 } ;
  assign _theResult___snd__h123830 =
	     (!sfdres__h115380[47] && !sfdres__h115380[46] &&
	      !sfdres__h115380[45] &&
	      !sfdres__h115380[44] &&
	      !sfdres__h115380[43] &&
	      !sfdres__h115380[42] &&
	      !sfdres__h115380[41] &&
	      !sfdres__h115380[40] &&
	      !sfdres__h115380[39] &&
	      !sfdres__h115380[38] &&
	      !sfdres__h115380[37] &&
	      !sfdres__h115380[36] &&
	      !sfdres__h115380[35] &&
	      !sfdres__h115380[34] &&
	      !sfdres__h115380[33] &&
	      !sfdres__h115380[32] &&
	      !sfdres__h115380[31] &&
	      !sfdres__h115380[30] &&
	      !sfdres__h115380[29] &&
	      !sfdres__h115380[28] &&
	      !sfdres__h115380[27] &&
	      !sfdres__h115380[26] &&
	      !sfdres__h115380[25] &&
	      !sfdres__h115380[24] &&
	      !sfdres__h115380[23] &&
	      !sfdres__h115380[22] &&
	      !sfdres__h115380[21] &&
	      !sfdres__h115380[20] &&
	      !sfdres__h115380[19] &&
	      !sfdres__h115380[18] &&
	      !sfdres__h115380[17] &&
	      !sfdres__h115380[16] &&
	      !sfdres__h115380[15] &&
	      !sfdres__h115380[14] &&
	      !sfdres__h115380[13] &&
	      !sfdres__h115380[12] &&
	      !sfdres__h115380[11] &&
	      !sfdres__h115380[10] &&
	      !sfdres__h115380[9] &&
	      !sfdres__h115380[8] &&
	      !sfdres__h115380[7] &&
	      !sfdres__h115380[6] &&
	      !sfdres__h115380[5] &&
	      !sfdres__h115380[4] &&
	      !sfdres__h115380[3] &&
	      !sfdres__h115380[2] &&
	      !sfdres__h115380[1] &&
	      !sfdres__h115380[0]) ?
	       sfdres__h115380 :
	       _theResult___snd__h123836 ;
  assign _theResult___snd__h123836 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q34[45:0],
	       2'd0 } ;
  assign _theResult___snd__h123854 =
	     sfdres__h115380 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1746 ;
  assign _theResult___snd__h123859 =
	     sfdres__h115380 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1744 ;
  assign _theResult___snd__h141567 =
	     { NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1195[47:1],
	       NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1195[0] |
	       sfdlsb__h141564 } ;
  assign _theResult___snd__h149126 = { sfdres__h140704[46:0], 1'd0 } ;
  assign _theResult___snd__h149140 =
	     (!sfdres__h140704[47] && sfdres__h140704[46]) ?
	       _theResult___snd__h149142 :
	       _theResult___snd__h149154 ;
  assign _theResult___snd__h149142 = { sfdres__h140704[45:0], 2'd0 } ;
  assign _theResult___snd__h149154 =
	     (!sfdres__h140704[47] && !sfdres__h140704[46] &&
	      !sfdres__h140704[45] &&
	      !sfdres__h140704[44] &&
	      !sfdres__h140704[43] &&
	      !sfdres__h140704[42] &&
	      !sfdres__h140704[41] &&
	      !sfdres__h140704[40] &&
	      !sfdres__h140704[39] &&
	      !sfdres__h140704[38] &&
	      !sfdres__h140704[37] &&
	      !sfdres__h140704[36] &&
	      !sfdres__h140704[35] &&
	      !sfdres__h140704[34] &&
	      !sfdres__h140704[33] &&
	      !sfdres__h140704[32] &&
	      !sfdres__h140704[31] &&
	      !sfdres__h140704[30] &&
	      !sfdres__h140704[29] &&
	      !sfdres__h140704[28] &&
	      !sfdres__h140704[27] &&
	      !sfdres__h140704[26] &&
	      !sfdres__h140704[25] &&
	      !sfdres__h140704[24] &&
	      !sfdres__h140704[23] &&
	      !sfdres__h140704[22] &&
	      !sfdres__h140704[21] &&
	      !sfdres__h140704[20] &&
	      !sfdres__h140704[19] &&
	      !sfdres__h140704[18] &&
	      !sfdres__h140704[17] &&
	      !sfdres__h140704[16] &&
	      !sfdres__h140704[15] &&
	      !sfdres__h140704[14] &&
	      !sfdres__h140704[13] &&
	      !sfdres__h140704[12] &&
	      !sfdres__h140704[11] &&
	      !sfdres__h140704[10] &&
	      !sfdres__h140704[9] &&
	      !sfdres__h140704[8] &&
	      !sfdres__h140704[7] &&
	      !sfdres__h140704[6] &&
	      !sfdres__h140704[5] &&
	      !sfdres__h140704[4] &&
	      !sfdres__h140704[3] &&
	      !sfdres__h140704[2] &&
	      !sfdres__h140704[1] &&
	      !sfdres__h140704[0]) ?
	       sfdres__h140704 :
	       _theResult___snd__h149160 ;
  assign _theResult___snd__h149160 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q30[45:0],
	       2'd0 } ;
  assign _theResult___snd__h149178 =
	     sfdres__h140704 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1413 ;
  assign _theResult___snd__h149183 =
	     sfdres__h140704 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1411 ;
  assign _theResult___snd__h160401 = { sfdin__h155531[26:0], 1'd0 } ;
  assign _theResult___snd__h160415 =
	     (!sfdin__h155531[27] && sfdin__h155531[26]) ?
	       _theResult___snd__h160417 :
	       _theResult___snd__h160429 ;
  assign _theResult___snd__h160417 = { sfdin__h155531[25:0], 2'd0 } ;
  assign _theResult___snd__h160429 =
	     (!sfdin__h155531[27] && !sfdin__h155531[26] &&
	      !sfdin__h155531[25] &&
	      !sfdin__h155531[24] &&
	      !sfdin__h155531[23] &&
	      !sfdin__h155531[22] &&
	      !sfdin__h155531[21] &&
	      !sfdin__h155531[20] &&
	      !sfdin__h155531[19] &&
	      !sfdin__h155531[18] &&
	      !sfdin__h155531[17] &&
	      !sfdin__h155531[16] &&
	      !sfdin__h155531[15] &&
	      !sfdin__h155531[14] &&
	      !sfdin__h155531[13] &&
	      !sfdin__h155531[12] &&
	      !sfdin__h155531[11] &&
	      !sfdin__h155531[10] &&
	      !sfdin__h155531[9] &&
	      !sfdin__h155531[8] &&
	      !sfdin__h155531[7] &&
	      !sfdin__h155531[6] &&
	      !sfdin__h155531[5] &&
	      !sfdin__h155531[4] &&
	      !sfdin__h155531[3] &&
	      !sfdin__h155531[2] &&
	      !sfdin__h155531[1] &&
	      !sfdin__h155531[0]) ?
	       sfdin__h155531 :
	       _theResult___snd__h160435 ;
  assign _theResult___snd__h160435 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage2_x_826_ETC__q38[25:0],
	       2'd0 } ;
  assign _theResult___snd__h160453 =
	     sfdin__h155531 <<
	     IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d2008 ;
  assign _theResult___snd__h160458 =
	     sfdin__h155531 <<
	     IF_IF_ifc_main_exp_s2_stage2_x_826_BIT_31_846__ETC___d2006 ;
  assign _theResult___snd__h165401 =
	     { NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2186[47:1],
	       NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2186[0] |
	       sfdlsb__h165398 } ;
  assign _theResult___snd__h172960 = { sfdres__h164538[46:0], 1'd0 } ;
  assign _theResult___snd__h172974 =
	     (!sfdres__h164538[47] && sfdres__h164538[46]) ?
	       _theResult___snd__h172976 :
	       _theResult___snd__h172988 ;
  assign _theResult___snd__h172976 = { sfdres__h164538[45:0], 2'd0 } ;
  assign _theResult___snd__h172988 =
	     (!sfdres__h164538[47] && !sfdres__h164538[46] &&
	      !sfdres__h164538[45] &&
	      !sfdres__h164538[44] &&
	      !sfdres__h164538[43] &&
	      !sfdres__h164538[42] &&
	      !sfdres__h164538[41] &&
	      !sfdres__h164538[40] &&
	      !sfdres__h164538[39] &&
	      !sfdres__h164538[38] &&
	      !sfdres__h164538[37] &&
	      !sfdres__h164538[36] &&
	      !sfdres__h164538[35] &&
	      !sfdres__h164538[34] &&
	      !sfdres__h164538[33] &&
	      !sfdres__h164538[32] &&
	      !sfdres__h164538[31] &&
	      !sfdres__h164538[30] &&
	      !sfdres__h164538[29] &&
	      !sfdres__h164538[28] &&
	      !sfdres__h164538[27] &&
	      !sfdres__h164538[26] &&
	      !sfdres__h164538[25] &&
	      !sfdres__h164538[24] &&
	      !sfdres__h164538[23] &&
	      !sfdres__h164538[22] &&
	      !sfdres__h164538[21] &&
	      !sfdres__h164538[20] &&
	      !sfdres__h164538[19] &&
	      !sfdres__h164538[18] &&
	      !sfdres__h164538[17] &&
	      !sfdres__h164538[16] &&
	      !sfdres__h164538[15] &&
	      !sfdres__h164538[14] &&
	      !sfdres__h164538[13] &&
	      !sfdres__h164538[12] &&
	      !sfdres__h164538[11] &&
	      !sfdres__h164538[10] &&
	      !sfdres__h164538[9] &&
	      !sfdres__h164538[8] &&
	      !sfdres__h164538[7] &&
	      !sfdres__h164538[6] &&
	      !sfdres__h164538[5] &&
	      !sfdres__h164538[4] &&
	      !sfdres__h164538[3] &&
	      !sfdres__h164538[2] &&
	      !sfdres__h164538[1] &&
	      !sfdres__h164538[0]) ?
	       sfdres__h164538 :
	       _theResult___snd__h172994 ;
  assign _theResult___snd__h172994 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q44[45:0],
	       2'd0 } ;
  assign _theResult___snd__h173012 =
	     sfdres__h164538 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2404 ;
  assign _theResult___snd__h173017 =
	     sfdres__h164538 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2402 ;
  assign _theResult___snd__h18161 = { sfdin__h13275[26:0], 1'd0 } ;
  assign _theResult___snd__h181686 =
	     { _0_CONCAT_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2528[47:1],
	       _0_CONCAT_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2528[0] |
	       sfdlsb__h181683 } ;
  assign _theResult___snd__h18175 =
	     (!sfdin__h13275[27] && sfdin__h13275[26]) ?
	       _theResult___snd__h18177 :
	       _theResult___snd__h18189 ;
  assign _theResult___snd__h18177 = { sfdin__h13275[25:0], 2'd0 } ;
  assign _theResult___snd__h18189 =
	     (!sfdin__h13275[27] && !sfdin__h13275[26] &&
	      !sfdin__h13275[25] &&
	      !sfdin__h13275[24] &&
	      !sfdin__h13275[23] &&
	      !sfdin__h13275[22] &&
	      !sfdin__h13275[21] &&
	      !sfdin__h13275[20] &&
	      !sfdin__h13275[19] &&
	      !sfdin__h13275[18] &&
	      !sfdin__h13275[17] &&
	      !sfdin__h13275[16] &&
	      !sfdin__h13275[15] &&
	      !sfdin__h13275[14] &&
	      !sfdin__h13275[13] &&
	      !sfdin__h13275[12] &&
	      !sfdin__h13275[11] &&
	      !sfdin__h13275[10] &&
	      !sfdin__h13275[9] &&
	      !sfdin__h13275[8] &&
	      !sfdin__h13275[7] &&
	      !sfdin__h13275[6] &&
	      !sfdin__h13275[5] &&
	      !sfdin__h13275[4] &&
	      !sfdin__h13275[3] &&
	      !sfdin__h13275[2] &&
	      !sfdin__h13275[1] &&
	      !sfdin__h13275[0]) ?
	       sfdin__h13275 :
	       _theResult___snd__h18195 ;
  assign _theResult___snd__h18195 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC__q13[25:0],
	       2'd0 } ;
  assign _theResult___snd__h18213 =
	     sfdin__h13275 <<
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d212 ;
  assign _theResult___snd__h18218 =
	     sfdin__h13275 <<
	     IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d450 ;
  assign _theResult___snd__h189318 = { sfdres__h180829[46:0], 1'd0 } ;
  assign _theResult___snd__h189332 =
	     (!sfdres__h180829[47] && sfdres__h180829[46]) ?
	       _theResult___snd__h189334 :
	       _theResult___snd__h189346 ;
  assign _theResult___snd__h189334 = { sfdres__h180829[45:0], 2'd0 } ;
  assign _theResult___snd__h189346 =
	     (!sfdres__h180829[47] && !sfdres__h180829[46] &&
	      !sfdres__h180829[45] &&
	      !sfdres__h180829[44] &&
	      !sfdres__h180829[43] &&
	      !sfdres__h180829[42] &&
	      !sfdres__h180829[41] &&
	      !sfdres__h180829[40] &&
	      !sfdres__h180829[39] &&
	      !sfdres__h180829[38] &&
	      !sfdres__h180829[37] &&
	      !sfdres__h180829[36] &&
	      !sfdres__h180829[35] &&
	      !sfdres__h180829[34] &&
	      !sfdres__h180829[33] &&
	      !sfdres__h180829[32] &&
	      !sfdres__h180829[31] &&
	      !sfdres__h180829[30] &&
	      !sfdres__h180829[29] &&
	      !sfdres__h180829[28] &&
	      !sfdres__h180829[27] &&
	      !sfdres__h180829[26] &&
	      !sfdres__h180829[25] &&
	      !sfdres__h180829[24] &&
	      !sfdres__h180829[23] &&
	      !sfdres__h180829[22] &&
	      !sfdres__h180829[21] &&
	      !sfdres__h180829[20] &&
	      !sfdres__h180829[19] &&
	      !sfdres__h180829[18] &&
	      !sfdres__h180829[17] &&
	      !sfdres__h180829[16] &&
	      !sfdres__h180829[15] &&
	      !sfdres__h180829[14] &&
	      !sfdres__h180829[13] &&
	      !sfdres__h180829[12] &&
	      !sfdres__h180829[11] &&
	      !sfdres__h180829[10] &&
	      !sfdres__h180829[9] &&
	      !sfdres__h180829[8] &&
	      !sfdres__h180829[7] &&
	      !sfdres__h180829[6] &&
	      !sfdres__h180829[5] &&
	      !sfdres__h180829[4] &&
	      !sfdres__h180829[3] &&
	      !sfdres__h180829[2] &&
	      !sfdres__h180829[1] &&
	      !sfdres__h180829[0]) ?
	       sfdres__h180829 :
	       _theResult___snd__h189352 ;
  assign _theResult___snd__h189352 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q50[45:0],
	       2'd0 } ;
  assign _theResult___snd__h189370 =
	     sfdres__h180829 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2746 ;
  assign _theResult___snd__h189375 =
	     sfdres__h180829 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2744 ;
  assign _theResult___snd__h197944 = { sfdin__h192811[26:0], 1'd0 } ;
  assign _theResult___snd__h197958 =
	     (!sfdin__h192811[27] && sfdin__h192811[26]) ?
	       _theResult___snd__h197960 :
	       _theResult___snd__h197972 ;
  assign _theResult___snd__h197960 = { sfdin__h192811[25:0], 2'd0 } ;
  assign _theResult___snd__h197972 =
	     (!sfdin__h192811[27] && !sfdin__h192811[26] &&
	      !sfdin__h192811[25] &&
	      !sfdin__h192811[24] &&
	      !sfdin__h192811[23] &&
	      !sfdin__h192811[22] &&
	      !sfdin__h192811[21] &&
	      !sfdin__h192811[20] &&
	      !sfdin__h192811[19] &&
	      !sfdin__h192811[18] &&
	      !sfdin__h192811[17] &&
	      !sfdin__h192811[16] &&
	      !sfdin__h192811[15] &&
	      !sfdin__h192811[14] &&
	      !sfdin__h192811[13] &&
	      !sfdin__h192811[12] &&
	      !sfdin__h192811[11] &&
	      !sfdin__h192811[10] &&
	      !sfdin__h192811[9] &&
	      !sfdin__h192811[8] &&
	      !sfdin__h192811[7] &&
	      !sfdin__h192811[6] &&
	      !sfdin__h192811[5] &&
	      !sfdin__h192811[4] &&
	      !sfdin__h192811[3] &&
	      !sfdin__h192811[2] &&
	      !sfdin__h192811[1] &&
	      !sfdin__h192811[0]) ?
	       sfdin__h192811 :
	       _theResult___snd__h197978 ;
  assign _theResult___snd__h197978 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_ETC__q57[25:0],
	       2'd0 } ;
  assign _theResult___snd__h197996 =
	     sfdin__h192811 <<
	     IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3067 ;
  assign _theResult___snd__h198001 =
	     sfdin__h192811 <<
	     IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3065 ;
  assign _theResult___snd__h207033 =
	     { NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3296[47:1],
	       NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3296[0] |
	       sfdlsb__h207030 } ;
  assign _theResult___snd__h214592 = { sfdres__h206170[46:0], 1'd0 } ;
  assign _theResult___snd__h214606 =
	     (!sfdres__h206170[47] && sfdres__h206170[46]) ?
	       _theResult___snd__h214608 :
	       _theResult___snd__h214620 ;
  assign _theResult___snd__h214608 = { sfdres__h206170[45:0], 2'd0 } ;
  assign _theResult___snd__h214620 =
	     (!sfdres__h206170[47] && !sfdres__h206170[46] &&
	      !sfdres__h206170[45] &&
	      !sfdres__h206170[44] &&
	      !sfdres__h206170[43] &&
	      !sfdres__h206170[42] &&
	      !sfdres__h206170[41] &&
	      !sfdres__h206170[40] &&
	      !sfdres__h206170[39] &&
	      !sfdres__h206170[38] &&
	      !sfdres__h206170[37] &&
	      !sfdres__h206170[36] &&
	      !sfdres__h206170[35] &&
	      !sfdres__h206170[34] &&
	      !sfdres__h206170[33] &&
	      !sfdres__h206170[32] &&
	      !sfdres__h206170[31] &&
	      !sfdres__h206170[30] &&
	      !sfdres__h206170[29] &&
	      !sfdres__h206170[28] &&
	      !sfdres__h206170[27] &&
	      !sfdres__h206170[26] &&
	      !sfdres__h206170[25] &&
	      !sfdres__h206170[24] &&
	      !sfdres__h206170[23] &&
	      !sfdres__h206170[22] &&
	      !sfdres__h206170[21] &&
	      !sfdres__h206170[20] &&
	      !sfdres__h206170[19] &&
	      !sfdres__h206170[18] &&
	      !sfdres__h206170[17] &&
	      !sfdres__h206170[16] &&
	      !sfdres__h206170[15] &&
	      !sfdres__h206170[14] &&
	      !sfdres__h206170[13] &&
	      !sfdres__h206170[12] &&
	      !sfdres__h206170[11] &&
	      !sfdres__h206170[10] &&
	      !sfdres__h206170[9] &&
	      !sfdres__h206170[8] &&
	      !sfdres__h206170[7] &&
	      !sfdres__h206170[6] &&
	      !sfdres__h206170[5] &&
	      !sfdres__h206170[4] &&
	      !sfdres__h206170[3] &&
	      !sfdres__h206170[2] &&
	      !sfdres__h206170[1] &&
	      !sfdres__h206170[0]) ?
	       sfdres__h206170 :
	       _theResult___snd__h214626 ;
  assign _theResult___snd__h214626 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q63[45:0],
	       2'd0 } ;
  assign _theResult___snd__h214644 =
	     sfdres__h206170 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3514 ;
  assign _theResult___snd__h214649 =
	     sfdres__h206170 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3512 ;
  assign _theResult___snd__h222158 =
	     { NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3650[47:1],
	       NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_ETC___d3650[0] |
	       sfdlsb__h222155 } ;
  assign _theResult___snd__h229743 = { sfdres__h221295[46:0], 1'd0 } ;
  assign _theResult___snd__h229757 =
	     (!sfdres__h221295[47] && sfdres__h221295[46]) ?
	       _theResult___snd__h229759 :
	       _theResult___snd__h229771 ;
  assign _theResult___snd__h229759 = { sfdres__h221295[45:0], 2'd0 } ;
  assign _theResult___snd__h229771 =
	     (!sfdres__h221295[47] && !sfdres__h221295[46] &&
	      !sfdres__h221295[45] &&
	      !sfdres__h221295[44] &&
	      !sfdres__h221295[43] &&
	      !sfdres__h221295[42] &&
	      !sfdres__h221295[41] &&
	      !sfdres__h221295[40] &&
	      !sfdres__h221295[39] &&
	      !sfdres__h221295[38] &&
	      !sfdres__h221295[37] &&
	      !sfdres__h221295[36] &&
	      !sfdres__h221295[35] &&
	      !sfdres__h221295[34] &&
	      !sfdres__h221295[33] &&
	      !sfdres__h221295[32] &&
	      !sfdres__h221295[31] &&
	      !sfdres__h221295[30] &&
	      !sfdres__h221295[29] &&
	      !sfdres__h221295[28] &&
	      !sfdres__h221295[27] &&
	      !sfdres__h221295[26] &&
	      !sfdres__h221295[25] &&
	      !sfdres__h221295[24] &&
	      !sfdres__h221295[23] &&
	      !sfdres__h221295[22] &&
	      !sfdres__h221295[21] &&
	      !sfdres__h221295[20] &&
	      !sfdres__h221295[19] &&
	      !sfdres__h221295[18] &&
	      !sfdres__h221295[17] &&
	      !sfdres__h221295[16] &&
	      !sfdres__h221295[15] &&
	      !sfdres__h221295[14] &&
	      !sfdres__h221295[13] &&
	      !sfdres__h221295[12] &&
	      !sfdres__h221295[11] &&
	      !sfdres__h221295[10] &&
	      !sfdres__h221295[9] &&
	      !sfdres__h221295[8] &&
	      !sfdres__h221295[7] &&
	      !sfdres__h221295[6] &&
	      !sfdres__h221295[5] &&
	      !sfdres__h221295[4] &&
	      !sfdres__h221295[3] &&
	      !sfdres__h221295[2] &&
	      !sfdres__h221295[1] &&
	      !sfdres__h221295[0]) ?
	       sfdres__h221295 :
	       _theResult___snd__h229777 ;
  assign _theResult___snd__h229777 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q69[45:0],
	       2'd0 } ;
  assign _theResult___snd__h229795 =
	     sfdres__h221295 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3868 ;
  assign _theResult___snd__h229800 =
	     sfdres__h221295 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3866 ;
  assign _theResult___snd__h238661 =
	     { NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3999[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3999[0] |
	       sfdlsb__h238658 } ;
  assign _theResult___snd__h246314 = { sfdres__h237804[46:0], 1'd0 } ;
  assign _theResult___snd__h246328 =
	     (!sfdres__h237804[47] && sfdres__h237804[46]) ?
	       _theResult___snd__h246330 :
	       _theResult___snd__h246342 ;
  assign _theResult___snd__h246330 = { sfdres__h237804[45:0], 2'd0 } ;
  assign _theResult___snd__h246342 =
	     (!sfdres__h237804[47] && !sfdres__h237804[46] &&
	      !sfdres__h237804[45] &&
	      !sfdres__h237804[44] &&
	      !sfdres__h237804[43] &&
	      !sfdres__h237804[42] &&
	      !sfdres__h237804[41] &&
	      !sfdres__h237804[40] &&
	      !sfdres__h237804[39] &&
	      !sfdres__h237804[38] &&
	      !sfdres__h237804[37] &&
	      !sfdres__h237804[36] &&
	      !sfdres__h237804[35] &&
	      !sfdres__h237804[34] &&
	      !sfdres__h237804[33] &&
	      !sfdres__h237804[32] &&
	      !sfdres__h237804[31] &&
	      !sfdres__h237804[30] &&
	      !sfdres__h237804[29] &&
	      !sfdres__h237804[28] &&
	      !sfdres__h237804[27] &&
	      !sfdres__h237804[26] &&
	      !sfdres__h237804[25] &&
	      !sfdres__h237804[24] &&
	      !sfdres__h237804[23] &&
	      !sfdres__h237804[22] &&
	      !sfdres__h237804[21] &&
	      !sfdres__h237804[20] &&
	      !sfdres__h237804[19] &&
	      !sfdres__h237804[18] &&
	      !sfdres__h237804[17] &&
	      !sfdres__h237804[16] &&
	      !sfdres__h237804[15] &&
	      !sfdres__h237804[14] &&
	      !sfdres__h237804[13] &&
	      !sfdres__h237804[12] &&
	      !sfdres__h237804[11] &&
	      !sfdres__h237804[10] &&
	      !sfdres__h237804[9] &&
	      !sfdres__h237804[8] &&
	      !sfdres__h237804[7] &&
	      !sfdres__h237804[6] &&
	      !sfdres__h237804[5] &&
	      !sfdres__h237804[4] &&
	      !sfdres__h237804[3] &&
	      !sfdres__h237804[2] &&
	      !sfdres__h237804[1] &&
	      !sfdres__h237804[0]) ?
	       sfdres__h237804 :
	       _theResult___snd__h246348 ;
  assign _theResult___snd__h246348 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q75[45:0],
	       2'd0 } ;
  assign _theResult___snd__h246366 =
	     sfdres__h237804 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4217 ;
  assign _theResult___snd__h246371 =
	     sfdres__h237804 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4215 ;
  assign _theResult___snd__h256298 = { sfdin__h250867[26:0], 1'd0 } ;
  assign _theResult___snd__h256312 =
	     (!sfdin__h250867[27] && sfdin__h250867[26]) ?
	       _theResult___snd__h256314 :
	       _theResult___snd__h256326 ;
  assign _theResult___snd__h256314 = { sfdin__h250867[25:0], 2'd0 } ;
  assign _theResult___snd__h256326 =
	     (!sfdin__h250867[27] && !sfdin__h250867[26] &&
	      !sfdin__h250867[25] &&
	      !sfdin__h250867[24] &&
	      !sfdin__h250867[23] &&
	      !sfdin__h250867[22] &&
	      !sfdin__h250867[21] &&
	      !sfdin__h250867[20] &&
	      !sfdin__h250867[19] &&
	      !sfdin__h250867[18] &&
	      !sfdin__h250867[17] &&
	      !sfdin__h250867[16] &&
	      !sfdin__h250867[15] &&
	      !sfdin__h250867[14] &&
	      !sfdin__h250867[13] &&
	      !sfdin__h250867[12] &&
	      !sfdin__h250867[11] &&
	      !sfdin__h250867[10] &&
	      !sfdin__h250867[9] &&
	      !sfdin__h250867[8] &&
	      !sfdin__h250867[7] &&
	      !sfdin__h250867[6] &&
	      !sfdin__h250867[5] &&
	      !sfdin__h250867[4] &&
	      !sfdin__h250867[3] &&
	      !sfdin__h250867[2] &&
	      !sfdin__h250867[1] &&
	      !sfdin__h250867[0]) ?
	       sfdin__h250867 :
	       _theResult___snd__h256332 ;
  assign _theResult___snd__h256332 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main__ETC__q82[25:0],
	       2'd0 } ;
  assign _theResult___snd__h256350 =
	     sfdin__h250867 <<
	     IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4583 ;
  assign _theResult___snd__h256355 =
	     sfdin__h250867 <<
	     IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4581 ;
  assign _theResult___snd__h266402 =
	     { NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4828[47:1],
	       NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4828[0] |
	       sfdlsb__h266399 } ;
  assign _theResult___snd__h273961 = { sfdres__h265539[46:0], 1'd0 } ;
  assign _theResult___snd__h273975 =
	     (!sfdres__h265539[47] && sfdres__h265539[46]) ?
	       _theResult___snd__h273977 :
	       _theResult___snd__h273989 ;
  assign _theResult___snd__h273977 = { sfdres__h265539[45:0], 2'd0 } ;
  assign _theResult___snd__h273989 =
	     (!sfdres__h265539[47] && !sfdres__h265539[46] &&
	      !sfdres__h265539[45] &&
	      !sfdres__h265539[44] &&
	      !sfdres__h265539[43] &&
	      !sfdres__h265539[42] &&
	      !sfdres__h265539[41] &&
	      !sfdres__h265539[40] &&
	      !sfdres__h265539[39] &&
	      !sfdres__h265539[38] &&
	      !sfdres__h265539[37] &&
	      !sfdres__h265539[36] &&
	      !sfdres__h265539[35] &&
	      !sfdres__h265539[34] &&
	      !sfdres__h265539[33] &&
	      !sfdres__h265539[32] &&
	      !sfdres__h265539[31] &&
	      !sfdres__h265539[30] &&
	      !sfdres__h265539[29] &&
	      !sfdres__h265539[28] &&
	      !sfdres__h265539[27] &&
	      !sfdres__h265539[26] &&
	      !sfdres__h265539[25] &&
	      !sfdres__h265539[24] &&
	      !sfdres__h265539[23] &&
	      !sfdres__h265539[22] &&
	      !sfdres__h265539[21] &&
	      !sfdres__h265539[20] &&
	      !sfdres__h265539[19] &&
	      !sfdres__h265539[18] &&
	      !sfdres__h265539[17] &&
	      !sfdres__h265539[16] &&
	      !sfdres__h265539[15] &&
	      !sfdres__h265539[14] &&
	      !sfdres__h265539[13] &&
	      !sfdres__h265539[12] &&
	      !sfdres__h265539[11] &&
	      !sfdres__h265539[10] &&
	      !sfdres__h265539[9] &&
	      !sfdres__h265539[8] &&
	      !sfdres__h265539[7] &&
	      !sfdres__h265539[6] &&
	      !sfdres__h265539[5] &&
	      !sfdres__h265539[4] &&
	      !sfdres__h265539[3] &&
	      !sfdres__h265539[2] &&
	      !sfdres__h265539[1] &&
	      !sfdres__h265539[0]) ?
	       sfdres__h265539 :
	       _theResult___snd__h273995 ;
  assign _theResult___snd__h273995 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q88[45:0],
	       2'd0 } ;
  assign _theResult___snd__h274013 =
	     sfdres__h265539 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5046 ;
  assign _theResult___snd__h274018 =
	     sfdres__h265539 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5044 ;
  assign _theResult___snd__h281527 =
	     { NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5182[47:1],
	       NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_ETC___d5182[0] |
	       sfdlsb__h281524 } ;
  assign _theResult___snd__h289112 = { sfdres__h280664[46:0], 1'd0 } ;
  assign _theResult___snd__h289126 =
	     (!sfdres__h280664[47] && sfdres__h280664[46]) ?
	       _theResult___snd__h289128 :
	       _theResult___snd__h289140 ;
  assign _theResult___snd__h289128 = { sfdres__h280664[45:0], 2'd0 } ;
  assign _theResult___snd__h289140 =
	     (!sfdres__h280664[47] && !sfdres__h280664[46] &&
	      !sfdres__h280664[45] &&
	      !sfdres__h280664[44] &&
	      !sfdres__h280664[43] &&
	      !sfdres__h280664[42] &&
	      !sfdres__h280664[41] &&
	      !sfdres__h280664[40] &&
	      !sfdres__h280664[39] &&
	      !sfdres__h280664[38] &&
	      !sfdres__h280664[37] &&
	      !sfdres__h280664[36] &&
	      !sfdres__h280664[35] &&
	      !sfdres__h280664[34] &&
	      !sfdres__h280664[33] &&
	      !sfdres__h280664[32] &&
	      !sfdres__h280664[31] &&
	      !sfdres__h280664[30] &&
	      !sfdres__h280664[29] &&
	      !sfdres__h280664[28] &&
	      !sfdres__h280664[27] &&
	      !sfdres__h280664[26] &&
	      !sfdres__h280664[25] &&
	      !sfdres__h280664[24] &&
	      !sfdres__h280664[23] &&
	      !sfdres__h280664[22] &&
	      !sfdres__h280664[21] &&
	      !sfdres__h280664[20] &&
	      !sfdres__h280664[19] &&
	      !sfdres__h280664[18] &&
	      !sfdres__h280664[17] &&
	      !sfdres__h280664[16] &&
	      !sfdres__h280664[15] &&
	      !sfdres__h280664[14] &&
	      !sfdres__h280664[13] &&
	      !sfdres__h280664[12] &&
	      !sfdres__h280664[11] &&
	      !sfdres__h280664[10] &&
	      !sfdres__h280664[9] &&
	      !sfdres__h280664[8] &&
	      !sfdres__h280664[7] &&
	      !sfdres__h280664[6] &&
	      !sfdres__h280664[5] &&
	      !sfdres__h280664[4] &&
	      !sfdres__h280664[3] &&
	      !sfdres__h280664[2] &&
	      !sfdres__h280664[1] &&
	      !sfdres__h280664[0]) ?
	       sfdres__h280664 :
	       _theResult___snd__h289146 ;
  assign _theResult___snd__h289146 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q94[45:0],
	       2'd0 } ;
  assign _theResult___snd__h289164 =
	     sfdres__h280664 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5400 ;
  assign _theResult___snd__h289169 =
	     sfdres__h280664 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5398 ;
  assign _theResult___snd__h296870 =
	     { NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5544[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d5544[0] |
	       sfdlsb__h296867 } ;
  assign _theResult___snd__h304477 = { sfdres__h296007[46:0], 1'd0 } ;
  assign _theResult___snd__h304491 =
	     (!sfdres__h296007[47] && sfdres__h296007[46]) ?
	       _theResult___snd__h304493 :
	       _theResult___snd__h304505 ;
  assign _theResult___snd__h304493 = { sfdres__h296007[45:0], 2'd0 } ;
  assign _theResult___snd__h304505 =
	     (!sfdres__h296007[47] && !sfdres__h296007[46] &&
	      !sfdres__h296007[45] &&
	      !sfdres__h296007[44] &&
	      !sfdres__h296007[43] &&
	      !sfdres__h296007[42] &&
	      !sfdres__h296007[41] &&
	      !sfdres__h296007[40] &&
	      !sfdres__h296007[39] &&
	      !sfdres__h296007[38] &&
	      !sfdres__h296007[37] &&
	      !sfdres__h296007[36] &&
	      !sfdres__h296007[35] &&
	      !sfdres__h296007[34] &&
	      !sfdres__h296007[33] &&
	      !sfdres__h296007[32] &&
	      !sfdres__h296007[31] &&
	      !sfdres__h296007[30] &&
	      !sfdres__h296007[29] &&
	      !sfdres__h296007[28] &&
	      !sfdres__h296007[27] &&
	      !sfdres__h296007[26] &&
	      !sfdres__h296007[25] &&
	      !sfdres__h296007[24] &&
	      !sfdres__h296007[23] &&
	      !sfdres__h296007[22] &&
	      !sfdres__h296007[21] &&
	      !sfdres__h296007[20] &&
	      !sfdres__h296007[19] &&
	      !sfdres__h296007[18] &&
	      !sfdres__h296007[17] &&
	      !sfdres__h296007[16] &&
	      !sfdres__h296007[15] &&
	      !sfdres__h296007[14] &&
	      !sfdres__h296007[13] &&
	      !sfdres__h296007[12] &&
	      !sfdres__h296007[11] &&
	      !sfdres__h296007[10] &&
	      !sfdres__h296007[9] &&
	      !sfdres__h296007[8] &&
	      !sfdres__h296007[7] &&
	      !sfdres__h296007[6] &&
	      !sfdres__h296007[5] &&
	      !sfdres__h296007[4] &&
	      !sfdres__h296007[3] &&
	      !sfdres__h296007[2] &&
	      !sfdres__h296007[1] &&
	      !sfdres__h296007[0]) ?
	       sfdres__h296007 :
	       _theResult___snd__h304511 ;
  assign _theResult___snd__h304511 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q100[45:0],
	       2'd0 } ;
  assign _theResult___snd__h304529 =
	     sfdres__h296007 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5762 ;
  assign _theResult___snd__h304534 =
	     sfdres__h296007 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5760 ;
  assign _theResult___snd__h313583 =
	     { NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5894[47:1],
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5894[0] |
	       sfdlsb__h313580 } ;
  assign _theResult___snd__h321258 = { sfdres__h312726[46:0], 1'd0 } ;
  assign _theResult___snd__h321272 =
	     (!sfdres__h312726[47] && sfdres__h312726[46]) ?
	       _theResult___snd__h321274 :
	       _theResult___snd__h321286 ;
  assign _theResult___snd__h321274 = { sfdres__h312726[45:0], 2'd0 } ;
  assign _theResult___snd__h321286 =
	     (!sfdres__h312726[47] && !sfdres__h312726[46] &&
	      !sfdres__h312726[45] &&
	      !sfdres__h312726[44] &&
	      !sfdres__h312726[43] &&
	      !sfdres__h312726[42] &&
	      !sfdres__h312726[41] &&
	      !sfdres__h312726[40] &&
	      !sfdres__h312726[39] &&
	      !sfdres__h312726[38] &&
	      !sfdres__h312726[37] &&
	      !sfdres__h312726[36] &&
	      !sfdres__h312726[35] &&
	      !sfdres__h312726[34] &&
	      !sfdres__h312726[33] &&
	      !sfdres__h312726[32] &&
	      !sfdres__h312726[31] &&
	      !sfdres__h312726[30] &&
	      !sfdres__h312726[29] &&
	      !sfdres__h312726[28] &&
	      !sfdres__h312726[27] &&
	      !sfdres__h312726[26] &&
	      !sfdres__h312726[25] &&
	      !sfdres__h312726[24] &&
	      !sfdres__h312726[23] &&
	      !sfdres__h312726[22] &&
	      !sfdres__h312726[21] &&
	      !sfdres__h312726[20] &&
	      !sfdres__h312726[19] &&
	      !sfdres__h312726[18] &&
	      !sfdres__h312726[17] &&
	      !sfdres__h312726[16] &&
	      !sfdres__h312726[15] &&
	      !sfdres__h312726[14] &&
	      !sfdres__h312726[13] &&
	      !sfdres__h312726[12] &&
	      !sfdres__h312726[11] &&
	      !sfdres__h312726[10] &&
	      !sfdres__h312726[9] &&
	      !sfdres__h312726[8] &&
	      !sfdres__h312726[7] &&
	      !sfdres__h312726[6] &&
	      !sfdres__h312726[5] &&
	      !sfdres__h312726[4] &&
	      !sfdres__h312726[3] &&
	      !sfdres__h312726[2] &&
	      !sfdres__h312726[1] &&
	      !sfdres__h312726[0]) ?
	       sfdres__h312726 :
	       _theResult___snd__h321292 ;
  assign _theResult___snd__h321292 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q106[45:0],
	       2'd0 } ;
  assign _theResult___snd__h321310 =
	     sfdres__h312726 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6112 ;
  assign _theResult___snd__h321315 =
	     sfdres__h312726 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6110 ;
  assign _theResult___snd__h333713 = { sfdin__h327660[26:0], 1'd0 } ;
  assign _theResult___snd__h333727 =
	     (!sfdin__h327660[27] && sfdin__h327660[26]) ?
	       _theResult___snd__h333729 :
	       _theResult___snd__h333741 ;
  assign _theResult___snd__h333729 = { sfdin__h327660[25:0], 2'd0 } ;
  assign _theResult___snd__h333741 =
	     (!sfdin__h327660[27] && !sfdin__h327660[26] &&
	      !sfdin__h327660[25] &&
	      !sfdin__h327660[24] &&
	      !sfdin__h327660[23] &&
	      !sfdin__h327660[22] &&
	      !sfdin__h327660[21] &&
	      !sfdin__h327660[20] &&
	      !sfdin__h327660[19] &&
	      !sfdin__h327660[18] &&
	      !sfdin__h327660[17] &&
	      !sfdin__h327660[16] &&
	      !sfdin__h327660[15] &&
	      !sfdin__h327660[14] &&
	      !sfdin__h327660[13] &&
	      !sfdin__h327660[12] &&
	      !sfdin__h327660[11] &&
	      !sfdin__h327660[10] &&
	      !sfdin__h327660[9] &&
	      !sfdin__h327660[8] &&
	      !sfdin__h327660[7] &&
	      !sfdin__h327660[6] &&
	      !sfdin__h327660[5] &&
	      !sfdin__h327660[4] &&
	      !sfdin__h327660[3] &&
	      !sfdin__h327660[2] &&
	      !sfdin__h327660[1] &&
	      !sfdin__h327660[0]) ?
	       sfdin__h327660 :
	       _theResult___snd__h333747 ;
  assign _theResult___snd__h333747 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_ma_ETC__q113[25:0],
	       2'd0 } ;
  assign _theResult___snd__h333765 =
	     sfdin__h327660 <<
	     IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6511 ;
  assign _theResult___snd__h333770 =
	     sfdin__h327660 <<
	     IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6509 ;
  assign _theResult___snd__h345977 =
	     { NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6773[47:1],
	       NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6773[0] |
	       sfdlsb__h345974 } ;
  assign _theResult___snd__h353536 = { sfdres__h345114[46:0], 1'd0 } ;
  assign _theResult___snd__h353550 =
	     (!sfdres__h345114[47] && sfdres__h345114[46]) ?
	       _theResult___snd__h353552 :
	       _theResult___snd__h353564 ;
  assign _theResult___snd__h353552 = { sfdres__h345114[45:0], 2'd0 } ;
  assign _theResult___snd__h353564 =
	     (!sfdres__h345114[47] && !sfdres__h345114[46] &&
	      !sfdres__h345114[45] &&
	      !sfdres__h345114[44] &&
	      !sfdres__h345114[43] &&
	      !sfdres__h345114[42] &&
	      !sfdres__h345114[41] &&
	      !sfdres__h345114[40] &&
	      !sfdres__h345114[39] &&
	      !sfdres__h345114[38] &&
	      !sfdres__h345114[37] &&
	      !sfdres__h345114[36] &&
	      !sfdres__h345114[35] &&
	      !sfdres__h345114[34] &&
	      !sfdres__h345114[33] &&
	      !sfdres__h345114[32] &&
	      !sfdres__h345114[31] &&
	      !sfdres__h345114[30] &&
	      !sfdres__h345114[29] &&
	      !sfdres__h345114[28] &&
	      !sfdres__h345114[27] &&
	      !sfdres__h345114[26] &&
	      !sfdres__h345114[25] &&
	      !sfdres__h345114[24] &&
	      !sfdres__h345114[23] &&
	      !sfdres__h345114[22] &&
	      !sfdres__h345114[21] &&
	      !sfdres__h345114[20] &&
	      !sfdres__h345114[19] &&
	      !sfdres__h345114[18] &&
	      !sfdres__h345114[17] &&
	      !sfdres__h345114[16] &&
	      !sfdres__h345114[15] &&
	      !sfdres__h345114[14] &&
	      !sfdres__h345114[13] &&
	      !sfdres__h345114[12] &&
	      !sfdres__h345114[11] &&
	      !sfdres__h345114[10] &&
	      !sfdres__h345114[9] &&
	      !sfdres__h345114[8] &&
	      !sfdres__h345114[7] &&
	      !sfdres__h345114[6] &&
	      !sfdres__h345114[5] &&
	      !sfdres__h345114[4] &&
	      !sfdres__h345114[3] &&
	      !sfdres__h345114[2] &&
	      !sfdres__h345114[1] &&
	      !sfdres__h345114[0]) ?
	       sfdres__h345114 :
	       _theResult___snd__h353570 ;
  assign _theResult___snd__h353570 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q119[45:0],
	       2'd0 } ;
  assign _theResult___snd__h353588 =
	     sfdres__h345114 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6991 ;
  assign _theResult___snd__h353593 =
	     sfdres__h345114 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6989 ;
  assign _theResult___snd__h361102 =
	     { NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7127[47:1],
	       NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_ETC___d7127[0] |
	       sfdlsb__h361099 } ;
  assign _theResult___snd__h368687 = { sfdres__h360239[46:0], 1'd0 } ;
  assign _theResult___snd__h368701 =
	     (!sfdres__h360239[47] && sfdres__h360239[46]) ?
	       _theResult___snd__h368703 :
	       _theResult___snd__h368715 ;
  assign _theResult___snd__h368703 = { sfdres__h360239[45:0], 2'd0 } ;
  assign _theResult___snd__h368715 =
	     (!sfdres__h360239[47] && !sfdres__h360239[46] &&
	      !sfdres__h360239[45] &&
	      !sfdres__h360239[44] &&
	      !sfdres__h360239[43] &&
	      !sfdres__h360239[42] &&
	      !sfdres__h360239[41] &&
	      !sfdres__h360239[40] &&
	      !sfdres__h360239[39] &&
	      !sfdres__h360239[38] &&
	      !sfdres__h360239[37] &&
	      !sfdres__h360239[36] &&
	      !sfdres__h360239[35] &&
	      !sfdres__h360239[34] &&
	      !sfdres__h360239[33] &&
	      !sfdres__h360239[32] &&
	      !sfdres__h360239[31] &&
	      !sfdres__h360239[30] &&
	      !sfdres__h360239[29] &&
	      !sfdres__h360239[28] &&
	      !sfdres__h360239[27] &&
	      !sfdres__h360239[26] &&
	      !sfdres__h360239[25] &&
	      !sfdres__h360239[24] &&
	      !sfdres__h360239[23] &&
	      !sfdres__h360239[22] &&
	      !sfdres__h360239[21] &&
	      !sfdres__h360239[20] &&
	      !sfdres__h360239[19] &&
	      !sfdres__h360239[18] &&
	      !sfdres__h360239[17] &&
	      !sfdres__h360239[16] &&
	      !sfdres__h360239[15] &&
	      !sfdres__h360239[14] &&
	      !sfdres__h360239[13] &&
	      !sfdres__h360239[12] &&
	      !sfdres__h360239[11] &&
	      !sfdres__h360239[10] &&
	      !sfdres__h360239[9] &&
	      !sfdres__h360239[8] &&
	      !sfdres__h360239[7] &&
	      !sfdres__h360239[6] &&
	      !sfdres__h360239[5] &&
	      !sfdres__h360239[4] &&
	      !sfdres__h360239[3] &&
	      !sfdres__h360239[2] &&
	      !sfdres__h360239[1] &&
	      !sfdres__h360239[0]) ?
	       sfdres__h360239 :
	       _theResult___snd__h368721 ;
  assign _theResult___snd__h368721 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q125[45:0],
	       2'd0 } ;
  assign _theResult___snd__h368739 =
	     sfdres__h360239 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7345 ;
  assign _theResult___snd__h368744 =
	     sfdres__h360239 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7343 ;
  assign _theResult___snd__h376445 =
	     { NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7489[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d7489[0] |
	       sfdlsb__h376442 } ;
  assign _theResult___snd__h38321 = { sfdin__h33432[26:0], 1'd0 } ;
  assign _theResult___snd__h38335 =
	     (!sfdin__h33432[27] && sfdin__h33432[26]) ?
	       _theResult___snd__h38337 :
	       _theResult___snd__h38349 ;
  assign _theResult___snd__h38337 = { sfdin__h33432[25:0], 2'd0 } ;
  assign _theResult___snd__h38349 =
	     (!sfdin__h33432[27] && !sfdin__h33432[26] &&
	      !sfdin__h33432[25] &&
	      !sfdin__h33432[24] &&
	      !sfdin__h33432[23] &&
	      !sfdin__h33432[22] &&
	      !sfdin__h33432[21] &&
	      !sfdin__h33432[20] &&
	      !sfdin__h33432[19] &&
	      !sfdin__h33432[18] &&
	      !sfdin__h33432[17] &&
	      !sfdin__h33432[16] &&
	      !sfdin__h33432[15] &&
	      !sfdin__h33432[14] &&
	      !sfdin__h33432[13] &&
	      !sfdin__h33432[12] &&
	      !sfdin__h33432[11] &&
	      !sfdin__h33432[10] &&
	      !sfdin__h33432[9] &&
	      !sfdin__h33432[8] &&
	      !sfdin__h33432[7] &&
	      !sfdin__h33432[6] &&
	      !sfdin__h33432[5] &&
	      !sfdin__h33432[4] &&
	      !sfdin__h33432[3] &&
	      !sfdin__h33432[2] &&
	      !sfdin__h33432[1] &&
	      !sfdin__h33432[0]) ?
	       sfdin__h33432 :
	       _theResult___snd__h38355 ;
  assign _theResult___snd__h38355 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC__q9[25:0],
	       2'd0 } ;
  assign _theResult___snd__h38373 =
	     sfdin__h33432 <<
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d212 ;
  assign _theResult___snd__h38378 =
	     sfdin__h33432 <<
	     IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_31_2_THE_ETC___d210 ;
  assign _theResult___snd__h384052 = { sfdres__h375582[46:0], 1'd0 } ;
  assign _theResult___snd__h384066 =
	     (!sfdres__h375582[47] && sfdres__h375582[46]) ?
	       _theResult___snd__h384068 :
	       _theResult___snd__h384080 ;
  assign _theResult___snd__h384068 = { sfdres__h375582[45:0], 2'd0 } ;
  assign _theResult___snd__h384080 =
	     (!sfdres__h375582[47] && !sfdres__h375582[46] &&
	      !sfdres__h375582[45] &&
	      !sfdres__h375582[44] &&
	      !sfdres__h375582[43] &&
	      !sfdres__h375582[42] &&
	      !sfdres__h375582[41] &&
	      !sfdres__h375582[40] &&
	      !sfdres__h375582[39] &&
	      !sfdres__h375582[38] &&
	      !sfdres__h375582[37] &&
	      !sfdres__h375582[36] &&
	      !sfdres__h375582[35] &&
	      !sfdres__h375582[34] &&
	      !sfdres__h375582[33] &&
	      !sfdres__h375582[32] &&
	      !sfdres__h375582[31] &&
	      !sfdres__h375582[30] &&
	      !sfdres__h375582[29] &&
	      !sfdres__h375582[28] &&
	      !sfdres__h375582[27] &&
	      !sfdres__h375582[26] &&
	      !sfdres__h375582[25] &&
	      !sfdres__h375582[24] &&
	      !sfdres__h375582[23] &&
	      !sfdres__h375582[22] &&
	      !sfdres__h375582[21] &&
	      !sfdres__h375582[20] &&
	      !sfdres__h375582[19] &&
	      !sfdres__h375582[18] &&
	      !sfdres__h375582[17] &&
	      !sfdres__h375582[16] &&
	      !sfdres__h375582[15] &&
	      !sfdres__h375582[14] &&
	      !sfdres__h375582[13] &&
	      !sfdres__h375582[12] &&
	      !sfdres__h375582[11] &&
	      !sfdres__h375582[10] &&
	      !sfdres__h375582[9] &&
	      !sfdres__h375582[8] &&
	      !sfdres__h375582[7] &&
	      !sfdres__h375582[6] &&
	      !sfdres__h375582[5] &&
	      !sfdres__h375582[4] &&
	      !sfdres__h375582[3] &&
	      !sfdres__h375582[2] &&
	      !sfdres__h375582[1] &&
	      !sfdres__h375582[0]) ?
	       sfdres__h375582 :
	       _theResult___snd__h384086 ;
  assign _theResult___snd__h384086 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q131[45:0],
	       2'd0 } ;
  assign _theResult___snd__h384104 =
	     sfdres__h375582 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7707 ;
  assign _theResult___snd__h384109 =
	     sfdres__h375582 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7705 ;
  assign _theResult___snd__h391998 =
	     { NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7852[47:1],
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d7852[0] |
	       sfdlsb__h391995 } ;
  assign _theResult___snd__h399627 = { sfdres__h391135[46:0], 1'd0 } ;
  assign _theResult___snd__h399641 =
	     (!sfdres__h391135[47] && sfdres__h391135[46]) ?
	       _theResult___snd__h399643 :
	       _theResult___snd__h399655 ;
  assign _theResult___snd__h399643 = { sfdres__h391135[45:0], 2'd0 } ;
  assign _theResult___snd__h399655 =
	     (!sfdres__h391135[47] && !sfdres__h391135[46] &&
	      !sfdres__h391135[45] &&
	      !sfdres__h391135[44] &&
	      !sfdres__h391135[43] &&
	      !sfdres__h391135[42] &&
	      !sfdres__h391135[41] &&
	      !sfdres__h391135[40] &&
	      !sfdres__h391135[39] &&
	      !sfdres__h391135[38] &&
	      !sfdres__h391135[37] &&
	      !sfdres__h391135[36] &&
	      !sfdres__h391135[35] &&
	      !sfdres__h391135[34] &&
	      !sfdres__h391135[33] &&
	      !sfdres__h391135[32] &&
	      !sfdres__h391135[31] &&
	      !sfdres__h391135[30] &&
	      !sfdres__h391135[29] &&
	      !sfdres__h391135[28] &&
	      !sfdres__h391135[27] &&
	      !sfdres__h391135[26] &&
	      !sfdres__h391135[25] &&
	      !sfdres__h391135[24] &&
	      !sfdres__h391135[23] &&
	      !sfdres__h391135[22] &&
	      !sfdres__h391135[21] &&
	      !sfdres__h391135[20] &&
	      !sfdres__h391135[19] &&
	      !sfdres__h391135[18] &&
	      !sfdres__h391135[17] &&
	      !sfdres__h391135[16] &&
	      !sfdres__h391135[15] &&
	      !sfdres__h391135[14] &&
	      !sfdres__h391135[13] &&
	      !sfdres__h391135[12] &&
	      !sfdres__h391135[11] &&
	      !sfdres__h391135[10] &&
	      !sfdres__h391135[9] &&
	      !sfdres__h391135[8] &&
	      !sfdres__h391135[7] &&
	      !sfdres__h391135[6] &&
	      !sfdres__h391135[5] &&
	      !sfdres__h391135[4] &&
	      !sfdres__h391135[3] &&
	      !sfdres__h391135[2] &&
	      !sfdres__h391135[1] &&
	      !sfdres__h391135[0]) ?
	       sfdres__h391135 :
	       _theResult___snd__h399661 ;
  assign _theResult___snd__h399661 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q137[45:0],
	       2'd0 } ;
  assign _theResult___snd__h399679 =
	     sfdres__h391135 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8070 ;
  assign _theResult___snd__h399684 =
	     sfdres__h391135 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8068 ;
  assign _theResult___snd__h408921 =
	     { NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8202[47:1],
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8202[0] |
	       sfdlsb__h408918 } ;
  assign _theResult___snd__h416618 = { sfdres__h408064[46:0], 1'd0 } ;
  assign _theResult___snd__h416632 =
	     (!sfdres__h408064[47] && sfdres__h408064[46]) ?
	       _theResult___snd__h416634 :
	       _theResult___snd__h416646 ;
  assign _theResult___snd__h416634 = { sfdres__h408064[45:0], 2'd0 } ;
  assign _theResult___snd__h416646 =
	     (!sfdres__h408064[47] && !sfdres__h408064[46] &&
	      !sfdres__h408064[45] &&
	      !sfdres__h408064[44] &&
	      !sfdres__h408064[43] &&
	      !sfdres__h408064[42] &&
	      !sfdres__h408064[41] &&
	      !sfdres__h408064[40] &&
	      !sfdres__h408064[39] &&
	      !sfdres__h408064[38] &&
	      !sfdres__h408064[37] &&
	      !sfdres__h408064[36] &&
	      !sfdres__h408064[35] &&
	      !sfdres__h408064[34] &&
	      !sfdres__h408064[33] &&
	      !sfdres__h408064[32] &&
	      !sfdres__h408064[31] &&
	      !sfdres__h408064[30] &&
	      !sfdres__h408064[29] &&
	      !sfdres__h408064[28] &&
	      !sfdres__h408064[27] &&
	      !sfdres__h408064[26] &&
	      !sfdres__h408064[25] &&
	      !sfdres__h408064[24] &&
	      !sfdres__h408064[23] &&
	      !sfdres__h408064[22] &&
	      !sfdres__h408064[21] &&
	      !sfdres__h408064[20] &&
	      !sfdres__h408064[19] &&
	      !sfdres__h408064[18] &&
	      !sfdres__h408064[17] &&
	      !sfdres__h408064[16] &&
	      !sfdres__h408064[15] &&
	      !sfdres__h408064[14] &&
	      !sfdres__h408064[13] &&
	      !sfdres__h408064[12] &&
	      !sfdres__h408064[11] &&
	      !sfdres__h408064[10] &&
	      !sfdres__h408064[9] &&
	      !sfdres__h408064[8] &&
	      !sfdres__h408064[7] &&
	      !sfdres__h408064[6] &&
	      !sfdres__h408064[5] &&
	      !sfdres__h408064[4] &&
	      !sfdres__h408064[3] &&
	      !sfdres__h408064[2] &&
	      !sfdres__h408064[1] &&
	      !sfdres__h408064[0]) ?
	       sfdres__h408064 :
	       _theResult___snd__h416652 ;
  assign _theResult___snd__h416652 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ETC__q143[45:0],
	       2'd0 } ;
  assign _theResult___snd__h416670 =
	     sfdres__h408064 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8420 ;
  assign _theResult___snd__h416675 =
	     sfdres__h408064 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8418 ;
  assign _theResult___snd__h433657 = { sfdin__h426442[26:0], 1'd0 } ;
  assign _theResult___snd__h433671 =
	     (!sfdin__h426442[27] && sfdin__h426442[26]) ?
	       _theResult___snd__h433673 :
	       _theResult___snd__h433685 ;
  assign _theResult___snd__h433673 = { sfdin__h426442[25:0], 2'd0 } ;
  assign _theResult___snd__h433685 =
	     (!sfdin__h426442[27] && !sfdin__h426442[26] &&
	      !sfdin__h426442[25] &&
	      !sfdin__h426442[24] &&
	      !sfdin__h426442[23] &&
	      !sfdin__h426442[22] &&
	      !sfdin__h426442[21] &&
	      !sfdin__h426442[20] &&
	      !sfdin__h426442[19] &&
	      !sfdin__h426442[18] &&
	      !sfdin__h426442[17] &&
	      !sfdin__h426442[16] &&
	      !sfdin__h426442[15] &&
	      !sfdin__h426442[14] &&
	      !sfdin__h426442[13] &&
	      !sfdin__h426442[12] &&
	      !sfdin__h426442[11] &&
	      !sfdin__h426442[10] &&
	      !sfdin__h426442[9] &&
	      !sfdin__h426442[8] &&
	      !sfdin__h426442[7] &&
	      !sfdin__h426442[6] &&
	      !sfdin__h426442[5] &&
	      !sfdin__h426442[4] &&
	      !sfdin__h426442[3] &&
	      !sfdin__h426442[2] &&
	      !sfdin__h426442[1] &&
	      !sfdin__h426442[0]) ?
	       sfdin__h426442 :
	       _theResult___snd__h433691 ;
  assign _theResult___snd__h433691 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ETC__q150[25:0],
	       2'd0 } ;
  assign _theResult___snd__h433709 =
	     sfdin__h426442 <<
	     IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8851 ;
  assign _theResult___snd__h433714 =
	     sfdin__h426442 <<
	     IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8849 ;
  assign _theResult___snd__h444870 =
	     { NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9162[47:1],
	       NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_2_ETC___d9162[0] |
	       sfdlsb__h444867 } ;
  assign _theResult___snd__h452863 = { sfdres__h444007[46:0], 1'd0 } ;
  assign _theResult___snd__h452877 =
	     (!sfdres__h444007[47] && sfdres__h444007[46]) ?
	       _theResult___snd__h452879 :
	       _theResult___snd__h452891 ;
  assign _theResult___snd__h452879 = { sfdres__h444007[45:0], 2'd0 } ;
  assign _theResult___snd__h452891 =
	     (!sfdres__h444007[47] && !sfdres__h444007[46] &&
	      !sfdres__h444007[45] &&
	      !sfdres__h444007[44] &&
	      !sfdres__h444007[43] &&
	      !sfdres__h444007[42] &&
	      !sfdres__h444007[41] &&
	      !sfdres__h444007[40] &&
	      !sfdres__h444007[39] &&
	      !sfdres__h444007[38] &&
	      !sfdres__h444007[37] &&
	      !sfdres__h444007[36] &&
	      !sfdres__h444007[35] &&
	      !sfdres__h444007[34] &&
	      !sfdres__h444007[33] &&
	      !sfdres__h444007[32] &&
	      !sfdres__h444007[31] &&
	      !sfdres__h444007[30] &&
	      !sfdres__h444007[29] &&
	      !sfdres__h444007[28] &&
	      !sfdres__h444007[27] &&
	      !sfdres__h444007[26] &&
	      !sfdres__h444007[25] &&
	      !sfdres__h444007[24] &&
	      !sfdres__h444007[23] &&
	      !sfdres__h444007[22] &&
	      !sfdres__h444007[21] &&
	      !sfdres__h444007[20] &&
	      !sfdres__h444007[19] &&
	      !sfdres__h444007[18] &&
	      !sfdres__h444007[17] &&
	      !sfdres__h444007[16] &&
	      !sfdres__h444007[15] &&
	      !sfdres__h444007[14] &&
	      !sfdres__h444007[13] &&
	      !sfdres__h444007[12] &&
	      !sfdres__h444007[11] &&
	      !sfdres__h444007[10] &&
	      !sfdres__h444007[9] &&
	      !sfdres__h444007[8] &&
	      !sfdres__h444007[7] &&
	      !sfdres__h444007[6] &&
	      !sfdres__h444007[5] &&
	      !sfdres__h444007[4] &&
	      !sfdres__h444007[3] &&
	      !sfdres__h444007[2] &&
	      !sfdres__h444007[1] &&
	      !sfdres__h444007[0]) ?
	       sfdres__h444007 :
	       _theResult___snd__h452897 ;
  assign _theResult___snd__h452897 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q157[45:0],
	       2'd0 } ;
  assign _theResult___snd__h452915 =
	     sfdres__h444007 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9380 ;
  assign _theResult___snd__h452920 =
	     sfdres__h444007 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9378 ;
  assign _theResult___snd__h518063 =
	     { _0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9591[47:1],
	       _0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9591[0] |
	       sfdlsb__h518060 } ;
  assign _theResult___snd__h525623 = { sfdres__h517206[46:0], 1'd0 } ;
  assign _theResult___snd__h525637 =
	     (!sfdres__h517206[47] && sfdres__h517206[46]) ?
	       _theResult___snd__h525639 :
	       _theResult___snd__h525651 ;
  assign _theResult___snd__h525639 = { sfdres__h517206[45:0], 2'd0 } ;
  assign _theResult___snd__h525651 =
	     (!sfdres__h517206[47] && !sfdres__h517206[46] &&
	      !sfdres__h517206[45] &&
	      !sfdres__h517206[44] &&
	      !sfdres__h517206[43] &&
	      !sfdres__h517206[42] &&
	      !sfdres__h517206[41] &&
	      !sfdres__h517206[40] &&
	      !sfdres__h517206[39] &&
	      !sfdres__h517206[38] &&
	      !sfdres__h517206[37] &&
	      !sfdres__h517206[36] &&
	      !sfdres__h517206[35] &&
	      !sfdres__h517206[34] &&
	      !sfdres__h517206[33] &&
	      !sfdres__h517206[32] &&
	      !sfdres__h517206[31] &&
	      !sfdres__h517206[30] &&
	      !sfdres__h517206[29] &&
	      !sfdres__h517206[28] &&
	      !sfdres__h517206[27] &&
	      !sfdres__h517206[26] &&
	      !sfdres__h517206[25] &&
	      !sfdres__h517206[24] &&
	      !sfdres__h517206[23] &&
	      !sfdres__h517206[22] &&
	      !sfdres__h517206[21] &&
	      !sfdres__h517206[20] &&
	      !sfdres__h517206[19] &&
	      !sfdres__h517206[18] &&
	      !sfdres__h517206[17] &&
	      !sfdres__h517206[16] &&
	      !sfdres__h517206[15] &&
	      !sfdres__h517206[14] &&
	      !sfdres__h517206[13] &&
	      !sfdres__h517206[12] &&
	      !sfdres__h517206[11] &&
	      !sfdres__h517206[10] &&
	      !sfdres__h517206[9] &&
	      !sfdres__h517206[8] &&
	      !sfdres__h517206[7] &&
	      !sfdres__h517206[6] &&
	      !sfdres__h517206[5] &&
	      !sfdres__h517206[4] &&
	      !sfdres__h517206[3] &&
	      !sfdres__h517206[2] &&
	      !sfdres__h517206[1] &&
	      !sfdres__h517206[0]) ?
	       sfdres__h517206 :
	       _theResult___snd__h525657 ;
  assign _theResult___snd__h525657 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_m_ETC__q161[45:0],
	       2'd0 } ;
  assign _theResult___snd__h525675 =
	     sfdres__h517206 <<
	     IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9809 ;
  assign _theResult___snd__h525680 =
	     sfdres__h517206 <<
	     IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9807 ;
  assign _theResult___snd__h531128 =
	     { _0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9925[47:1],
	       _0_CONCAT_NOT_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9925[0] |
	       sfdlsb__h531125 } ;
  assign _theResult___snd__h538688 = { sfdres__h530271[46:0], 1'd0 } ;
  assign _theResult___snd__h538702 =
	     (!sfdres__h530271[47] && sfdres__h530271[46]) ?
	       _theResult___snd__h538704 :
	       _theResult___snd__h538716 ;
  assign _theResult___snd__h538704 = { sfdres__h530271[45:0], 2'd0 } ;
  assign _theResult___snd__h538716 =
	     (!sfdres__h530271[47] && !sfdres__h530271[46] &&
	      !sfdres__h530271[45] &&
	      !sfdres__h530271[44] &&
	      !sfdres__h530271[43] &&
	      !sfdres__h530271[42] &&
	      !sfdres__h530271[41] &&
	      !sfdres__h530271[40] &&
	      !sfdres__h530271[39] &&
	      !sfdres__h530271[38] &&
	      !sfdres__h530271[37] &&
	      !sfdres__h530271[36] &&
	      !sfdres__h530271[35] &&
	      !sfdres__h530271[34] &&
	      !sfdres__h530271[33] &&
	      !sfdres__h530271[32] &&
	      !sfdres__h530271[31] &&
	      !sfdres__h530271[30] &&
	      !sfdres__h530271[29] &&
	      !sfdres__h530271[28] &&
	      !sfdres__h530271[27] &&
	      !sfdres__h530271[26] &&
	      !sfdres__h530271[25] &&
	      !sfdres__h530271[24] &&
	      !sfdres__h530271[23] &&
	      !sfdres__h530271[22] &&
	      !sfdres__h530271[21] &&
	      !sfdres__h530271[20] &&
	      !sfdres__h530271[19] &&
	      !sfdres__h530271[18] &&
	      !sfdres__h530271[17] &&
	      !sfdres__h530271[16] &&
	      !sfdres__h530271[15] &&
	      !sfdres__h530271[14] &&
	      !sfdres__h530271[13] &&
	      !sfdres__h530271[12] &&
	      !sfdres__h530271[11] &&
	      !sfdres__h530271[10] &&
	      !sfdres__h530271[9] &&
	      !sfdres__h530271[8] &&
	      !sfdres__h530271[7] &&
	      !sfdres__h530271[6] &&
	      !sfdres__h530271[5] &&
	      !sfdres__h530271[4] &&
	      !sfdres__h530271[3] &&
	      !sfdres__h530271[2] &&
	      !sfdres__h530271[1] &&
	      !sfdres__h530271[0]) ?
	       sfdres__h530271 :
	       _theResult___snd__h538722 ;
  assign _theResult___snd__h538722 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_inp_ETC__q164[45:0],
	       2'd0 } ;
  assign _theResult___snd__h538740 =
	     sfdres__h530271 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10143 ;
  assign _theResult___snd__h538745 =
	     sfdres__h530271 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10141 ;
  assign _theResult___snd__h589524 = { rsfd__h577327[27:0], 1'd0 } ;
  assign _theResult___snd__h593970 = { sfdin__h589153[27:0], 1'd0 } ;
  assign _theResult___snd__h593984 =
	     (!sfdin__h589153[28] && sfdin__h589153[27]) ?
	       _theResult___snd__h593986 :
	       _theResult___snd__h593998 ;
  assign _theResult___snd__h593986 = { sfdin__h589153[26:0], 2'd0 } ;
  assign _theResult___snd__h593998 =
	     (!sfdin__h589153[28] && !sfdin__h589153[27] &&
	      !sfdin__h589153[26] &&
	      !sfdin__h589153[25] &&
	      !sfdin__h589153[24] &&
	      !sfdin__h589153[23] &&
	      !sfdin__h589153[22] &&
	      !sfdin__h589153[21] &&
	      !sfdin__h589153[20] &&
	      !sfdin__h589153[19] &&
	      !sfdin__h589153[18] &&
	      !sfdin__h589153[17] &&
	      !sfdin__h589153[16] &&
	      !sfdin__h589153[15] &&
	      !sfdin__h589153[14] &&
	      !sfdin__h589153[13] &&
	      !sfdin__h589153[12] &&
	      !sfdin__h589153[11] &&
	      !sfdin__h589153[10] &&
	      !sfdin__h589153[9] &&
	      !sfdin__h589153[8] &&
	      !sfdin__h589153[7] &&
	      !sfdin__h589153[6] &&
	      !sfdin__h589153[5] &&
	      !sfdin__h589153[4] &&
	      !sfdin__h589153[3] &&
	      !sfdin__h589153[2] &&
	      !sfdin__h589153[1] &&
	      !sfdin__h589153[0]) ?
	       sfdin__h589153 :
	       _theResult___snd__h594004 ;
  assign _theResult___snd__h594004 =
	     { IF_0_CONCAT_IF_IF_IF_IF_ifc_main_sub_s4_op4_09_ETC__q177[26:0],
	       2'd0 } ;
  assign _theResult___snd__h594022 =
	     sfdin__h589153 <<
	     IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11319 ;
  assign _theResult___snd__h594027 =
	     sfdin__h589153 <<
	     IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11317 ;
  assign _theResult___snd__h603140 =
	     { _14008975_MUL_NOT_ifc_main_div_s5_x_1409_BITS_3_ETC___d11468[47:1],
	       _14008975_MUL_NOT_ifc_main_div_s5_x_1409_BITS_3_ETC___d11468[0] |
	       sfdlsb__h603137 } ;
  assign _theResult___snd__h610745 = { sfdres__h602283[46:0], 1'd0 } ;
  assign _theResult___snd__h610759 =
	     (!sfdres__h602283[47] && sfdres__h602283[46]) ?
	       _theResult___snd__h610761 :
	       _theResult___snd__h610773 ;
  assign _theResult___snd__h610761 = { sfdres__h602283[45:0], 2'd0 } ;
  assign _theResult___snd__h610773 =
	     (!sfdres__h602283[47] && !sfdres__h602283[46] &&
	      !sfdres__h602283[45] &&
	      !sfdres__h602283[44] &&
	      !sfdres__h602283[43] &&
	      !sfdres__h602283[42] &&
	      !sfdres__h602283[41] &&
	      !sfdres__h602283[40] &&
	      !sfdres__h602283[39] &&
	      !sfdres__h602283[38] &&
	      !sfdres__h602283[37] &&
	      !sfdres__h602283[36] &&
	      !sfdres__h602283[35] &&
	      !sfdres__h602283[34] &&
	      !sfdres__h602283[33] &&
	      !sfdres__h602283[32] &&
	      !sfdres__h602283[31] &&
	      !sfdres__h602283[30] &&
	      !sfdres__h602283[29] &&
	      !sfdres__h602283[28] &&
	      !sfdres__h602283[27] &&
	      !sfdres__h602283[26] &&
	      !sfdres__h602283[25] &&
	      !sfdres__h602283[24] &&
	      !sfdres__h602283[23] &&
	      !sfdres__h602283[22] &&
	      !sfdres__h602283[21] &&
	      !sfdres__h602283[20] &&
	      !sfdres__h602283[19] &&
	      !sfdres__h602283[18] &&
	      !sfdres__h602283[17] &&
	      !sfdres__h602283[16] &&
	      !sfdres__h602283[15] &&
	      !sfdres__h602283[14] &&
	      !sfdres__h602283[13] &&
	      !sfdres__h602283[12] &&
	      !sfdres__h602283[11] &&
	      !sfdres__h602283[10] &&
	      !sfdres__h602283[9] &&
	      !sfdres__h602283[8] &&
	      !sfdres__h602283[7] &&
	      !sfdres__h602283[6] &&
	      !sfdres__h602283[5] &&
	      !sfdres__h602283[4] &&
	      !sfdres__h602283[3] &&
	      !sfdres__h602283[2] &&
	      !sfdres__h602283[1] &&
	      !sfdres__h602283[0]) ?
	       sfdres__h602283 :
	       _theResult___snd__h610779 ;
  assign _theResult___snd__h610779 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_ETC__q181[45:0],
	       2'd0 } ;
  assign _theResult___snd__h610797 =
	     sfdres__h602283 <<
	     IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11686 ;
  assign _theResult___snd__h610802 =
	     sfdres__h602283 <<
	     IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11684 ;
  assign _theResult___snd__h614495 =
	     { _14680064_MUL_NOT_IF_ifc_main_div_s5_y_1405_BIT_ETC___d11805[47:1],
	       _14680064_MUL_NOT_IF_ifc_main_div_s5_y_1405_BIT_ETC___d11805[0] |
	       sfdlsb__h614492 } ;
  assign _theResult___snd__h622100 = { sfdres__h613638[46:0], 1'd0 } ;
  assign _theResult___snd__h622114 =
	     (!sfdres__h613638[47] && sfdres__h613638[46]) ?
	       _theResult___snd__h622116 :
	       _theResult___snd__h622128 ;
  assign _theResult___snd__h622116 = { sfdres__h613638[45:0], 2'd0 } ;
  assign _theResult___snd__h622128 =
	     (!sfdres__h613638[47] && !sfdres__h613638[46] &&
	      !sfdres__h613638[45] &&
	      !sfdres__h613638[44] &&
	      !sfdres__h613638[43] &&
	      !sfdres__h613638[42] &&
	      !sfdres__h613638[41] &&
	      !sfdres__h613638[40] &&
	      !sfdres__h613638[39] &&
	      !sfdres__h613638[38] &&
	      !sfdres__h613638[37] &&
	      !sfdres__h613638[36] &&
	      !sfdres__h613638[35] &&
	      !sfdres__h613638[34] &&
	      !sfdres__h613638[33] &&
	      !sfdres__h613638[32] &&
	      !sfdres__h613638[31] &&
	      !sfdres__h613638[30] &&
	      !sfdres__h613638[29] &&
	      !sfdres__h613638[28] &&
	      !sfdres__h613638[27] &&
	      !sfdres__h613638[26] &&
	      !sfdres__h613638[25] &&
	      !sfdres__h613638[24] &&
	      !sfdres__h613638[23] &&
	      !sfdres__h613638[22] &&
	      !sfdres__h613638[21] &&
	      !sfdres__h613638[20] &&
	      !sfdres__h613638[19] &&
	      !sfdres__h613638[18] &&
	      !sfdres__h613638[17] &&
	      !sfdres__h613638[16] &&
	      !sfdres__h613638[15] &&
	      !sfdres__h613638[14] &&
	      !sfdres__h613638[13] &&
	      !sfdres__h613638[12] &&
	      !sfdres__h613638[11] &&
	      !sfdres__h613638[10] &&
	      !sfdres__h613638[9] &&
	      !sfdres__h613638[8] &&
	      !sfdres__h613638[7] &&
	      !sfdres__h613638[6] &&
	      !sfdres__h613638[5] &&
	      !sfdres__h613638[4] &&
	      !sfdres__h613638[3] &&
	      !sfdres__h613638[2] &&
	      !sfdres__h613638[1] &&
	      !sfdres__h613638[0]) ?
	       sfdres__h613638 :
	       _theResult___snd__h622134 ;
  assign _theResult___snd__h622134 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_div_ETC__q185[45:0],
	       2'd0 } ;
  assign _theResult___snd__h622152 =
	     sfdres__h613638 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12023 ;
  assign _theResult___snd__h622157 =
	     sfdres__h613638 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12021 ;
  assign _theResult___snd__h625792 =
	     { _8808038_MUL_NOT_ifc_main_div_s5_x_1409_BITS_30_ETC___d12112[47:1],
	       _8808038_MUL_NOT_ifc_main_div_s5_x_1409_BITS_30_ETC___d12112[0] |
	       sfdlsb__h625789 } ;
  assign _theResult___snd__h633397 = { sfdres__h624935[46:0], 1'd0 } ;
  assign _theResult___snd__h633411 =
	     (!sfdres__h624935[47] && sfdres__h624935[46]) ?
	       _theResult___snd__h633413 :
	       _theResult___snd__h633425 ;
  assign _theResult___snd__h633413 = { sfdres__h624935[45:0], 2'd0 } ;
  assign _theResult___snd__h633425 =
	     (!sfdres__h624935[47] && !sfdres__h624935[46] &&
	      !sfdres__h624935[45] &&
	      !sfdres__h624935[44] &&
	      !sfdres__h624935[43] &&
	      !sfdres__h624935[42] &&
	      !sfdres__h624935[41] &&
	      !sfdres__h624935[40] &&
	      !sfdres__h624935[39] &&
	      !sfdres__h624935[38] &&
	      !sfdres__h624935[37] &&
	      !sfdres__h624935[36] &&
	      !sfdres__h624935[35] &&
	      !sfdres__h624935[34] &&
	      !sfdres__h624935[33] &&
	      !sfdres__h624935[32] &&
	      !sfdres__h624935[31] &&
	      !sfdres__h624935[30] &&
	      !sfdres__h624935[29] &&
	      !sfdres__h624935[28] &&
	      !sfdres__h624935[27] &&
	      !sfdres__h624935[26] &&
	      !sfdres__h624935[25] &&
	      !sfdres__h624935[24] &&
	      !sfdres__h624935[23] &&
	      !sfdres__h624935[22] &&
	      !sfdres__h624935[21] &&
	      !sfdres__h624935[20] &&
	      !sfdres__h624935[19] &&
	      !sfdres__h624935[18] &&
	      !sfdres__h624935[17] &&
	      !sfdres__h624935[16] &&
	      !sfdres__h624935[15] &&
	      !sfdres__h624935[14] &&
	      !sfdres__h624935[13] &&
	      !sfdres__h624935[12] &&
	      !sfdres__h624935[11] &&
	      !sfdres__h624935[10] &&
	      !sfdres__h624935[9] &&
	      !sfdres__h624935[8] &&
	      !sfdres__h624935[7] &&
	      !sfdres__h624935[6] &&
	      !sfdres__h624935[5] &&
	      !sfdres__h624935[4] &&
	      !sfdres__h624935[3] &&
	      !sfdres__h624935[2] &&
	      !sfdres__h624935[1] &&
	      !sfdres__h624935[0]) ?
	       sfdres__h624935 :
	       _theResult___snd__h633431 ;
  assign _theResult___snd__h633431 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_div_s5_ETC__q187[45:0],
	       2'd0 } ;
  assign _theResult___snd__h633449 =
	     sfdres__h624935 <<
	     IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11686 ;
  assign _theResult___snd__h633454 =
	     sfdres__h624935 <<
	     IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12314 ;
  assign _theResult___snd__h80258 = { sfdin__h75378[26:0], 1'd0 } ;
  assign _theResult___snd__h80272 =
	     (!sfdin__h75378[27] && sfdin__h75378[26]) ?
	       _theResult___snd__h80274 :
	       _theResult___snd__h80286 ;
  assign _theResult___snd__h80274 = { sfdin__h75378[25:0], 2'd0 } ;
  assign _theResult___snd__h80286 =
	     (!sfdin__h75378[27] && !sfdin__h75378[26] &&
	      !sfdin__h75378[25] &&
	      !sfdin__h75378[24] &&
	      !sfdin__h75378[23] &&
	      !sfdin__h75378[22] &&
	      !sfdin__h75378[21] &&
	      !sfdin__h75378[20] &&
	      !sfdin__h75378[19] &&
	      !sfdin__h75378[18] &&
	      !sfdin__h75378[17] &&
	      !sfdin__h75378[16] &&
	      !sfdin__h75378[15] &&
	      !sfdin__h75378[14] &&
	      !sfdin__h75378[13] &&
	      !sfdin__h75378[12] &&
	      !sfdin__h75378[11] &&
	      !sfdin__h75378[10] &&
	      !sfdin__h75378[9] &&
	      !sfdin__h75378[8] &&
	      !sfdin__h75378[7] &&
	      !sfdin__h75378[6] &&
	      !sfdin__h75378[5] &&
	      !sfdin__h75378[4] &&
	      !sfdin__h75378[3] &&
	      !sfdin__h75378[2] &&
	      !sfdin__h75378[1] &&
	      !sfdin__h75378[0]) ?
	       sfdin__h75378 :
	       _theResult___snd__h80292 ;
  assign _theResult___snd__h80292 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_stage1_x_75__ETC__q23[25:0],
	       2'd0 } ;
  assign _theResult___snd__h80310 =
	     sfdin__h75378 <<
	     IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d777 ;
  assign _theResult___snd__h80315 =
	     sfdin__h75378 <<
	     IF_IF_ifc_main_exp_s2_stage1_x_75_BIT_31_78_TH_ETC___d1014 ;
  assign _theResult___snd_exp__h563491 =
	     (x__h557144 == 8'd255 || guard__h554750 == 2'b0 ||
	      guard__h554750 == 2'b01) ?
	       x__h557144 :
	       CASE_guard54750_0b10_out_exp63473_0b11_theResu_ETC__q168 ;
  assign _theResult___snd_exp__h574818 =
	     (x__h568473 == 8'd255 || guard__h566081 == 2'b0 ||
	      guard__h566081 == 2'b01) ?
	       x__h568473 :
	       CASE_guard66081_0b10_out_exp74800_0b11_theResu_ETC__q172 ;
  assign _theResult___snd_fst__h100505 =
	     { IF_sfdin00368_BIT_4_THEN_2_ELSE_0__q20[1],
	       { sfdin__h100368[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h123927 =
	     { IF_sfdin23773_BIT_24_THEN_2_ELSE_0__q35[1],
	       { sfdin__h123773[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h149251 =
	     { IF_sfdin49097_BIT_24_THEN_2_ELSE_0__q31[1],
	       { sfdin__h149097[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h160506 =
	     { IF_sfdin60372_BIT_4_THEN_2_ELSE_0__q39[1],
	       { sfdin__h160372[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h173085 =
	     { IF_sfdin72931_BIT_24_THEN_2_ELSE_0__q45[1],
	       { sfdin__h172931[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h18272 =
	     { IF_sfdin8132_BIT_4_THEN_2_ELSE_0__q14[1],
	       { sfdin__h18132[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h189440 =
	     { IF_sfdin89289_BIT_24_THEN_2_ELSE_0__q51[1],
	       { sfdin__h189289[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h198054 =
	     { IF_sfdin97915_BIT_4_THEN_2_ELSE_0__q58[1],
	       { sfdin__h197915[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h214717 =
	     { IF_sfdin14563_BIT_24_THEN_2_ELSE_0__q64[1],
	       { sfdin__h214563[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h229868 =
	     { IF_sfdin29714_BIT_24_THEN_2_ELSE_0__q70[1],
	       { sfdin__h229714[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h246436 =
	     { IF_sfdin46285_BIT_24_THEN_2_ELSE_0__q76[1],
	       { sfdin__h246285[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h256408 =
	     { IF_sfdin56269_BIT_4_THEN_2_ELSE_0__q83[1],
	       { sfdin__h256269[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h274086 =
	     { IF_sfdin73932_BIT_24_THEN_2_ELSE_0__q89[1],
	       { sfdin__h273932[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h289237 =
	     { IF_sfdin89083_BIT_24_THEN_2_ELSE_0__q95[1],
	       { sfdin__h289083[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h304602 =
	     { IF_sfdin04448_BIT_24_THEN_2_ELSE_0__q101[1],
	       { sfdin__h304448[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h321380 =
	     { IF_sfdin21229_BIT_24_THEN_2_ELSE_0__q107[1],
	       { sfdin__h321229[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h333823 =
	     { IF_sfdin33684_BIT_4_THEN_2_ELSE_0__q114[1],
	       { sfdin__h333684[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h353661 =
	     { IF_sfdin53507_BIT_24_THEN_2_ELSE_0__q120[1],
	       { sfdin__h353507[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h368812 =
	     { IF_sfdin68658_BIT_24_THEN_2_ELSE_0__q126[1],
	       { sfdin__h368658[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h384177 =
	     { IF_sfdin84023_BIT_24_THEN_2_ELSE_0__q132[1],
	       { sfdin__h384023[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h38429 =
	     { IF_sfdin8292_BIT_4_THEN_2_ELSE_0__q10[1],
	       { sfdin__h38292[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h399752 =
	     { IF_sfdin99598_BIT_24_THEN_2_ELSE_0__q138[1],
	       { sfdin__h399598[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h416740 =
	     { IF_sfdin16589_BIT_24_THEN_2_ELSE_0__q144[1],
	       { sfdin__h416589[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h433767 =
	     { IF_sfdin33628_BIT_4_THEN_2_ELSE_0__q151[1],
	       { sfdin__h433628[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h452988 =
	     { IF_sfdin52834_BIT_24_THEN_2_ELSE_0__q158[1],
	       { sfdin__h452834[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h525745 =
	     { IF_sfdin25594_BIT_24_THEN_2_ELSE_0__q162[1],
	       { sfdin__h525594[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h538810 =
	     { IF_sfdin38659_BIT_24_THEN_2_ELSE_0__q165[1],
	       { sfdin__h538659[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h594076 =
	     { IF_sfdin93944_BIT_5_THEN_2_ELSE_0__q178[1],
	       { sfdin__h593944[4:0], 23'd0 } != 28'd0 } ;
  assign _theResult___snd_fst__h610867 =
	     { IF_sfdin10716_BIT_24_THEN_2_ELSE_0__q182[1],
	       { sfdin__h610716[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h622222 =
	     { IF_sfdin22071_BIT_24_THEN_2_ELSE_0__q186[1],
	       { sfdin__h622071[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h633519 =
	     { IF_sfdin33368_BIT_24_THEN_2_ELSE_0__q188[1],
	       { sfdin__h633368[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h80366 =
	     { IF_sfdin0229_BIT_4_THEN_2_ELSE_0__q24[1],
	       { sfdin__h80229[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst_exp__h100383 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h100377 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h123788 =
	     NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1516 ?
	       _theResult___fst_exp__h123782 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h149112 =
	     NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1182 ?
	       _theResult___fst_exp__h149106 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h160387 =
	     ((ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h160381 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h172946 =
	     NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2179 ?
	       _theResult___fst_exp__h172940 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h18147 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h18141 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h189304 =
	     ((x__h163438 != 8'd255 || x__h173576 == 23'd0 ||
	       x__h173576[22]) &&
	      (x__h163438 != 8'd255 || !x__h173576[22]) &&
	      NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2519) ?
	       _theResult___fst_exp__h189298 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h197930 =
	     NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 ?
	       _theResult___fst_exp__h197924 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h214578 =
	     NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3289 ?
	       _theResult___fst_exp__h214572 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h229729 =
	     ((x__h205070 != 8'd255 || x__h215208 == 23'd0 ||
	       x__h215208[22]) &&
	      NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3642) ?
	       _theResult___fst_exp__h229723 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h246300 =
	     ((x__h205013 != 8'd255 || x__h230385 == 23'd0 ||
	       x__h230385[22]) &&
	      (x__h205013 != 8'd255 || !x__h230385[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3990) ?
	       _theResult___fst_exp__h246294 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h256284 =
	     NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 ?
	       _theResult___fst_exp__h256278 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h273947 =
	     NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4821 ?
	       _theResult___fst_exp__h273941 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h289098 =
	     ((x__h264439 != 8'd255 || x__h274577 == 23'd0 ||
	       x__h274577[22]) &&
	      NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5174) ?
	       _theResult___fst_exp__h289092 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h304463 =
	     ((x__h264382 != 8'd255 || x__h289754 == 23'd0 ||
	       x__h289754[22]) &&
	      NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5536) ?
	       _theResult___fst_exp__h304457 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h321244 =
	     ((x__h264325 != 8'd255 || x__h305143 == 23'd0 ||
	       x__h305143[22]) &&
	      (x__h264325 != 8'd255 || !x__h305143[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5885) ?
	       _theResult___fst_exp__h321238 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h333699 =
	     NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 ?
	       _theResult___fst_exp__h333693 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h353522 =
	     NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6766 ?
	       _theResult___fst_exp__h353516 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h368673 =
	     ((x__h359484 != 8'd255 || x__h354152 == 23'd0 ||
	       x__h354152[22]) &&
	      NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7119) ?
	       _theResult___fst_exp__h368667 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h38307 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h38301 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h384038 =
	     ((x__h374693 != 8'd255 || x__h369329 == 23'd0 ||
	       x__h369329[22]) &&
	      NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7481) ?
	       _theResult___fst_exp__h384032 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h399613 =
	     ((x__h390112 != 8'd255 || x__h384718 == 23'd0 ||
	       x__h384718[22]) &&
	      NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7844) ?
	       _theResult___fst_exp__h399607 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h416604 =
	     ((x__h407148 != 8'd255 || x__h400317 == 23'd0 ||
	       x__h400317[22]) &&
	      (x__h407148 != 8'd255 || !x__h400317[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8193) ?
	       _theResult___fst_exp__h416598 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h433643 =
	     NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 ?
	       _theResult___fst_exp__h433637 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h452849 =
	     ((x__h440766 != 8'd255 || x__h439921 == 23'd0 ||
	       x__h439921[22]) &&
	      NOT_ifc_main_exp_s2_stage6_int_res_942_BITS_30_ETC___d9153) ?
	       _theResult___fst_exp__h452843 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h525609 =
	     ((ifc_main_input_x[30:23] != 8'd255 ||
	       ifc_main_input_x[22:0] == 23'd0 ||
	       ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_input_x[30:23] != 8'd255 ||
	       !ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9582) ?
	       _theResult___fst_exp__h525603 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h538674 =
	     ((ifc_main_input_x[30:23] != 8'd255 ||
	       ifc_main_input_x[22:0] == 23'd0 ||
	       ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_input_x[30:23] != 8'd255 ||
	       !ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9918) ?
	       _theResult___fst_exp__h538668 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h588039 =
	     (IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11061 ||
	      IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11062) ?
	       8'd0 :
	       value__h588085[7:0] ;
  assign _theResult___snd_fst_exp__h588042 =
	     IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060 ?
	       _theResult___snd_fst_exp__h588039 :
	       8'd254 ;
  assign _theResult___snd_fst_exp__h588066 =
	     IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10956 ?
	       8'd0 :
	       _theResult___snd_fst_exp__h588042 ;
  assign _theResult___snd_fst_exp__h610731 =
	     NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414__ETC___d11461 ?
	       _theResult___fst_exp__h610725 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h622086 =
	     ((ifc_main_div_s5_y[30:23] != 8'd255 ||
	       ifc_main_div_s5_y[22:0] == 23'd0 ||
	       ifc_main_div_s5_y_BITS_22_TO_0__q6[22]) &&
	      (ifc_main_div_s5_y[30:23] != 8'd255 ||
	       !ifc_main_div_s5_y_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ETC___d11796) ?
	       _theResult___fst_exp__h622080 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h633383 =
	     NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414__ETC___d11461 ?
	       _theResult___fst_exp__h633377 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h80244 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h80238 :
	       8'd0 ;
  assign _theResult___snd_fst_sfd__h100384 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h100378 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h123789 =
	     NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1516 ?
	       _theResult___fst_sfd__h123783 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h149113 =
	     NOT_ifc_main_exp_s2_stage1_int_res_124_BITS_30_ETC___d1182 ?
	       _theResult___fst_sfd__h149107 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h160388 =
	     ((ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h160382 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h172947 =
	     NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_13_ETC___d2179 ?
	       _theResult___fst_sfd__h172941 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h18148 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h18142 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h189305 =
	     ((x__h163438 != 8'd255 || x__h173576 == 23'd0 ||
	       x__h173576[22]) &&
	      (x__h163438 != 8'd255 || !x__h173576[22]) &&
	      NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_ETC___d2519) ?
	       _theResult___fst_sfd__h189299 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h197931 =
	     NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 ?
	       _theResult___fst_sfd__h197925 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h214579 =
	     NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3289 ?
	       _theResult___fst_sfd__h214573 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h229730 =
	     ((x__h205070 != 8'd255 || x__h215208 == 23'd0 ||
	       x__h215208[22]) &&
	      NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_24_ETC___d3642) ?
	       _theResult___fst_sfd__h229724 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h246301 =
	     ((x__h205013 != 8'd255 || x__h230385 == 23'd0 ||
	       x__h230385[22]) &&
	      (x__h205013 != 8'd255 || !x__h230385[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d3990) ?
	       _theResult___fst_sfd__h246295 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h256285 =
	     NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 ?
	       _theResult___fst_sfd__h256279 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h273948 =
	     NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d4821 ?
	       _theResult___fst_sfd__h273942 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h289099 =
	     ((x__h264439 != 8'd255 || x__h274577 == 23'd0 ||
	       x__h274577[22]) &&
	      NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5174) ?
	       _theResult___fst_sfd__h289093 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h304464 =
	     ((x__h264382 != 8'd255 || x__h289754 == 23'd0 ||
	       x__h289754[22]) &&
	      NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_77_ETC___d5536) ?
	       _theResult___fst_sfd__h304458 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h321245 =
	     ((x__h264325 != 8'd255 || x__h305143 == 23'd0 ||
	       x__h305143[22]) &&
	      (x__h264325 != 8'd255 || !x__h305143[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d5885) ?
	       _theResult___fst_sfd__h321239 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h333700 =
	     NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 ?
	       _theResult___fst_sfd__h333694 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h353523 =
	     NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d6766 ?
	       _theResult___fst_sfd__h353517 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h368674 =
	     ((x__h359484 != 8'd255 || x__h354152 == 23'd0 ||
	       x__h354152[22]) &&
	      NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7119) ?
	       _theResult___fst_sfd__h368668 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h38308 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h38302 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h384039 =
	     ((x__h374693 != 8'd255 || x__h369329 == 23'd0 ||
	       x__h369329[22]) &&
	      NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7481) ?
	       _theResult___fst_sfd__h384033 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h399614 =
	     ((x__h390112 != 8'd255 || x__h384718 == 23'd0 ||
	       x__h384718[22]) &&
	      NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_72_ETC___d7844) ?
	       _theResult___fst_sfd__h399608 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h416605 =
	     ((x__h407148 != 8'd255 || x__h400317 == 23'd0 ||
	       x__h400317[22]) &&
	      (x__h407148 != 8'd255 || !x__h400317[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d8193) ?
	       _theResult___fst_sfd__h416599 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h433644 =
	     NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 ?
	       _theResult___fst_sfd__h433638 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h452850 =
	     ((x__h440766 != 8'd255 || x__h439921 == 23'd0 ||
	       x__h439921[22]) &&
	      NOT_ifc_main_exp_s2_stage6_int_res_942_BITS_30_ETC___d9153) ?
	       _theResult___fst_sfd__h452844 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h525610 =
	     ((ifc_main_input_x[30:23] != 8'd255 ||
	       ifc_main_input_x[22:0] == 23'd0 ||
	       ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_input_x[30:23] != 8'd255 ||
	       !ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9582) ?
	       _theResult___fst_sfd__h525604 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h538675 =
	     ((ifc_main_input_x[30:23] != 8'd255 ||
	       ifc_main_input_x[22:0] == 23'd0 ||
	       ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_input_x[30:23] != 8'd255 ||
	       !ifc_main_input_x_BITS_22_TO_0__q2[22]) &&
	      NOT_IF_ifc_main_input_x_539_BIT_32_540_THEN_if_ETC___d9918) ?
	       _theResult___fst_sfd__h538669 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h562504 =
	     ((ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] == 23'd0 ||
	       ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] != 23'd0)) ?
	       _theResult___snd_snd_fst_sfd__h562496 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h573831 =
	     ((ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] == 23'd0 ||
	       ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0)) ?
	       _theResult___snd_snd_fst_sfd__h573823 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h588067 =
	     (IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d10956 ||
	      IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11060) ?
	       23'd0 :
	       23'd8388607 ;
  assign _theResult___snd_fst_sfd__h610732 =
	     NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414__ETC___d11461 ?
	       _theResult___fst_sfd__h610726 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h622087 =
	     ((ifc_main_div_s5_y[30:23] != 8'd255 ||
	       ifc_main_div_s5_y[22:0] == 23'd0 ||
	       ifc_main_div_s5_y_BITS_22_TO_0__q6[22]) &&
	      (ifc_main_div_s5_y[30:23] != 8'd255 ||
	       !ifc_main_div_s5_y_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN_ETC___d11796) ?
	       _theResult___fst_sfd__h622081 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h633384 =
	     NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414__ETC___d11461 ?
	       _theResult___fst_sfd__h633378 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h80245 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h80239 :
	       23'd0 ;
  assign _theResult___snd_sfd__h563492 =
	     (x__h557144 == 8'd255 || guard__h554750 == 2'b0 ||
	      guard__h554750 == 2'b01) ?
	       _theResult___snd_fst_sfd__h562504 :
	       CASE_guard54750_0b10_out_sfd63474_0b11_theResu_ETC__q169 ;
  assign _theResult___snd_sfd__h574819 =
	     (x__h568473 == 8'd255 || guard__h566081 == 2'b0 ||
	      guard__h566081 == 2'b01) ?
	       _theResult___snd_fst_sfd__h573831 :
	       CASE_guard66081_0b10_out_sfd74801_0b11_theResu_ETC__q173 ;
  assign _theResult___snd_snd_fst_exp__h562495 =
	     (_theResult____h557097[27] &&
	      IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 ==
	      9'd127) ?
	       8'd254 :
	       out_exp__h562492 ;
  assign _theResult___snd_snd_fst_exp__h573822 =
	     (_theResult____h568426[27] &&
	      IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 ==
	      9'd127) ?
	       8'd254 :
	       out_exp__h573819 ;
  assign _theResult___snd_snd_fst_sfd__h562496 =
	     (_theResult____h557097[27] &&
	      IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h562484[27:5] ;
  assign _theResult___snd_snd_fst_sfd__h573823 =
	     (_theResult____h568426[27] &&
	      IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h573811[27:5] ;
  assign _theResult___snd_snd_snd__h589520 =
	     (rsfd__h577327[28:27] == 2'b0) ?
	       _theResult___snd__h589524 :
	       rsfd__h577327 ;
  assign a__h154925 =
	     ((IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ^
	       10'h200) >
	      10'd512 ||
	      IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ==
	      10'd0 &&
	      sfdB__h154960 > 28'd67108864) ?
	       sfdB__h154960 :
	       28'd67108864 ;
  assign a__h163086 =
	     { 1'b0,
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
		 x__h163382 != 8'd0 :
		 ifc_main_exp_s2_tsum_1[30:23] != 8'd0,
	       NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
		 x__h189952 :
		 ifc_main_exp_s2_tsum_1[22:0],
	       3'b0 } ;
  assign a__h204661 =
	     { 1'b0,
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
		 x__h204957 != 8'd0 :
		 ifc_main_exp_s2_tsum_2[30:23] != 8'd0,
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
		 x__h246972 :
		 ifc_main_exp_s2_tsum_2[22:0],
	       3'b0 } ;
  assign a__h2192 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d62 } ;
  assign a__h263973 =
	     { 1'b0,
	       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
		 x__h264269 != 8'd0 :
		 ifc_main_exp_s2_tsum_3[30:23] != 8'd0,
	       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
		 x__h321940 :
		 ifc_main_exp_s2_tsum_3[22:0],
	       3'b0 } ;
  assign a__h343486 =
	     { 1'b0,
	       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
		 x__h419518 != 8'd0 :
		 ifc_main_exp_s2_tsum_4[30:23] != 8'd0,
	       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
		 x__h417324 :
		 ifc_main_exp_s2_tsum_4[22:0],
	       3'b0 } ;
  assign a__h554798 =
	     (IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262[9] ||
	      IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268) ?
	       28'd67108864 :
	       y__h557747 ;
  assign a__h566129 =
	     ((IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ^
	       10'h200) <
	      10'd513 ||
	      IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ==
	      10'd1 &&
	      y__h569076 < 28'd67108864) ?
	       28'd67108864 :
	       y__h569076 ;
  assign a__h64309 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d627 } ;
  assign a_sfd__h577677 =
	     (ifc_main_sub_s4_op4 == 2'b10) ?
	       23'd0 :
	       ifc_main_sub_s4_sub_rg_stage_out_3[27:5] ;
  assign b__h154927 =
	     ((ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] != 23'd0)) ?
	       IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1879 :
	       opB__h154941 ;
  assign b__h163088 =
	     NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 ?
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2938 :
	       opB__h163102 ;
  assign b__h204663 =
	     NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 ?
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4454 :
	       opB__h204677 ;
  assign b__h2194 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d83 :
	       opB__h2208 ;
  assign b__h263975 =
	     NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 ?
	       IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6382 :
	       opB__h263989 ;
  assign b__h343488 =
	     NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 ?
	       IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8722 :
	       opB__h343502 ;
  assign b__h554800 =
	     ((ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] == 23'd0 ||
	       ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] != 23'd0)) ?
	       ((diff__h554821 < 8'd28) ? t__h557843 : e__h557844) :
	       opB__h554814 ;
  assign b__h557642 = ifc_main_exp_s2_result[30:23] - 8'd127 ;
  assign b__h562410 = exp__h554785 - 8'd127 ;
  assign b__h562670 =
	     (_theResult____h557097[27] ?
		5'd0 :
		(_theResult____h557097[26] ?
		   5'd1 :
		   (_theResult____h557097[25] ?
		      5'd2 :
		      (_theResult____h557097[24] ?
			 5'd3 :
			 (_theResult____h557097[23] ?
			    5'd4 :
			    (_theResult____h557097[22] ?
			       5'd5 :
			       (_theResult____h557097[21] ?
				  5'd6 :
				  (_theResult____h557097[20] ?
				     5'd7 :
				     (_theResult____h557097[19] ?
					5'd8 :
					(_theResult____h557097[18] ?
					   5'd9 :
					   (_theResult____h557097[17] ?
					      5'd10 :
					      (_theResult____h557097[16] ?
						 5'd11 :
						 (_theResult____h557097[15] ?
						    5'd12 :
						    (_theResult____h557097[14] ?
						       5'd13 :
						       (_theResult____h557097[13] ?
							  5'd14 :
							  (_theResult____h557097[12] ?
							     5'd15 :
							     (_theResult____h557097[11] ?
								5'd16 :
								(_theResult____h557097[10] ?
								   5'd17 :
								   (_theResult____h557097[9] ?
								      5'd18 :
								      (_theResult____h557097[8] ?
									 5'd19 :
									 (_theResult____h557097[7] ?
									    5'd20 :
									    (_theResult____h557097[6] ?
									       5'd21 :
									       (_theResult____h557097[5] ?
										  5'd22 :
										  (_theResult____h557097[4] ?
										     5'd23 :
										     (_theResult____h557097[3] ?
											5'd24 :
											(_theResult____h557097[2] ?
											   5'd25 :
											   (_theResult____h557097[1] ?
											      5'd26 :
											      (_theResult____h557097[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign b__h566131 =
	     ((ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] == 23'd0 ||
	       ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0)) ?
	       ((diff__h566152 < 8'd28) ? t__h569170 : e__h569171) :
	       opB__h566145 ;
  assign b__h568971 = ifc_main_add_s3_add_rg_stage_out_3[35:28] - 8'd127 ;
  assign b__h573737 = exp__h566116 - 8'd127 ;
  assign b__h573997 =
	     (_theResult____h568426[27] ?
		5'd0 :
		(_theResult____h568426[26] ?
		   5'd1 :
		   (_theResult____h568426[25] ?
		      5'd2 :
		      (_theResult____h568426[24] ?
			 5'd3 :
			 (_theResult____h568426[23] ?
			    5'd4 :
			    (_theResult____h568426[22] ?
			       5'd5 :
			       (_theResult____h568426[21] ?
				  5'd6 :
				  (_theResult____h568426[20] ?
				     5'd7 :
				     (_theResult____h568426[19] ?
					5'd8 :
					(_theResult____h568426[18] ?
					   5'd9 :
					   (_theResult____h568426[17] ?
					      5'd10 :
					      (_theResult____h568426[16] ?
						 5'd11 :
						 (_theResult____h568426[15] ?
						    5'd12 :
						    (_theResult____h568426[14] ?
						       5'd13 :
						       (_theResult____h568426[13] ?
							  5'd14 :
							  (_theResult____h568426[12] ?
							     5'd15 :
							     (_theResult____h568426[11] ?
								5'd16 :
								(_theResult____h568426[10] ?
								   5'd17 :
								   (_theResult____h568426[9] ?
								      5'd18 :
								      (_theResult____h568426[8] ?
									 5'd19 :
									 (_theResult____h568426[7] ?
									    5'd20 :
									    (_theResult____h568426[6] ?
									       5'd21 :
									       (_theResult____h568426[5] ?
										  5'd22 :
										  (_theResult____h568426[4] ?
										     5'd23 :
										     (_theResult____h568426[3] ?
											5'd24 :
											(_theResult____h568426[2] ?
											   5'd25 :
											   (_theResult____h568426[1] ?
											      5'd26 :
											      (_theResult____h568426[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign b__h580162 =
	     (x__h577398 == 8'd0) ?
	       (a_sfd__h577677[22] ?
		  5'd1 :
		  (a_sfd__h577677[21] ?
		     5'd2 :
		     (a_sfd__h577677[20] ?
			5'd3 :
			(a_sfd__h577677[19] ?
			   5'd4 :
			   (a_sfd__h577677[18] ?
			      5'd5 :
			      (a_sfd__h577677[17] ?
				 5'd6 :
				 (a_sfd__h577677[16] ?
				    5'd7 :
				    (a_sfd__h577677[15] ?
				       5'd8 :
				       (a_sfd__h577677[14] ?
					  5'd9 :
					  (a_sfd__h577677[13] ?
					     5'd10 :
					     (a_sfd__h577677[12] ?
						5'd11 :
						(a_sfd__h577677[11] ?
						   5'd12 :
						   (a_sfd__h577677[10] ?
						      5'd13 :
						      (a_sfd__h577677[9] ?
							 5'd14 :
							 (a_sfd__h577677[8] ?
							    5'd15 :
							    (a_sfd__h577677[7] ?
							       5'd16 :
							       (a_sfd__h577677[6] ?
								  5'd17 :
								  (a_sfd__h577677[5] ?
								     5'd18 :
								     (a_sfd__h577677[4] ?
									5'd19 :
									(a_sfd__h577677[3] ?
									   5'd20 :
									   (a_sfd__h577677[2] ?
									      5'd21 :
									      (a_sfd__h577677[1] ?
										 5'd22 :
										 (a_sfd__h577677[0] ?
										    5'd23 :
										    5'd24))))))))))))))))))))))) :
	       5'd0 ;
  assign b__h584074 =
	     (ifc_main_sub_s4_x4[30:23] == 8'd0) ?
	       (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[22] ?
		  5'd1 :
		  (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[21] ?
		     5'd2 :
		     (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[20] ?
			5'd3 :
			(ifc_main_sub_s4_x4_BITS_22_TO_0__q5[19] ?
			   5'd4 :
			   (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[18] ?
			      5'd5 :
			      (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[17] ?
				 5'd6 :
				 (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[16] ?
				    5'd7 :
				    (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[15] ?
				       5'd8 :
				       (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[14] ?
					  5'd9 :
					  (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[13] ?
					     5'd10 :
					     (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[12] ?
						5'd11 :
						(ifc_main_sub_s4_x4_BITS_22_TO_0__q5[11] ?
						   5'd12 :
						   (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[10] ?
						      5'd13 :
						      (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[9] ?
							 5'd14 :
							 (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[8] ?
							    5'd15 :
							    (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[7] ?
							       5'd16 :
							       (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[6] ?
								  5'd17 :
								  (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[5] ?
								     5'd18 :
								     (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[4] ?
									5'd19 :
									(ifc_main_sub_s4_x4_BITS_22_TO_0__q5[3] ?
									   5'd20 :
									   (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[2] ?
									      5'd21 :
									      (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[1] ?
										 5'd22 :
										 (ifc_main_sub_s4_x4_BITS_22_TO_0__q5[0] ?
										    5'd23 :
										    5'd24))))))))))))))))))))))) :
	       5'd0 ;
  assign b__h64311 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d648 :
	       opB__h64325 ;
  assign diff__h154945 =
	     ((IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ^
	       10'h200) >
	      10'd512 ||
	      IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ==
	      10'd0 &&
	      sfdB__h154960 > 28'd67108864) ?
	       IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850[7:0] :
	       x__h155996[7:0] ;
  assign diff__h163106 =
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
	       x__h193513[7:0] :
	       x__h193517[7:0] ;
  assign diff__h204681 =
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
	       x__h251855[7:0] :
	       x__h251859[7:0] ;
  assign diff__h2212 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 ||
	      SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59) ?
	       x__h13751[7:0] :
	       x__h13755[7:0] ;
  assign diff__h263993 =
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
	       x__h329258[7:0] :
	       x__h329262[7:0] ;
  assign diff__h343506 =
	     NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
	       x__h429190[7:0] :
	       x__h429194[7:0] ;
  assign diff__h554821 =
	     (IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262[9] ||
	      IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268) ?
	       x__h557862[7:0] :
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262[7:0] ;
  assign diff__h566152 =
	     ((IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ^
	       10'h200) <
	      10'd513 ||
	      IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ==
	      10'd1 &&
	      y__h569076 < 28'd67108864) ?
	       x__h569189[7:0] :
	       x__h569218[7:0] ;
  assign diff__h64329 =
	     (!SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 ||
	      SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 &&
	      _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624) ?
	       x__h75848[7:0] :
	       x__h75852[7:0] ;
  assign din_exp0195_MINUS_127__q18 = din_exp__h80195 - 8'd127 ;
  assign din_exp04372_MINUS_127__q99 = din_exp__h304372 - 8'd127 ;
  assign din_exp10640_MINUS_127__q180 = din_exp__h610640 - 8'd127 ;
  assign din_exp14487_MINUS_127__q62 = din_exp__h214487 - 8'd127 ;
  assign din_exp16513_MINUS_127__q142 = din_exp__h416513 - 8'd127 ;
  assign din_exp21153_MINUS_127__q105 = din_exp__h321153 - 8'd127 ;
  assign din_exp21995_MINUS_127__q184 = din_exp__h621995 - 8'd127 ;
  assign din_exp23697_MINUS_127__q33 = din_exp__h123697 - 8'd127 ;
  assign din_exp25518_MINUS_127__q160 = din_exp__h525518 - 8'd127 ;
  assign din_exp29638_MINUS_127__q68 = din_exp__h229638 - 8'd127 ;
  assign din_exp33537_MINUS_127__q149 = din_exp__h433537 - 8'd127 ;
  assign din_exp33605_MINUS_127__q112 = din_exp__h333605 - 8'd127 ;
  assign din_exp38583_MINUS_127__q163 = din_exp__h538583 - 8'd127 ;
  assign din_exp46209_MINUS_127__q74 = din_exp__h246209 - 8'd127 ;
  assign din_exp49021_MINUS_127__q29 = din_exp__h149021 - 8'd127 ;
  assign din_exp52758_MINUS_127__q156 = din_exp__h452758 - 8'd127 ;
  assign din_exp53431_MINUS_127__q118 = din_exp__h353431 - 8'd127 ;
  assign din_exp56202_MINUS_127__q81 = din_exp__h256202 - 8'd127 ;
  assign din_exp60338_MINUS_127__q37 = din_exp__h160338 - 8'd127 ;
  assign din_exp68582_MINUS_127__q124 = din_exp__h368582 - 8'd127 ;
  assign din_exp72855_MINUS_127__q43 = din_exp__h172855 - 8'd127 ;
  assign din_exp73856_MINUS_127__q87 = din_exp__h273856 - 8'd127 ;
  assign din_exp8098_MINUS_127__q8 = din_exp__h18098 - 8'd127 ;
  assign din_exp83947_MINUS_127__q130 = din_exp__h383947 - 8'd127 ;
  assign din_exp89007_MINUS_127__q93 = din_exp__h289007 - 8'd127 ;
  assign din_exp89213_MINUS_127__q49 = din_exp__h189213 - 8'd127 ;
  assign din_exp97860_MINUS_127__q56 = din_exp__h197860 - 8'd127 ;
  assign din_exp99522_MINUS_127__q136 = din_exp__h399522 - 8'd127 ;
  assign din_exp__h123697 =
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1518 ?
	       value__h123714[7:0] :
	       8'd0 ;
  assign din_exp__h149021 =
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1184 ?
	       value__h149038[7:0] :
	       8'd0 ;
  assign din_exp__h160338 =
	     ((IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ^
	       10'h200) >
	      10'd512 ||
	      IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ==
	      10'd0 &&
	      sfdB__h154960 > 28'd67108864) ?
	       ifc_main_exp_s2_stage2_x[30:23] :
	       8'b01111111 ;
  assign din_exp__h172855 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2181 ?
	       value__h172872[7:0] :
	       8'd0 ;
  assign din_exp__h18098 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d53 ||
	      SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d55 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_x_wire_wget__ETC___d59) ?
	       in2_exp__h2488 :
	       ifc_main_factor_s1_factor_res[30:23] ;
  assign din_exp__h189213 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2523 ?
	       value__h189230[7:0] :
	       8'd0 ;
  assign din_exp__h197860 =
	     NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
	       x__h163382 :
	       ifc_main_exp_s2_tsum_1[30:23] ;
  assign din_exp__h214487 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3291 ?
	       value__h214504[7:0] :
	       8'd0 ;
  assign din_exp__h229638 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3645 ?
	       value__h229655[7:0] :
	       8'd0 ;
  assign din_exp__h246209 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3994 ?
	       value__h246226[7:0] :
	       8'd0 ;
  assign din_exp__h256202 =
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
	       x__h204957 :
	       ifc_main_exp_s2_tsum_2[30:23] ;
  assign din_exp__h273856 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4823 ?
	       value__h273873[7:0] :
	       8'd0 ;
  assign din_exp__h289007 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5177 ?
	       value__h289024[7:0] :
	       8'd0 ;
  assign din_exp__h304372 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5539 ?
	       value__h304389[7:0] :
	       8'd0 ;
  assign din_exp__h321153 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5889 ?
	       value__h321170[7:0] :
	       8'd0 ;
  assign din_exp__h333605 =
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
	       x__h264269 :
	       ifc_main_exp_s2_tsum_3[30:23] ;
  assign din_exp__h353431 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6768 ?
	       value__h353448[7:0] :
	       8'd0 ;
  assign din_exp__h368582 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7122 ?
	       value__h368599[7:0] :
	       8'd0 ;
  assign din_exp__h383947 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7484 ?
	       value__h383964[7:0] :
	       8'd0 ;
  assign din_exp__h399522 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7847 ?
	       value__h399539[7:0] :
	       8'd0 ;
  assign din_exp__h416513 =
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8197 ?
	       value__h416530[7:0] :
	       8'd0 ;
  assign din_exp__h433537 =
	     NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
	       x__h419518 :
	       ifc_main_exp_s2_tsum_4[30:23] ;
  assign din_exp__h452758 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9156 ?
	       value__h452775[7:0] :
	       8'd0 ;
  assign din_exp__h525518 =
	     _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9586 ?
	       value__h525535[7:0] :
	       8'd0 ;
  assign din_exp__h538583 =
	     _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9922 ?
	       value__h538600[7:0] :
	       8'd0 ;
  assign din_exp__h610640 =
	     _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11463 ?
	       value__h610657[7:0] :
	       8'd0 ;
  assign din_exp__h621995 =
	     _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11800 ?
	       value__h622012[7:0] :
	       8'd0 ;
  assign din_exp__h80195 =
	     (!SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d618 ||
	      SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d620 &&
	      _0b0_CONCAT_NOT_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d624) ?
	       in2_exp__h64598 :
	       ifc_main_exp_s2_stage1_x[30:23] ;
  assign din_inc___2_exp__h100961 = _theResult___snd_fst_exp__h100383 + 8'd1 ;
  assign din_inc___2_exp__h124454 = _theResult___snd_fst_exp__h123788 + 8'd1 ;
  assign din_inc___2_exp__h149781 = _theResult___snd_fst_exp__h149112 + 8'd1 ;
  assign din_inc___2_exp__h160958 = _theResult___snd_fst_exp__h160387 + 8'd1 ;
  assign din_inc___2_exp__h173555 = _theResult___snd_fst_exp__h172946 + 8'd1 ;
  assign din_inc___2_exp__h18728 = _theResult___snd_fst_exp__h18147 + 8'd1 ;
  assign din_inc___2_exp__h189931 = _theResult___snd_fst_exp__h189304 + 8'd1 ;
  assign din_inc___2_exp__h198572 = _theResult___snd_fst_exp__h197930 + 8'd1 ;
  assign din_inc___2_exp__h215187 = _theResult___snd_fst_exp__h214578 + 8'd1 ;
  assign din_inc___2_exp__h230364 = _theResult___snd_fst_exp__h229729 + 8'd1 ;
  assign din_inc___2_exp__h246951 = _theResult___snd_fst_exp__h246300 + 8'd1 ;
  assign din_inc___2_exp__h256962 = _theResult___snd_fst_exp__h256284 + 8'd1 ;
  assign din_inc___2_exp__h274556 = _theResult___snd_fst_exp__h273947 + 8'd1 ;
  assign din_inc___2_exp__h289733 = _theResult___snd_fst_exp__h289098 + 8'd1 ;
  assign din_inc___2_exp__h305122 = _theResult___snd_fst_exp__h304463 + 8'd1 ;
  assign din_inc___2_exp__h321919 = _theResult___snd_fst_exp__h321244 + 8'd1 ;
  assign din_inc___2_exp__h334413 = _theResult___snd_fst_exp__h333699 + 8'd1 ;
  assign din_inc___2_exp__h354131 = _theResult___snd_fst_exp__h353522 + 8'd1 ;
  assign din_inc___2_exp__h369308 = _theResult___snd_fst_exp__h368673 + 8'd1 ;
  assign din_inc___2_exp__h384697 = _theResult___snd_fst_exp__h384038 + 8'd1 ;
  assign din_inc___2_exp__h38885 = _theResult___snd_fst_exp__h38307 + 8'd1 ;
  assign din_inc___2_exp__h400296 = _theResult___snd_fst_exp__h399613 + 8'd1 ;
  assign din_inc___2_exp__h417303 = _theResult___snd_fst_exp__h416604 + 8'd1 ;
  assign din_inc___2_exp__h434393 = _theResult___snd_fst_exp__h433643 + 8'd1 ;
  assign din_inc___2_exp__h488517 = _theResult___snd_fst_exp__h452849 + 8'd1 ;
  assign din_inc___2_exp__h526260 = _theResult___snd_fst_exp__h525609 + 8'd1 ;
  assign din_inc___2_exp__h539316 = _theResult___snd_fst_exp__h538674 + 8'd1 ;
  assign din_inc___2_exp__h594591 = _theResult_____1_fst_exp__h593956 + 8'd1 ;
  assign din_inc___2_exp__h634050 = _theResult___snd_fst_exp__h610731 + 8'd1 ;
  assign din_inc___2_exp__h634124 = _theResult___snd_fst_exp__h622086 + 8'd1 ;
  assign din_inc___2_exp__h634189 = _theResult___snd_fst_exp__h633383 + 8'd1 ;
  assign din_inc___2_exp__h80822 = _theResult___snd_fst_exp__h80244 + 8'd1 ;
  assign e__h557524 = a__h554798 + b__h554800 ;
  assign e__h557844 = (opB__h554814 == 28'd0) ? opB__h554814 : 28'd1 ;
  assign e__h568853 = a__h566129 + b__h566131 ;
  assign e__h569171 = (opB__h566145 == 28'd0) ? opB__h566145 : 28'd1 ;
  assign e_exp__h113560 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0] ?
	       8'd129 :
	       8'd128 ;
  assign e_exp__h113563 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] ?
	       8'd132 :
	       e_exp__h113560 ;
  assign e_exp__h113566 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       8'd138 :
	       e_exp__h113563 ;
  assign e_exp__h113569 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[2] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       8'd150 :
	       e_exp__h113566 ;
  assign e_exp__h139575 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0] ?
	       8'd124 :
	       8'd125 ;
  assign e_exp__h139578 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] ?
	       8'd121 :
	       e_exp__h139575 ;
  assign e_exp__h139581 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       8'd115 :
	       e_exp__h139578 ;
  assign e_exp__h139584 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[2] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       8'd103 :
	       e_exp__h139581 ;
  assign e_exp__h4299 =
	     IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0] ?
	       8'd128 :
	       8'd127 ;
  assign e_exp__h4302 =
	     IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] ?
	       8'd129 :
	       e_exp__h4299 ;
  assign e_exp__h4305 =
	     (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] &&
	      IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0]) ?
	       8'd130 :
	       e_exp__h4302 ;
  assign e_exp__h4308 =
	     (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[2] &&
	      !IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[1] &&
	      !IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[0]) ?
	       8'd131 :
	       e_exp__h4305 ;
  assign e_exp__h562572 = exp__h554785 + 8'd1 ;
  assign e_exp__h563425 = x__h557144 + 8'd1 ;
  assign e_exp__h563467 =
	     (x__h557144 == 8'd0 && sfd__h562816[24:23] == 2'b01) ?
	       8'd1 :
	       x__h557144 ;
  assign e_exp__h573899 = exp__h566116 + 8'd1 ;
  assign e_exp__h574752 = x__h568473 + 8'd1 ;
  assign e_exp__h574794 =
	     (x__h568473 == 8'd0 && sfd__h574143[24:23] == 2'b01) ?
	       8'd1 :
	       x__h568473 ;
  assign e_exp__h66407 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0] ?
	       8'd128 :
	       8'd127 ;
  assign e_exp__h66410 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] ?
	       8'd129 :
	       e_exp__h66407 ;
  assign e_exp__h66413 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       8'd130 :
	       e_exp__h66410 ;
  assign e_exp__h66416 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[2] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       8'd131 :
	       e_exp__h66413 ;
  assign e_sfd__h113561 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0] ?
	       23'd7103053 :
	       23'd3011510 ;
  assign e_sfd__h113564 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] ?
	       23'd5917900 :
	       e_sfd__h113561 ;
  assign e_sfd__h113567 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       23'd3811270 :
	       e_sfd__h113564 ;
  assign e_sfd__h113570 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[2] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       23'd482773 :
	       e_sfd__h113567 ;
  assign e_sfd__h139576 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0] ?
	       23'd671088 :
	       23'd3959422 ;
  assign e_sfd__h139579 =
	     ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] ?
	       23'd1436129 :
	       e_sfd__h139576 ;
  assign e_sfd__h139582 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       23'd3121904 :
	       e_sfd__h139579 ;
  assign e_sfd__h139585 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[2] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[1] &&
	      !ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[0]) ?
	       23'd7472506 :
	       e_sfd__h139582 ;
  assign exp__h554785 =
	     (IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262[9] ||
	      IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268) ?
	       8'd127 :
	       ifc_main_exp_s2_result[30:23] ;
  assign exp__h566116 =
	     ((IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ^
	       10'h200) <
	      10'd513 ||
	      IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ==
	      10'd1 &&
	      y__h569076 < 28'd67108864) ?
	       8'd128 :
	       ifc_main_add_s3_add_rg_stage_out_3[35:28] ;
  assign guard__h115699 =
	     (sfdres__h115380[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1547 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h123927 ;
  assign guard__h13231 =
	     (sfdin__h13275[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h18272 ;
  assign guard__h13262 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       guard__h13231 :
	       2'd0 ;
  assign guard__h13758 = opB__h2208 << x__h13815 ;
  assign guard__h141023 =
	     (sfdres__h140704[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1214 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h149251 ;
  assign guard__h155493 =
	     (sfdin__h155531[27] &&
	      IF_IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_ETC___d1889 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h160506 ;
  assign guard__h155518 =
	     ((ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage2_x[22]) &&
	      (ifc_main_exp_s2_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage2_x[22:0] != 23'd0)) ?
	       guard__h155493 :
	       2'd0 ;
  assign guard__h155999 = opB__h154941 << x__h156055 ;
  assign guard__h164857 =
	     (sfdres__h164538[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2205 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h173085 ;
  assign guard__h181142 =
	     (sfdres__h180829[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d2547 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h189440 ;
  assign guard__h192764 =
	     (sfdin__h192811[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d2948 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h198054 ;
  assign guard__h192798 =
	     NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_1_ETC___d2860 ?
	       guard__h192764 :
	       2'd0 ;
  assign guard__h193520 = opB__h163102 << x__h193577 ;
  assign guard__h206489 =
	     (sfdres__h206170[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3315 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h214717 ;
  assign guard__h221614 =
	     (sfdres__h221295[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d3669 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h229868 ;
  assign guard__h238117 =
	     (sfdres__h237804[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4018 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h246436 ;
  assign guard__h250820 =
	     (sfdin__h250867[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4464 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h256408 ;
  assign guard__h250854 =
	     NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_2_ETC___d4331 ?
	       guard__h250820 :
	       2'd0 ;
  assign guard__h251862 = opB__h204677 << x__h251919 ;
  assign guard__h265858 =
	     (sfdres__h265539[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d4847 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h274086 ;
  assign guard__h280983 =
	     (sfdres__h280664[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5201 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h289237 ;
  assign guard__h296326 =
	     (sfdres__h296007[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d5563 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h304602 ;
  assign guard__h313039 =
	     (sfdres__h312726[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d5913 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h321380 ;
  assign guard__h327613 =
	     (sfdin__h327660[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6392 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h333823 ;
  assign guard__h327647 =
	     NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_7_ETC___d6226 ?
	       guard__h327613 :
	       2'd0 ;
  assign guard__h329265 = opB__h263989 << x__h329322 ;
  assign guard__h33388 =
	     (sfdin__h33432[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wg_ETC___d93 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h38429 ;
  assign guard__h33419 =
	     ((ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] == 23'd0 ||
	       ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       !ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_factor_s1_factor_res[30:23] != 8'd255 ||
	       ifc_main_factor_s1_factor_res[22:0] != 23'd0)) ?
	       guard__h33388 :
	       2'd0 ;
  assign guard__h345433 =
	     (sfdres__h345114[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d6792 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h353661 ;
  assign guard__h360558 =
	     (sfdres__h360239[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7146 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h368812 ;
  assign guard__h375901 =
	     (sfdres__h375582[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d7508 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h384177 ;
  assign guard__h391454 =
	     (sfdres__h391135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d7871 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h399752 ;
  assign guard__h408377 =
	     (sfdres__h408064[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8221 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h416740 ;
  assign guard__h426395 =
	     (sfdin__h426442[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d8732 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h433767 ;
  assign guard__h426429 =
	     NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_7_ETC___d8534 ?
	       guard__h426395 :
	       2'd0 ;
  assign guard__h429197 = opB__h343502 << x__h429254 ;
  assign guard__h444326 =
	     (sfdres__h444007[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9181 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h452988 ;
  assign guard__h517519 =
	     (sfdres__h517206[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9610 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h525745 ;
  assign guard__h530584 =
	     (sfdres__h530271[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d9944 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h538810 ;
  assign guard__h554750 =
	     ((ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] == 23'd0 ||
	       ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] != 23'd0)) ?
	       guard__h557086 :
	       2'd0 ;
  assign guard__h557086 =
	     (_theResult____h557097[27] &&
	      IF_IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_ETC___d10299 ==
	      9'd127) ?
	       2'd3 :
	       guard__h562460 ;
  assign guard__h557918 = opB__h554814 << y__h558024 ;
  assign guard__h562460 =
	     { IF_sfdin62484_BIT_4_THEN_2_ELSE_0__q167[1],
	       { sfdin__h562484[3:0], 23'd0 } != 27'd0 } ;
  assign guard__h566081 =
	     ((ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] == 23'd0 ||
	       ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0)) ?
	       guard__h568415 :
	       2'd0 ;
  assign guard__h568415 =
	     (_theResult____h568426[27] &&
	      IF_IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0_ETC___d10640 ==
	      9'd127) ?
	       2'd3 :
	       guard__h573787 ;
  assign guard__h569245 = opB__h566145 << y__h569351 ;
  assign guard__h573787 =
	     { IF_sfdin73811_BIT_4_THEN_2_ELSE_0__q171[1],
	       { sfdin__h573811[3:0], 23'd0 } != 27'd0 } ;
  assign guard__h589132 =
	     (sfdin__h589153[28] &&
	      IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11196 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h594076 ;
  assign guard__h602596 =
	     (sfdres__h602283[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h610867 ;
  assign guard__h613951 =
	     (sfdres__h613638[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d11824 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h622222 ;
  assign guard__h625248 =
	     (sfdres__h624935[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11487 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h633519 ;
  assign guard__h75334 =
	     (sfdin__h75378[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h80366 ;
  assign guard__h75365 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       guard__h75334 :
	       2'd0 ;
  assign guard__h75855 = opB__h64325 << x__h75912 ;
  assign guard__h95473 =
	     (sfdin__h95517[27] &&
	      IF_IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75__ETC___d658 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h100505 ;
  assign guard__h95504 =
	     ((ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_stage1_x[22]) &&
	      (ifc_main_exp_s2_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_stage1_x[22:0] != 23'd0)) ?
	       guard__h95473 :
	       2'd0 ;
  assign ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4 =
	     ifc_main_add_s3_add_rg_stage_out_3[27:5] ;
  assign ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_EQ_2_ETC___d11437 =
	     ifc_main_div_s5_x[30:23] == 8'd255 &&
	     ifc_main_div_s5_x[22:0] != 23'd0 &&
	     !ifc_main_div_s5_x[22] ||
	     ifc_main_div_s5_x[30:23] == 8'd255 && ifc_main_div_s5_x[22] ||
	     ifc_main_div_s5_x[30:23] == 8'd255 &&
	     ifc_main_div_s5_x[22:0] == 23'd0 ||
	     ifc_main_div_s5_x[30:23] == 8'd0 &&
	     ifc_main_div_s5_x[22:0] == 23'd0 ||
	     !IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11430 ||
	     IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11432 ;
  assign ifc_main_div_s5_x_BITS_30_TO_23_MINUS_127__q179 =
	     ifc_main_div_s5_x[30:23] - 8'd127 ;
  assign ifc_main_div_s5_y_BITS_22_TO_0__q6 = ifc_main_div_s5_y[22:0] ;
  assign ifc_main_div_s5_y_BITS_30_TO_23_MINUS_127__q183 =
	     ifc_main_div_s5_y[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_result_BITS_22_TO_0__q3 =
	     ifc_main_exp_s2_result[22:0] ;
  assign ifc_main_exp_s2_stage1_int_res_124_BITS_30_TO__ETC___d1156 =
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_stage1_int_res[22] ||
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage1_int_res[22] ||
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd0 &&
	     ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1149 ||
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1151 ;
  assign ifc_main_exp_s2_stage1_int_res_124_BITS_30_TO__ETC___d1503 =
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage1_int_res[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_stage1_int_res[22] ||
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage1_int_res[22] ||
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
	     ifc_main_exp_s2_stage1_int_res[30:23] == 8'd0 &&
	     ifc_main_exp_s2_stage1_int_res[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1496 ||
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1498 ;
  assign ifc_main_exp_s2_stage1_int_res_BITS_30_TO_23_M_ETC__q27 =
	     ifc_main_exp_s2_stage1_int_res[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597 =
	     ifc_main_exp_s2_stage1_x[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_U_ETC___d577 =
	     ifc_main_exp_s2_stage1_x[30:23] < 8'd127 ;
  assign ifc_main_exp_s2_stage2_x_BITS_30_TO_23_MINUS_127__q36 =
	     ifc_main_exp_s2_stage2_x[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_stage6_int_res_BITS_30_TO_23_M_ETC__q155 =
	     ifc_main_exp_s2_stage6_int_res[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_128_E_ETC___d2838 =
	     ifc_main_exp_s2_tsum_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_1[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_tsum_1[22] ||
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2837 ;
  assign ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_IF_ETC___d2910 =
	     ifc_main_exp_s2_tsum_1[31] ==
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2906 ;
  assign ifc_main_exp_s2_tsum_1_BITS_30_TO_23_MINUS_127__q55 =
	     ifc_main_exp_s2_tsum_1[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_238_E_ETC___d4309 =
	     ifc_main_exp_s2_tsum_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_tsum_2[22] ||
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4308 ;
  assign ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_IF_ETC___d4426 =
	     ifc_main_exp_s2_tsum_2[31] ==
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4422 ;
  assign ifc_main_exp_s2_tsum_2_BITS_30_TO_23_MINUS_127__q80 =
	     ifc_main_exp_s2_tsum_2[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_770_E_ETC___d6204 =
	     ifc_main_exp_s2_tsum_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_tsum_3[22] ||
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6203 ;
  assign ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_IF_ETC___d6354 =
	     ifc_main_exp_s2_tsum_3[31] ==
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6350 ;
  assign ifc_main_exp_s2_tsum_3_BITS_30_TO_23_MINUS_127__q111 =
	     ifc_main_exp_s2_tsum_3[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_714_E_ETC___d8512 =
	     ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_tsum_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_tsum_4[22] ||
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8511 ;
  assign ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694 =
	     ifc_main_exp_s2_tsum_4[31] ==
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8690 ;
  assign ifc_main_exp_s2_tsum_4_BITS_30_TO_23_MINUS_127__q148 =
	     ifc_main_exp_s2_tsum_4[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161 =
	     ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_1[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_1[22] ||
	     ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_1[22] ||
	     ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_1[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_1[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_1[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2154 ||
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2156 ;
  assign ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2890 =
	     ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_1[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_1[22] ||
	     ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_1[22] ||
	     ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_1[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_1[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_1[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2154 ||
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2156 ;
  assign ifc_main_exp_s2_txv_1_BITS_30_TO_23_MINUS_127__q42 =
	     ifc_main_exp_s2_txv_1[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3269 =
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_2[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3264 ||
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3266 ;
  assign ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3271 =
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_2[22] ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22] ||
	     ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3269 ;
  assign ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616 =
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_2[22] ||
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3615 ;
  assign ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d4361 =
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_2[22] ||
	     ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_2[22] ||
	     _0_OR_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_2_ETC___d4357 ;
  assign ifc_main_exp_s2_txv_2_BITS_30_TO_23_MINUS_127__q61 =
	     ifc_main_exp_s2_txv_2[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4801 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_3[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4796 ||
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4798 ;
  assign ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4803 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_3[22] ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22] ||
	     ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4801 ;
  assign ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_3[22] ||
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5147 ;
  assign ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_3[22] ||
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5508 ;
  assign ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d6256 =
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_3[22] ||
	     ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_3[22] ||
	     _0_OR_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_7_ETC___d6252 ;
  assign ifc_main_exp_s2_txv_3_BITS_30_TO_23_MINUS_127__q86 =
	     ifc_main_exp_s2_txv_3[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6746 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_txv_4[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6741 ||
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6743 ;
  assign ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6748 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_4[22] ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22] ||
	     ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6746 ;
  assign ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_4[22] ||
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7092 ;
  assign ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_4[22] ||
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7453 ;
  assign ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_4[22] ||
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7816 ;
  assign ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d8564 =
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_txv_4[22] ||
	     ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_txv_4[22] ||
	     _0_OR_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_7_ETC___d8560 ;
  assign ifc_main_exp_s2_txv_4_BITS_30_TO_23_MINUS_127__q117 =
	     ifc_main_exp_s2_txv_4[30:23] - 8'd127 ;
  assign ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1 =
	     ifc_main_factor_s1_factor_res[22:0] ;
  assign ifc_main_input_x_BITS_22_TO_0__q2 = ifc_main_input_x[22:0] ;
  assign ifc_main_input_x_BITS_30_TO_23_MINUS_127__q159 =
	     ifc_main_input_x[30:23] - 8'd127 ;
  assign ifc_main_sub_s4_x4_BITS_22_TO_0__q5 = ifc_main_sub_s4_x4[22:0] ;
  assign ifc_main_sub_s4_x4_BITS_30_TO_23_MINUS_127__q175 =
	     ifc_main_sub_s4_x4[30:23] - 8'd127 ;
  assign in2_exp4598_MINUS_127__q17 = in2_exp__h64598 - 8'd127 ;
  assign in2_exp488_MINUS_127__q7 = in2_exp__h2488 - 8'd127 ;
  assign in2_exp__h2488 =
	     (IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN_ifc_ETC___d32[7:3] ==
	      5'd0) ?
	       e_exp__h4308 :
	       8'd132 ;
  assign in2_exp__h64598 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[7:3] ==
	      5'd0) ?
	       e_exp__h66416 :
	       8'd132 ;
  assign in2_sfd__h113573 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[7:3] ==
	      5'd0) ?
	       e_sfd__h113570 :
	       23'd993330 ;
  assign in2_sfd__h139588 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[7:3] ==
	      5'd0) ?
	       e_sfd__h139585 :
	       23'd6611989 ;
  assign opA__h577347 = { value__h588192, 31'd0 } ;
  assign opAsfd__h104620 =
	     { ifc_main_exp_s2_stage1_int_res[30:23] != 8'd0,
	       ifc_main_exp_s2_stage1_int_res[22:0] } ;
  assign opAsfd__h163484 =
	     { ifc_main_exp_s2_txv_1[30:23] != 8'd0,
	       ifc_main_exp_s2_txv_1[22:0] } ;
  assign opAsfd__h205002 = { x__h205013 != 8'd0, x__h230385 } ;
  assign opAsfd__h205059 = { x__h205070 != 8'd0, x__h215208 } ;
  assign opAsfd__h264314 = { x__h264325 != 8'd0, x__h305143 } ;
  assign opAsfd__h264371 = { x__h264382 != 8'd0, x__h289754 } ;
  assign opAsfd__h264428 = { x__h264439 != 8'd0, x__h274577 } ;
  assign opAsfd__h343443 = { x__h440766 != 8'd0, x__h439921 } ;
  assign opAsfd__h343827 = { x__h407148 != 8'd0, x__h400317 } ;
  assign opAsfd__h343883 = { x__h390112 != 8'd0, x__h384718 } ;
  assign opAsfd__h343939 = { x__h374693 != 8'd0, x__h369329 } ;
  assign opAsfd__h343995 = { x__h359484 != 8'd0, x__h354152 } ;
  assign opB__h154941 =
	     ((IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ^
	       10'h200) >
	      10'd512 ||
	      IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ==
	      10'd0 &&
	      sfdB__h154960 > 28'd67108864) ?
	       28'd67108864 :
	       sfdB__h154960 ;
  assign opB__h163102 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2925 } ;
  assign opB__h204677 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4441 } ;
  assign opB__h2208 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget__ETC___d70 } ;
  assign opB__h263989 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6369 } ;
  assign opB__h343502 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8709 } ;
  assign opB__h554814 =
	     (IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262[9] ||
	      IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_result_0231__ETC___d10268) ?
	       y__h557747 :
	       28'd67108864 ;
  assign opB__h566145 =
	     ((IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ^
	       10'h200) <
	      10'd513 ||
	      IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ==
	      10'd1 &&
	      y__h569076 < 28'd67108864) ?
	       y__h569076 :
	       28'd67108864 ;
  assign opB__h577349 = { sfdB__h577373, 4'b0 } ;
  assign opB__h64325 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_ifc_main_exp_s2_stage1_x_75_BIT_ETC___d635 } ;
  assign opBsfd__h104621 = { 1'd1, in2_sfd__h113573 } ;
  assign opBsfd__h129440 = { 1'd1, in2_sfd__h139588 } ;
  assign opBsfd__h205060 =
	     { ifc_main_exp_s2_txv_2[30:23] != 8'd0,
	       ifc_main_exp_s2_txv_2[22:0] } ;
  assign opBsfd__h264372 =
	     { ifc_main_exp_s2_txv_3[30:23] != 8'd0,
	       ifc_main_exp_s2_txv_3[22:0] } ;
  assign opBsfd__h343444 =
	     { ifc_main_exp_s2_stage6_int_res[30:23] != 8'd0,
	       ifc_main_exp_s2_stage6_int_res[22:0] } ;
  assign opBsfd__h344051 =
	     { ifc_main_exp_s2_txv_4[30:23] != 8'd0,
	       ifc_main_exp_s2_txv_4[22:0] } ;
  assign opBsfd__h600083 =
	     { ifc_main_div_s5_x[30:23] != 8'd0, ifc_main_div_s5_x[22:0] } ;
  assign opBsfd__h611374 =
	     { ifc_main_div_s5_y[30:23] != 8'd0, ifc_main_div_s5_y[22:0] } ;
  assign out_exp__h100937 =
	     _theResult___snd_fst_sfd__h100384[0] ?
	       _theResult___exp__h100934 :
	       _theResult___snd_fst_exp__h100383 ;
  assign out_exp__h160938 =
	     _theResult___snd_fst_sfd__h160388[0] ?
	       _theResult___exp__h160935 :
	       _theResult___snd_fst_exp__h160387 ;
  assign out_exp__h173522 =
	     _theResult___snd_fst_sfd__h172947[0] ?
	       _theResult___exp__h173519 :
	       _theResult___snd_fst_exp__h172946 ;
  assign out_exp__h18704 =
	     _theResult___snd_fst_sfd__h18148[0] ?
	       _theResult___exp__h18701 :
	       _theResult___snd_fst_exp__h18147 ;
  assign out_exp__h189877 =
	     _theResult___snd_fst_sfd__h189305[0] ?
	       _theResult___exp__h189874 :
	       _theResult___snd_fst_exp__h189304 ;
  assign out_exp__h198486 =
	     _theResult___snd_fst_sfd__h197931[0] ?
	       _theResult___exp__h198483 :
	       _theResult___snd_fst_exp__h197930 ;
  assign out_exp__h215154 =
	     _theResult___snd_fst_sfd__h214579[0] ?
	       _theResult___exp__h215151 :
	       _theResult___snd_fst_exp__h214578 ;
  assign out_exp__h230305 =
	     _theResult___snd_fst_sfd__h229730[0] ?
	       _theResult___exp__h230302 :
	       _theResult___snd_fst_exp__h229729 ;
  assign out_exp__h246873 =
	     _theResult___snd_fst_sfd__h246301[0] ?
	       _theResult___exp__h246870 :
	       _theResult___snd_fst_exp__h246300 ;
  assign out_exp__h256840 =
	     _theResult___snd_fst_sfd__h256285[0] ?
	       _theResult___exp__h256837 :
	       _theResult___snd_fst_exp__h256284 ;
  assign out_exp__h274523 =
	     _theResult___snd_fst_sfd__h273948[0] ?
	       _theResult___exp__h274520 :
	       _theResult___snd_fst_exp__h273947 ;
  assign out_exp__h289674 =
	     _theResult___snd_fst_sfd__h289099[0] ?
	       _theResult___exp__h289671 :
	       _theResult___snd_fst_exp__h289098 ;
  assign out_exp__h305039 =
	     _theResult___snd_fst_sfd__h304464[0] ?
	       _theResult___exp__h305036 :
	       _theResult___snd_fst_exp__h304463 ;
  assign out_exp__h321817 =
	     _theResult___snd_fst_sfd__h321245[0] ?
	       _theResult___exp__h321814 :
	       _theResult___snd_fst_exp__h321244 ;
  assign out_exp__h334255 =
	     _theResult___snd_fst_sfd__h333700[0] ?
	       _theResult___exp__h334252 :
	       _theResult___snd_fst_exp__h333699 ;
  assign out_exp__h354098 =
	     _theResult___snd_fst_sfd__h353523[0] ?
	       _theResult___exp__h354095 :
	       _theResult___snd_fst_exp__h353522 ;
  assign out_exp__h369249 =
	     _theResult___snd_fst_sfd__h368674[0] ?
	       _theResult___exp__h369246 :
	       _theResult___snd_fst_exp__h368673 ;
  assign out_exp__h384614 =
	     _theResult___snd_fst_sfd__h384039[0] ?
	       _theResult___exp__h384611 :
	       _theResult___snd_fst_exp__h384038 ;
  assign out_exp__h38861 =
	     _theResult___snd_fst_sfd__h38308[0] ?
	       _theResult___exp__h38858 :
	       _theResult___snd_fst_exp__h38307 ;
  assign out_exp__h400189 =
	     _theResult___snd_fst_sfd__h399614[0] ?
	       _theResult___exp__h400186 :
	       _theResult___snd_fst_exp__h399613 ;
  assign out_exp__h417177 =
	     _theResult___snd_fst_sfd__h416605[0] ?
	       _theResult___exp__h417174 :
	       _theResult___snd_fst_exp__h416604 ;
  assign out_exp__h434199 =
	     _theResult___snd_fst_sfd__h433644[0] ?
	       _theResult___exp__h434196 :
	       _theResult___snd_fst_exp__h433643 ;
  assign out_exp__h562492 =
	     _theResult____h557097[27] ?
	       _theResult___exp__h562575 :
	       _theResult___fst_exp__h562744 ;
  assign out_exp__h562735 = exp__h554785 - y__h562800 ;
  assign out_exp__h563473 =
	     _theResult___snd_fst_sfd__h562504[0] ?
	       _theResult___exp__h563470 :
	       x__h557144 ;
  assign out_exp__h573819 =
	     _theResult____h568426[27] ?
	       _theResult___exp__h573902 :
	       _theResult___fst_exp__h574071 ;
  assign out_exp__h574062 = exp__h566116 - y__h574127 ;
  assign out_exp__h574800 =
	     _theResult___snd_fst_sfd__h573831[0] ?
	       _theResult___exp__h574797 :
	       x__h568473 ;
  assign out_exp__h80798 =
	     _theResult___snd_fst_sfd__h80245[0] ?
	       _theResult___exp__h80795 :
	       _theResult___snd_fst_exp__h80244 ;
  assign out_sfd__h100938 =
	     _theResult___snd_fst_sfd__h100384[0] ?
	       _theResult___sfd__h100935 :
	       _theResult___snd_fst_sfd__h100384 ;
  assign out_sfd__h160939 =
	     _theResult___snd_fst_sfd__h160388[0] ?
	       _theResult___sfd__h160936 :
	       _theResult___snd_fst_sfd__h160388 ;
  assign out_sfd__h173523 =
	     _theResult___snd_fst_sfd__h172947[0] ?
	       _theResult___sfd__h173520 :
	       _theResult___snd_fst_sfd__h172947 ;
  assign out_sfd__h18705 =
	     _theResult___snd_fst_sfd__h18148[0] ?
	       _theResult___sfd__h18702 :
	       _theResult___snd_fst_sfd__h18148 ;
  assign out_sfd__h189878 =
	     _theResult___snd_fst_sfd__h189305[0] ?
	       _theResult___sfd__h189875 :
	       _theResult___snd_fst_sfd__h189305 ;
  assign out_sfd__h198487 =
	     _theResult___snd_fst_sfd__h197931[0] ?
	       _theResult___sfd__h198484 :
	       _theResult___snd_fst_sfd__h197931 ;
  assign out_sfd__h215155 =
	     _theResult___snd_fst_sfd__h214579[0] ?
	       _theResult___sfd__h215152 :
	       _theResult___snd_fst_sfd__h214579 ;
  assign out_sfd__h230306 =
	     _theResult___snd_fst_sfd__h229730[0] ?
	       _theResult___sfd__h230303 :
	       _theResult___snd_fst_sfd__h229730 ;
  assign out_sfd__h246874 =
	     _theResult___snd_fst_sfd__h246301[0] ?
	       _theResult___sfd__h246871 :
	       _theResult___snd_fst_sfd__h246301 ;
  assign out_sfd__h256841 =
	     _theResult___snd_fst_sfd__h256285[0] ?
	       _theResult___sfd__h256838 :
	       _theResult___snd_fst_sfd__h256285 ;
  assign out_sfd__h274524 =
	     _theResult___snd_fst_sfd__h273948[0] ?
	       _theResult___sfd__h274521 :
	       _theResult___snd_fst_sfd__h273948 ;
  assign out_sfd__h289675 =
	     _theResult___snd_fst_sfd__h289099[0] ?
	       _theResult___sfd__h289672 :
	       _theResult___snd_fst_sfd__h289099 ;
  assign out_sfd__h305040 =
	     _theResult___snd_fst_sfd__h304464[0] ?
	       _theResult___sfd__h305037 :
	       _theResult___snd_fst_sfd__h304464 ;
  assign out_sfd__h321818 =
	     _theResult___snd_fst_sfd__h321245[0] ?
	       _theResult___sfd__h321815 :
	       _theResult___snd_fst_sfd__h321245 ;
  assign out_sfd__h334256 =
	     _theResult___snd_fst_sfd__h333700[0] ?
	       _theResult___sfd__h334253 :
	       _theResult___snd_fst_sfd__h333700 ;
  assign out_sfd__h354099 =
	     _theResult___snd_fst_sfd__h353523[0] ?
	       _theResult___sfd__h354096 :
	       _theResult___snd_fst_sfd__h353523 ;
  assign out_sfd__h369250 =
	     _theResult___snd_fst_sfd__h368674[0] ?
	       _theResult___sfd__h369247 :
	       _theResult___snd_fst_sfd__h368674 ;
  assign out_sfd__h384615 =
	     _theResult___snd_fst_sfd__h384039[0] ?
	       _theResult___sfd__h384612 :
	       _theResult___snd_fst_sfd__h384039 ;
  assign out_sfd__h38862 =
	     _theResult___snd_fst_sfd__h38308[0] ?
	       _theResult___sfd__h38859 :
	       _theResult___snd_fst_sfd__h38308 ;
  assign out_sfd__h400190 =
	     _theResult___snd_fst_sfd__h399614[0] ?
	       _theResult___sfd__h400187 :
	       _theResult___snd_fst_sfd__h399614 ;
  assign out_sfd__h417178 =
	     _theResult___snd_fst_sfd__h416605[0] ?
	       _theResult___sfd__h417175 :
	       _theResult___snd_fst_sfd__h416605 ;
  assign out_sfd__h434200 =
	     _theResult___snd_fst_sfd__h433644[0] ?
	       _theResult___sfd__h434197 :
	       _theResult___snd_fst_sfd__h433644 ;
  assign out_sfd__h563474 =
	     _theResult___snd_fst_sfd__h562504[0] ?
	       _theResult___sfd__h563471 :
	       _theResult___snd_fst_sfd__h562504 ;
  assign out_sfd__h574801 =
	     _theResult___snd_fst_sfd__h573831[0] ?
	       _theResult___sfd__h574798 :
	       _theResult___snd_fst_sfd__h573831 ;
  assign out_sfd__h80799 =
	     _theResult___snd_fst_sfd__h80245[0] ?
	       _theResult___sfd__h80796 :
	       _theResult___snd_fst_sfd__h80245 ;
  assign result__h13746 = a__h2192 - b__h2194 ;
  assign result__h13763 =
	     { _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_ETC___d72[27:1],
	       _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_x_ETC___d72[0] |
	       guard__h13758 != 28'd0 } ;
  assign result__h13875 = a__h2192 + b__h2194 ;
  assign result__h155988 = a__h154925 - b__h154927 ;
  assign result__h156004 =
	     { IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d1868[27:1],
	       IF_NOT_IF_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d1868[0] |
	       guard__h155999 != 28'd0 } ;
  assign result__h156115 = a__h154925 + b__h154927 ;
  assign result__h193508 = a__h163086 - b__h163088 ;
  assign result__h193525 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_ETC___d2927[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_ETC___d2927[0] |
	       guard__h193520 != 28'd0 } ;
  assign result__h193637 = a__h163086 + b__h163088 ;
  assign result__h251850 = a__h204661 - b__h204663 ;
  assign result__h251867 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d4443[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d4443[0] |
	       guard__h251862 != 28'd0 } ;
  assign result__h251979 = a__h204661 + b__h204663 ;
  assign result__h329253 = a__h263973 - b__h263975 ;
  assign result__h329270 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d6371[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d6371[0] |
	       guard__h329265 != 28'd0 } ;
  assign result__h329382 = a__h263973 + b__h263975 ;
  assign result__h429185 = a__h343486 - b__h343488 ;
  assign result__h429202 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d8711[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d8711[0] |
	       guard__h429197 != 28'd0 } ;
  assign result__h429314 = a__h343486 + b__h343488 ;
  assign result__h588302 = { _theResult____h588181[28:1], 1'd1 } ;
  assign result__h588357 =
	     { 1'd0,
	       value__h588370[27:1],
	       value__h588370[0] | sfdlsb__h588352 } ;
  assign result__h588505 =
	     (_0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11119[27:0] ==
	      28'd0) ?
	       29'd0 :
	       29'd1 ;
  assign result__h75843 = a__h64309 - b__h64311 ;
  assign result__h75860 =
	     { _0b0_CONCAT_IF_NOT_SEXT_IF_ifc_main_exp_s2_stag_ETC___d637[27:1],
	       _0b0_CONCAT_IF_NOT_SEXT_IF_ifc_main_exp_s2_stag_ETC___d637[0] |
	       guard__h75855 != 28'd0 } ;
  assign result__h75972 = a__h64309 + b__h64311 ;
  assign rsfd__h577327 =
	     (_0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11102[27:0] ==
	      28'd0) ?
	       _theResult____h588181 :
	       result__h588302 ;
  assign sfdA__h163120 =
	     { 1'b0,
	       ifc_main_exp_s2_tsum_1[30:23] != 8'd0,
	       ifc_main_exp_s2_tsum_1[22:0],
	       3'b0 } ;
  assign sfdA__h204695 =
	     { 1'b0,
	       ifc_main_exp_s2_tsum_2[30:23] != 8'd0,
	       ifc_main_exp_s2_tsum_2[22:0],
	       3'b0 } ;
  assign sfdA__h2226 =
	     { 1'b0,
	       ifc_main_factor_s1_factor_res[30:23] != 8'd0,
	       ifc_main_factor_s1_factor_res[22:0],
	       3'b0 } ;
  assign sfdA__h264007 =
	     { 1'b0,
	       ifc_main_exp_s2_tsum_3[30:23] != 8'd0,
	       ifc_main_exp_s2_tsum_3[22:0],
	       3'b0 } ;
  assign sfdA__h343520 =
	     { 1'b0,
	       ifc_main_exp_s2_tsum_4[30:23] != 8'd0,
	       ifc_main_exp_s2_tsum_4[22:0],
	       3'b0 } ;
  assign sfdA__h577367 = { x__h577398 != 8'd0, a_sfd__h577677 } ;
  assign sfdA__h577371 = sfdA__h577367 << b__h580162 ;
  assign sfdA__h64343 =
	     { 1'b0,
	       ifc_main_exp_s2_stage1_x[30:23] != 8'd0,
	       ifc_main_exp_s2_stage1_x[22:0],
	       3'b0 } ;
  assign sfdB__h154960 =
	     { 1'b0,
	       ifc_main_exp_s2_stage2_x[30:23] != 8'd0,
	       ifc_main_exp_s2_stage2_x[22:0],
	       3'b0 } ;
  assign sfdB__h163121 = { 1'b0, x__h163382 != 8'd0, x__h189952, 3'b0 } ;
  assign sfdB__h204696 = { 1'b0, x__h204957 != 8'd0, x__h246972, 3'b0 } ;
  assign sfdB__h264008 = { 1'b0, x__h264269 != 8'd0, x__h321940, 3'b0 } ;
  assign sfdB__h343521 = { 1'b0, x__h419518 != 8'd0, x__h417324, 3'b0 } ;
  assign sfdB__h577368 =
	     { ifc_main_sub_s4_x4[30:23] != 8'd0, ifc_main_sub_s4_x4[22:0] } ;
  assign sfdB__h577373 = sfdB__h577368 << b__h584074 ;
  assign sfd__h100484 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h100383 != 8'd0,
	       _theResult___snd_fst_sfd__h100384 } +
	     25'd1 ;
  assign sfd__h115401 = { 1'd1, ifc_main_exp_s2_stage1_int_res[21:0] } ;
  assign sfd__h123889 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h123788 != 8'd0,
	       _theResult___snd_fst_sfd__h123789 } +
	     25'd1 ;
  assign sfd__h13249 =
	     { 1'd1, ifc_main_factor_s1_factor_res_BITS_22_TO_0__q1[21:0] } ;
  assign sfd__h149213 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h149112 != 8'd0,
	       _theResult___snd_fst_sfd__h149113 } +
	     25'd1 ;
  assign sfd__h155511 = { 1'd1, ifc_main_exp_s2_stage2_x[21:0] } ;
  assign sfd__h160488 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h160387 != 8'd0,
	       _theResult___snd_fst_sfd__h160388 } +
	     25'd1 ;
  assign sfd__h164559 = { 1'd1, ifc_main_exp_s2_txv_1[21:0] } ;
  assign sfd__h173047 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h172946 != 8'd0,
	       _theResult___snd_fst_sfd__h172947 } +
	     25'd1 ;
  assign sfd__h180850 = { 1'd1, x__h173576[21:0] } ;
  assign sfd__h18248 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h18147 != 8'd0,
	       _theResult___snd_fst_sfd__h18148 } +
	     25'd1 ;
  assign sfd__h189405 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h189304 != 8'd0,
	       _theResult___snd_fst_sfd__h189305 } +
	     25'd1 ;
  assign sfd__h192782 = { 1'd1, ifc_main_exp_s2_tsum_1[21:0] } ;
  assign sfd__h192785 = { 1'd1, x__h189952[21:0] } ;
  assign sfd__h198031 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h197930 != 8'd0,
	       _theResult___snd_fst_sfd__h197931 } +
	     25'd1 ;
  assign sfd__h206191 = { 1'd1, ifc_main_exp_s2_txv_2[21:0] } ;
  assign sfd__h214679 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h214578 != 8'd0,
	       _theResult___snd_fst_sfd__h214579 } +
	     25'd1 ;
  assign sfd__h221316 = { 1'd1, x__h215208[21:0] } ;
  assign sfd__h229830 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h229729 != 8'd0,
	       _theResult___snd_fst_sfd__h229730 } +
	     25'd1 ;
  assign sfd__h237825 = { 1'd1, x__h230385[21:0] } ;
  assign sfd__h246401 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h246300 != 8'd0,
	       _theResult___snd_fst_sfd__h246301 } +
	     25'd1 ;
  assign sfd__h250838 = { 1'd1, ifc_main_exp_s2_tsum_2[21:0] } ;
  assign sfd__h250841 = { 1'd1, x__h246972[21:0] } ;
  assign sfd__h256385 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h256284 != 8'd0,
	       _theResult___snd_fst_sfd__h256285 } +
	     25'd1 ;
  assign sfd__h265560 = { 1'd1, ifc_main_exp_s2_txv_3[21:0] } ;
  assign sfd__h274048 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h273947 != 8'd0,
	       _theResult___snd_fst_sfd__h273948 } +
	     25'd1 ;
  assign sfd__h280685 = { 1'd1, x__h274577[21:0] } ;
  assign sfd__h289199 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h289098 != 8'd0,
	       _theResult___snd_fst_sfd__h289099 } +
	     25'd1 ;
  assign sfd__h296028 = { 1'd1, x__h289754[21:0] } ;
  assign sfd__h304564 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h304463 != 8'd0,
	       _theResult___snd_fst_sfd__h304464 } +
	     25'd1 ;
  assign sfd__h312747 = { 1'd1, x__h305143[21:0] } ;
  assign sfd__h321345 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h321244 != 8'd0,
	       _theResult___snd_fst_sfd__h321245 } +
	     25'd1 ;
  assign sfd__h327631 = { 1'd1, ifc_main_exp_s2_tsum_3[21:0] } ;
  assign sfd__h327634 = { 1'd1, x__h321940[21:0] } ;
  assign sfd__h333800 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h333699 != 8'd0,
	       _theResult___snd_fst_sfd__h333700 } +
	     25'd1 ;
  assign sfd__h345135 = { 1'd1, ifc_main_exp_s2_txv_4[21:0] } ;
  assign sfd__h353623 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h353522 != 8'd0,
	       _theResult___snd_fst_sfd__h353523 } +
	     25'd1 ;
  assign sfd__h360260 = { 1'd1, x__h354152[21:0] } ;
  assign sfd__h368774 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h368673 != 8'd0,
	       _theResult___snd_fst_sfd__h368674 } +
	     25'd1 ;
  assign sfd__h375603 = { 1'd1, x__h369329[21:0] } ;
  assign sfd__h38408 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h38307 != 8'd0,
	       _theResult___snd_fst_sfd__h38308 } +
	     25'd1 ;
  assign sfd__h384139 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h384038 != 8'd0,
	       _theResult___snd_fst_sfd__h384039 } +
	     25'd1 ;
  assign sfd__h391156 = { 1'd1, x__h384718[21:0] } ;
  assign sfd__h399714 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h399613 != 8'd0,
	       _theResult___snd_fst_sfd__h399614 } +
	     25'd1 ;
  assign sfd__h408085 = { 1'd1, x__h400317[21:0] } ;
  assign sfd__h416705 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h416604 != 8'd0,
	       _theResult___snd_fst_sfd__h416605 } +
	     25'd1 ;
  assign sfd__h426413 = { 1'd1, ifc_main_exp_s2_tsum_4[21:0] } ;
  assign sfd__h426416 = { 1'd1, x__h417324[21:0] } ;
  assign sfd__h433744 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h433643 != 8'd0,
	       _theResult___snd_fst_sfd__h433644 } +
	     25'd1 ;
  assign sfd__h444028 = { 1'd1, x__h439921[21:0] } ;
  assign sfd__h444031 = { 1'd1, ifc_main_exp_s2_stage6_int_res[21:0] } ;
  assign sfd__h452950 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h452849 != 8'd0,
	       _theResult___snd_fst_sfd__h452850 } +
	     25'd1 ;
  assign sfd__h517227 = { 1'd1, ifc_main_input_x_BITS_22_TO_0__q2[21:0] } ;
  assign sfd__h525710 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h525609 != 8'd0,
	       _theResult___snd_fst_sfd__h525610 } +
	     25'd1 ;
  assign sfd__h538775 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h538674 != 8'd0,
	       _theResult___snd_fst_sfd__h538675 } +
	     25'd1 ;
  assign sfd__h557123 =
	     { 1'd1, ifc_main_exp_s2_result_BITS_22_TO_0__q3[21:0] } ;
  assign sfd__h562816 = x__h563358 + 25'd1 ;
  assign sfd__h568452 =
	     { 1'd1,
	       ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[21:0] } ;
  assign sfd__h574143 = x__h574685 + 25'd1 ;
  assign sfd__h588599 = { 1'd1, a_sfd__h577677[21:0] } ;
  assign sfd__h588602 = { 1'd1, ifc_main_sub_s4_x4_BITS_22_TO_0__q5[21:0] } ;
  assign sfd__h594057 =
	     { 1'b0,
	       _theResult_____1_fst_exp__h593956 != 8'd0,
	       _theResult_____1_fst_sfd__h593957 } +
	     25'd1 ;
  assign sfd__h602304 = { 1'd1, ifc_main_div_s5_x[21:0] } ;
  assign sfd__h610832 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h610731 != 8'd0,
	       _theResult___snd_fst_sfd__h610732 } +
	     25'd1 ;
  assign sfd__h613659 = { 1'd1, ifc_main_div_s5_y_BITS_22_TO_0__q6[21:0] } ;
  assign sfd__h622187 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h622086 != 8'd0,
	       _theResult___snd_fst_sfd__h622087 } +
	     25'd1 ;
  assign sfd__h633484 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h633383 != 8'd0,
	       _theResult___snd_fst_sfd__h633384 } +
	     25'd1 ;
  assign sfd__h75352 = { 1'd1, ifc_main_exp_s2_stage1_x[21:0] } ;
  assign sfd__h80345 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h80244 != 8'd0,
	       _theResult___snd_fst_sfd__h80245 } +
	     25'd1 ;
  assign sfdin__h100368 =
	     sfdin__h95517[27] ?
	       _theResult___snd__h100397 :
	       _theResult___snd__h100411 ;
  assign sfdin__h123773 =
	     sfdres__h115380[47] ?
	       _theResult___snd__h123802 :
	       _theResult___snd__h123816 ;
  assign sfdin__h13275 =
	     ifc_main_factor_s1_factor_res[31] ?
	       result__h13875 :
	       result__h13746 ;
  assign sfdin__h149097 =
	     sfdres__h140704[47] ?
	       _theResult___snd__h149126 :
	       _theResult___snd__h149140 ;
  assign sfdin__h155531 =
	     ifc_main_exp_s2_stage2_x[31] ?
	       result__h155988 :
	       result__h156115 ;
  assign sfdin__h160372 =
	     sfdin__h155531[27] ?
	       _theResult___snd__h160401 :
	       _theResult___snd__h160415 ;
  assign sfdin__h172931 =
	     sfdres__h164538[47] ?
	       _theResult___snd__h172960 :
	       _theResult___snd__h172974 ;
  assign sfdin__h18132 =
	     sfdin__h13275[27] ?
	       _theResult___snd__h18161 :
	       _theResult___snd__h18175 ;
  assign sfdin__h189289 =
	     sfdres__h180829[47] ?
	       _theResult___snd__h189318 :
	       _theResult___snd__h189332 ;
  assign sfdin__h192811 =
	     (NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2881 ?
		!IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2908 :
		!ifc_main_exp_s2_tsum_1_127_BIT_31_907_EQ_IF_IF_ETC___d2910) ?
	       result__h193508 :
	       result__h193637 ;
  assign sfdin__h197915 =
	     sfdin__h192811[27] ?
	       _theResult___snd__h197944 :
	       _theResult___snd__h197958 ;
  assign sfdin__h214563 =
	     sfdres__h206170[47] ?
	       _theResult___snd__h214592 :
	       _theResult___snd__h214606 ;
  assign sfdin__h229714 =
	     sfdres__h221295[47] ?
	       _theResult___snd__h229743 :
	       _theResult___snd__h229757 ;
  assign sfdin__h246285 =
	     sfdres__h237804[47] ?
	       _theResult___snd__h246314 :
	       _theResult___snd__h246328 ;
  assign sfdin__h250867 =
	     (NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4352 ?
		!IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4424 :
		!ifc_main_exp_s2_tsum_2_237_BIT_31_423_EQ_IF_IF_ETC___d4426) ?
	       result__h251850 :
	       result__h251979 ;
  assign sfdin__h256269 =
	     sfdin__h250867[27] ?
	       _theResult___snd__h256298 :
	       _theResult___snd__h256312 ;
  assign sfdin__h273932 =
	     sfdres__h265539[47] ?
	       _theResult___snd__h273961 :
	       _theResult___snd__h273975 ;
  assign sfdin__h289083 =
	     sfdres__h280664[47] ?
	       _theResult___snd__h289112 :
	       _theResult___snd__h289126 ;
  assign sfdin__h304448 =
	     sfdres__h296007[47] ?
	       _theResult___snd__h304477 :
	       _theResult___snd__h304491 ;
  assign sfdin__h321229 =
	     sfdres__h312726[47] ?
	       _theResult___snd__h321258 :
	       _theResult___snd__h321272 ;
  assign sfdin__h327660 =
	     (NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6247 ?
		!IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6352 :
		!ifc_main_exp_s2_tsum_3_769_BIT_31_351_EQ_IF_IF_ETC___d6354) ?
	       result__h329253 :
	       result__h329382 ;
  assign sfdin__h333684 =
	     sfdin__h327660[27] ?
	       _theResult___snd__h333713 :
	       _theResult___snd__h333727 ;
  assign sfdin__h33432 =
	     ifc_main_factor_s1_factor_res[31] ?
	       result__h13746 :
	       result__h13875 ;
  assign sfdin__h353507 =
	     sfdres__h345114[47] ?
	       _theResult___snd__h353536 :
	       _theResult___snd__h353550 ;
  assign sfdin__h368658 =
	     sfdres__h360239[47] ?
	       _theResult___snd__h368687 :
	       _theResult___snd__h368701 ;
  assign sfdin__h38292 =
	     sfdin__h33432[27] ?
	       _theResult___snd__h38321 :
	       _theResult___snd__h38335 ;
  assign sfdin__h384023 =
	     sfdres__h375582[47] ?
	       _theResult___snd__h384052 :
	       _theResult___snd__h384066 ;
  assign sfdin__h399598 =
	     sfdres__h391135[47] ?
	       _theResult___snd__h399627 :
	       _theResult___snd__h399641 ;
  assign sfdin__h416589 =
	     sfdres__h408064[47] ?
	       _theResult___snd__h416618 :
	       _theResult___snd__h416632 ;
  assign sfdin__h426442 =
	     (NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d8555 ?
		!IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8692 :
		!ifc_main_exp_s2_tsum_4_713_BIT_31_691_EQ_IF_IF_ETC___d8694) ?
	       result__h429185 :
	       result__h429314 ;
  assign sfdin__h433628 =
	     sfdin__h426442[27] ?
	       _theResult___snd__h433657 :
	       _theResult___snd__h433671 ;
  assign sfdin__h452834 =
	     sfdres__h444007[47] ?
	       _theResult___snd__h452863 :
	       _theResult___snd__h452877 ;
  assign sfdin__h525594 =
	     sfdres__h517206[47] ?
	       _theResult___snd__h525623 :
	       _theResult___snd__h525637 ;
  assign sfdin__h538659 =
	     sfdres__h530271[47] ?
	       _theResult___snd__h538688 :
	       _theResult___snd__h538702 ;
  assign sfdin__h562484 =
	     _theResult____h557097[27] ? sfdin__h562547 : sfdin__h562550 ;
  assign sfdin__h562547 = { _theResult____h557097[26:0], 1'd0 } ;
  assign sfdin__h562550 =
	     (!_theResult____h557097[27] && _theResult____h557097[26]) ?
	       sfdin__h562592 :
	       sfdin__h562595 ;
  assign sfdin__h562592 = { _theResult____h557097[25:0], 2'd0 } ;
  assign sfdin__h562595 =
	     (!_theResult____h557097[27] && !_theResult____h557097[26] &&
	      !_theResult____h557097[25] &&
	      !_theResult____h557097[24] &&
	      !_theResult____h557097[23] &&
	      !_theResult____h557097[22] &&
	      !_theResult____h557097[21] &&
	      !_theResult____h557097[20] &&
	      !_theResult____h557097[19] &&
	      !_theResult____h557097[18] &&
	      !_theResult____h557097[17] &&
	      !_theResult____h557097[16] &&
	      !_theResult____h557097[15] &&
	      !_theResult____h557097[14] &&
	      !_theResult____h557097[13] &&
	      !_theResult____h557097[12] &&
	      !_theResult____h557097[11] &&
	      !_theResult____h557097[10] &&
	      !_theResult____h557097[9] &&
	      !_theResult____h557097[8] &&
	      !_theResult____h557097[7] &&
	      !_theResult____h557097[6] &&
	      !_theResult____h557097[5] &&
	      !_theResult____h557097[4] &&
	      !_theResult____h557097[3] &&
	      !_theResult____h557097[2] &&
	      !_theResult____h557097[1] &&
	      !_theResult____h557097[0]) ?
	       _theResult____h557097 :
	       sfdin__h562635 ;
  assign sfdin__h562635 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_result_0231__ETC__q166[25:0],
	       2'd0 } ;
  assign sfdin__h562729 = _theResult____h557097 << b__h562670 ;
  assign sfdin__h573811 =
	     _theResult____h568426[27] ? sfdin__h573874 : sfdin__h573877 ;
  assign sfdin__h573874 = { _theResult____h568426[26:0], 1'd0 } ;
  assign sfdin__h573877 =
	     (!_theResult____h568426[27] && _theResult____h568426[26]) ?
	       sfdin__h573919 :
	       sfdin__h573922 ;
  assign sfdin__h573919 = { _theResult____h568426[25:0], 2'd0 } ;
  assign sfdin__h573922 =
	     (!_theResult____h568426[27] && !_theResult____h568426[26] &&
	      !_theResult____h568426[25] &&
	      !_theResult____h568426[24] &&
	      !_theResult____h568426[23] &&
	      !_theResult____h568426[22] &&
	      !_theResult____h568426[21] &&
	      !_theResult____h568426[20] &&
	      !_theResult____h568426[19] &&
	      !_theResult____h568426[18] &&
	      !_theResult____h568426[17] &&
	      !_theResult____h568426[16] &&
	      !_theResult____h568426[15] &&
	      !_theResult____h568426[14] &&
	      !_theResult____h568426[13] &&
	      !_theResult____h568426[12] &&
	      !_theResult____h568426[11] &&
	      !_theResult____h568426[10] &&
	      !_theResult____h568426[9] &&
	      !_theResult____h568426[8] &&
	      !_theResult____h568426[7] &&
	      !_theResult____h568426[6] &&
	      !_theResult____h568426[5] &&
	      !_theResult____h568426[4] &&
	      !_theResult____h568426[3] &&
	      !_theResult____h568426[2] &&
	      !_theResult____h568426[1] &&
	      !_theResult____h568426[0]) ?
	       _theResult____h568426 :
	       sfdin__h573962 ;
  assign sfdin__h573962 =
	     { IF_0_CONCAT_IF_IF_ifc_main_add_s3_add_rg_stage_ETC__q170[25:0],
	       2'd0 } ;
  assign sfdin__h574056 = _theResult____h568426 << b__h573997 ;
  assign sfdin__h589153 =
	     (_theResult___snd_fst_exp__h588066 == 8'd255) ?
	       _theResult___snd_snd_snd__h589520 :
	       rsfd__h577327 ;
  assign sfdin__h593944 =
	     sfdin__h589153[28] ?
	       _theResult___snd__h593970 :
	       _theResult___snd__h593984 ;
  assign sfdin__h610716 =
	     sfdres__h602283[47] ?
	       _theResult___snd__h610745 :
	       _theResult___snd__h610759 ;
  assign sfdin__h622071 =
	     sfdres__h613638[47] ?
	       _theResult___snd__h622100 :
	       _theResult___snd__h622114 ;
  assign sfdin__h633368 =
	     sfdres__h624935[47] ?
	       _theResult___snd__h633397 :
	       _theResult___snd__h633411 ;
  assign sfdin__h75378 =
	     ifc_main_exp_s2_stage1_x[31] ? result__h75972 : result__h75843 ;
  assign sfdin__h80229 =
	     sfdin__h75378[27] ?
	       _theResult___snd__h80258 :
	       _theResult___snd__h80272 ;
  assign sfdin__h95517 =
	     ifc_main_exp_s2_stage1_x[31] ? result__h75843 : result__h75972 ;
  assign sfdlsb__h116240 = x__h116325 != 48'd0 ;
  assign sfdlsb__h141564 = x__h141649 != 48'd0 ;
  assign sfdlsb__h165398 = x__h165483 != 48'd0 ;
  assign sfdlsb__h181683 = x__h181841 != 48'd0 ;
  assign sfdlsb__h207030 = x__h207115 != 48'd0 ;
  assign sfdlsb__h222155 = x__h222266 != 48'd0 ;
  assign sfdlsb__h238658 = x__h238837 != 48'd0 ;
  assign sfdlsb__h266399 = x__h266484 != 48'd0 ;
  assign sfdlsb__h281524 = x__h281635 != 48'd0 ;
  assign sfdlsb__h296867 = x__h297000 != 48'd0 ;
  assign sfdlsb__h313580 = x__h313781 != 48'd0 ;
  assign sfdlsb__h345974 = x__h346059 != 48'd0 ;
  assign sfdlsb__h361099 = x__h361210 != 48'd0 ;
  assign sfdlsb__h376442 = x__h376575 != 48'd0 ;
  assign sfdlsb__h391995 = x__h392150 != 48'd0 ;
  assign sfdlsb__h408918 = x__h409141 != 48'd0 ;
  assign sfdlsb__h444867 = x__h445386 != 48'd0 ;
  assign sfdlsb__h518060 = x__h518146 != 48'd0 ;
  assign sfdlsb__h531125 = x__h531211 != 48'd0 ;
  assign sfdlsb__h588352 = x__h588447 != 28'd0 ;
  assign sfdlsb__h603137 = x__h603268 != 48'd0 ;
  assign sfdlsb__h614492 = x__h614623 != 48'd0 ;
  assign sfdlsb__h625789 = x__h625920 != 48'd0 ;
  assign sfdres__h104590 = opAsfd__h104620 * opBsfd__h104621 ;
  assign sfdres__h115380 =
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1518 ?
	       sfdres__h104590 :
	       _theResult___snd__h116243 ;
  assign sfdres__h129409 = opAsfd__h104620 * opBsfd__h129440 ;
  assign sfdres__h140704 =
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1184 ?
	       sfdres__h129409 :
	       _theResult___snd__h141567 ;
  assign sfdres__h163397 = { 1'd0, x__h163438 != 8'd0, x__h173576, 23'd0 } ;
  assign sfdres__h163454 = opAsfd__h163484 * opAsfd__h163484 ;
  assign sfdres__h164538 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2181 ?
	       sfdres__h163454 :
	       _theResult___snd__h165401 ;
  assign sfdres__h180829 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2523 ?
	       sfdres__h163397 :
	       _theResult___snd__h181686 ;
  assign sfdres__h204972 = opAsfd__h205002 * 24'd11207180 ;
  assign sfdres__h205029 = opAsfd__h205059 * opBsfd__h205060 ;
  assign sfdres__h205086 = opBsfd__h205060 * opBsfd__h205060 ;
  assign sfdres__h206170 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3291 ?
	       sfdres__h205086 :
	       _theResult___snd__h207033 ;
  assign sfdres__h221295 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3645 ?
	       sfdres__h205029 :
	       _theResult___snd__h222158 ;
  assign sfdres__h237804 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3994 ?
	       sfdres__h204972 :
	       _theResult___snd__h238661 ;
  assign sfdres__h264284 = opAsfd__h264314 * 24'd11193758 ;
  assign sfdres__h264341 = opAsfd__h264371 * opBsfd__h264372 ;
  assign sfdres__h264398 = opAsfd__h264428 * opBsfd__h264372 ;
  assign sfdres__h264455 = opBsfd__h264372 * opBsfd__h264372 ;
  assign sfdres__h265539 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4823 ?
	       sfdres__h264455 :
	       _theResult___snd__h266402 ;
  assign sfdres__h280664 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5177 ?
	       sfdres__h264398 :
	       _theResult___snd__h281527 ;
  assign sfdres__h296007 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5539 ?
	       sfdres__h264341 :
	       _theResult___snd__h296870 ;
  assign sfdres__h312726 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5889 ?
	       sfdres__h264284 :
	       _theResult___snd__h313583 ;
  assign sfdres__h343413 = opAsfd__h343443 * opBsfd__h343444 ;
  assign sfdres__h343797 = opAsfd__h343827 * 24'd8944269 ;
  assign sfdres__h343853 = opAsfd__h343883 * opBsfd__h344051 ;
  assign sfdres__h343909 = opAsfd__h343939 * opBsfd__h344051 ;
  assign sfdres__h343965 = opAsfd__h343995 * opBsfd__h344051 ;
  assign sfdres__h344020 = opBsfd__h344051 * opBsfd__h344051 ;
  assign sfdres__h345114 =
	     _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6768 ?
	       sfdres__h344020 :
	       _theResult___snd__h345977 ;
  assign sfdres__h360239 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7122 ?
	       sfdres__h343965 :
	       _theResult___snd__h361102 ;
  assign sfdres__h375582 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7484 ?
	       sfdres__h343909 :
	       _theResult___snd__h376445 ;
  assign sfdres__h391135 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7847 ?
	       sfdres__h343853 :
	       _theResult___snd__h391998 ;
  assign sfdres__h408064 =
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8197 ?
	       sfdres__h343797 :
	       _theResult___snd__h408921 ;
  assign sfdres__h444007 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9156 ?
	       sfdres__h343413 :
	       _theResult___snd__h444870 ;
  assign sfdres__h514881 =
	     { 1'd0,
	       ifc_main_input_x[30:23] != 8'd0,
	       ifc_main_input_x[22:0],
	       23'd0 } ;
  assign sfdres__h517206 =
	     _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9586 ?
	       sfdres__h514881 :
	       _theResult___snd__h518063 ;
  assign sfdres__h530271 =
	     _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9922 ?
	       sfdres__h514881 :
	       _theResult___snd__h531128 ;
  assign sfdres__h600052 = 24'd14008975 * opBsfd__h600083 ;
  assign sfdres__h602283 =
	     _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11463 ?
	       sfdres__h600052 :
	       _theResult___snd__h603140 ;
  assign sfdres__h611343 = 24'd14680064 * opBsfd__h611374 ;
  assign sfdres__h613638 =
	     _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11800 ?
	       sfdres__h611343 :
	       _theResult___snd__h614495 ;
  assign sfdres__h622704 = 24'd8808038 * opBsfd__h600083 ;
  assign sfdres__h624935 =
	     _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11463 ?
	       sfdres__h622704 :
	       _theResult___snd__h625792 ;
  assign shift__h577350 =
	     IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_THEN__ETC___d11113 ?
	       8'd0 :
	       _theResult___fst__h588027 ;
  assign t__h557523 = a__h554798 - b__h554800 ;
  assign t__h557843 =
	     { IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10278[27:1],
	       IF_IF_IF_ifc_main_exp_s2_result_0231_BIT_32_02_ETC___d10278[0] |
	       y__h557980 } ;
  assign t__h568852 = a__h566129 - b__h566131 ;
  assign t__h569170 =
	     { IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10619[27:1],
	       IF_IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_ETC___d10619[0] |
	       y__h569307 } ;
  assign t_exp__h563428 = (x__h557144 == 8'd254) ? 8'd255 : e_exp__h563425 ;
  assign t_exp__h565437 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       ifc_main_exp_s2_result[30:23] :
	       _theResult___snd_exp__h563491 ;
  assign t_exp__h574755 = (x__h568473 == 8'd254) ? 8'd255 : e_exp__h574752 ;
  assign t_exp__h576733 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
	       ifc_main_add_s3_add_rg_stage_out_3[35:28] :
	       _theResult___snd_exp__h574818 ;
  assign t_sfd__h563429 =
	     (x__h557144 == 8'd254) ? 23'd0 : sfd__h562816[23:1] ;
  assign t_sfd__h565438 =
	     (ifc_main_exp_s2_result[30:23] == 8'd255) ?
	       IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10482 :
	       _theResult___snd_sfd__h563492 ;
  assign t_sfd__h574756 =
	     (x__h568473 == 8'd254) ? 23'd0 : sfd__h574143[23:1] ;
  assign t_sfd__h576734 =
	     (ifc_main_add_s3_add_rg_stage_out_3[35:28] == 8'd255) ?
	       IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10823 :
	       _theResult___snd_sfd__h574819 ;
  assign theResult___fst_exp93910_MINUS_127__q176 =
	     _theResult___fst_exp__h593910 - 8'd127 ;
  assign value__h123714 =
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1495 +
	     10'd127 ;
  assign value__h149038 =
	     IF_ifc_main_exp_s2_stage1_int_res_124_BITS_30__ETC___d1148 +
	     10'd127 ;
  assign value__h172872 =
	     IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2153 +
	     10'd127 ;
  assign value__h189230 =
	     IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2494 +
	     10'd126 ;
  assign value__h214504 =
	     IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3263 +
	     10'd127 ;
  assign value__h229655 =
	     IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3607 +
	     10'd127 ;
  assign value__h246226 =
	     IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3965 +
	     10'd124 ;
  assign value__h273873 =
	     IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4795 +
	     10'd127 ;
  assign value__h289024 =
	     IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5139 +
	     10'd127 ;
  assign value__h304389 =
	     IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5500 +
	     10'd127 ;
  assign value__h321170 =
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5860 +
	     10'd122 ;
  assign value__h353448 =
	     IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6740 +
	     10'd127 ;
  assign value__h368599 =
	     IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7084 +
	     10'd127 ;
  assign value__h383964 =
	     IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7445 +
	     10'd127 ;
  assign value__h399539 =
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7808 +
	     10'd127 ;
  assign value__h416530 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8168 +
	     10'd120 ;
  assign value__h452775 =
	     IF_IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_ETC___d8968 +
	     10'd127 ;
  assign value__h525535 =
	     IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 +
	     10'd128 ;
  assign value__h538600 =
	     IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9562 +
	     10'd127 ;
  assign value__h588085 =
	     IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059 +
	     10'd127 ;
  assign value__h588192 = { 1'b0, sfdA__h577371 } ;
  assign value__h588315 =
	     10'd898 -
	     IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0911_TH_ETC___d11059 ;
  assign value__h588370 =
	     _0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11119[27:0] >>
	     shift__h577350 ;
  assign value__h610657 =
	     IF_ifc_main_div_s5_x_1409_BITS_30_TO_23_1414_E_ETC___d11429 +
	     10'd127 ;
  assign value__h622012 =
	     IF_IF_ifc_main_div_s5_y_1405_BIT_32_1406_THEN__ETC___d11777 +
	     10'd127 ;
  assign x04855_MINUS_127__q32 = x__h104855 - 8'd127 ;
  assign x04957_MINUS_127__q79 = x__h204957 - 8'd127 ;
  assign x05013_MINUS_127__q73 = x__h205013 - 8'd127 ;
  assign x05070_MINUS_127__q67 = x__h205070 - 8'd127 ;
  assign x07148_MINUS_127__q141 = x__h407148 - 8'd127 ;
  assign x19518_MINUS_127__q147 = x__h419518 - 8'd127 ;
  assign x29674_MINUS_127__q28 = x__h129674 - 8'd127 ;
  assign x40766_MINUS_127__q154 = x__h440766 - 8'd127 ;
  assign x59484_MINUS_127__q123 = x__h359484 - 8'd127 ;
  assign x63382_MINUS_127__q54 = x__h163382 - 8'd127 ;
  assign x63438_MINUS_127__q48 = x__h163438 - 8'd127 ;
  assign x64269_MINUS_127__q110 = x__h264269 - 8'd127 ;
  assign x64325_MINUS_127__q104 = x__h264325 - 8'd127 ;
  assign x64382_MINUS_127__q98 = x__h264382 - 8'd127 ;
  assign x64439_MINUS_127__q92 = x__h264439 - 8'd127 ;
  assign x74693_MINUS_127__q129 = x__h374693 - 8'd127 ;
  assign x77398_MINUS_127__q174 = x__h577398 - 8'd127 ;
  assign x90112_MINUS_127__q135 = x__h390112 - 8'd127 ;
  assign x__h104855 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[7:3] ==
	      5'd0) ?
	       e_exp__h113569 :
	       8'd173 ;
  assign x__h116325 = sfdres__h104590 << x__h116358 ;
  assign x__h116358 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1517 ;
  assign x__h129674 =
	     (ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_76_M_ETC___d597[7:3] ==
	      5'd0) ?
	       e_exp__h139584 :
	       8'd80 ;
  assign x__h13751 =
	     SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d49 -
	     IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d52 ;
  assign x__h13755 =
	     IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_THEN__ETC___d52 -
	     SEXT_IF_IF_ifc_main_exp_s2_x_wire_wget_BIT_32__ETC___d49 ;
  assign x__h13815 = 8'd28 - diff__h2212 ;
  assign x__h141649 = sfdres__h129409 << x__h141682 ;
  assign x__h141682 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_stage1_int_res_12_ETC___d1183 ;
  assign x__h155996 =
	     10'd0 -
	     IF_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_23__ETC___d1850 ;
  assign x__h156055 = 8'd28 - diff__h154945 ;
  assign x__h163382 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0 &&
	      !x__h173576[22] ||
	      x__h163438 == 8'd255 && x__h173576[22] ||
	      IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2501) ?
	       ((x__h163438 == 8'd255 && x__h173576 != 23'd0) ?
		  x__h163438 :
		  IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2507) :
	       _theResult___fst_exp__h189893 ;
  assign x__h163438 =
	     ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161 ?
	       ((ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_1[22:0] != 23'd0) ?
		  ifc_main_exp_s2_txv_1[30:23] :
		  IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2165) :
	       _theResult___fst_exp__h173538 ;
  assign x__h165483 = sfdres__h163454 << x__h165516 ;
  assign x__h165516 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d2180 ;
  assign x__h173576 =
	     ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_EQ_ETC___d2161 ?
	       ((ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_1[22]) ?
		  sfd__h164559 :
		  ((ifc_main_exp_s2_txv_1[30:23] == 8'd255 &&
		    ifc_main_exp_s2_txv_1[22]) ?
		     ifc_main_exp_s2_txv_1[22:0] :
		     23'd0)) :
	       _theResult___fst_sfd__h173539 ;
  assign x__h181841 = sfdres__h163397 << x__h181874 ;
  assign x__h181874 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_ETC___d2522 ;
  assign x__h189952 =
	     (x__h163438 == 8'd255 && x__h173576 != 23'd0 &&
	      !x__h173576[22] ||
	      x__h163438 == 8'd255 && x__h173576[22] ||
	      IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23_137_ETC___d2501) ?
	       IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO_23__ETC___d2814 :
	       _theResult___fst_sfd__h189894 ;
  assign x__h193513 =
	     IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d2864 -
	     IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2868 ;
  assign x__h193517 =
	     IF_ifc_main_exp_s2_tsum_1_127_BITS_30_TO_23_12_ETC___d2868 -
	     IF_IF_IF_ifc_main_exp_s2_txv_1_124_BITS_30_TO__ETC___d2864 ;
  assign x__h193577 = 8'd28 - diff__h163106 ;
  assign x__h204957 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0 &&
	      !x__h230385[22] ||
	      x__h205013 == 8'd255 && x__h230385[22] ||
	      IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3972) ?
	       ((x__h205013 == 8'd255 && x__h230385 != 23'd0) ?
		  x__h205013 :
		  IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d3978) :
	       _theResult___fst_exp__h246889 ;
  assign x__h205013 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3626 :
	       _theResult___fst_exp__h230321 ;
  assign x__h205070 =
	     ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3271 ?
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0) ?
		  ifc_main_exp_s2_txv_2[30:23] :
		  IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3275) :
	       _theResult___fst_exp__h215170 ;
  assign x__h207115 = sfdres__h205086 << x__h207148 ;
  assign x__h207148 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d3290 ;
  assign x__h215208 =
	     ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3271 ?
	       ((ifc_main_exp_s2_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_2[22]) ?
		  sfd__h206191 :
		  IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_ETC___d3581) :
	       _theResult___fst_sfd__h215171 ;
  assign x__h222266 = sfdres__h205029 << x__h222299 ;
  assign x__h222299 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d3644 ;
  assign x__h230385 =
	     (x__h205070 == 8'd255 && x__h215208 != 23'd0 &&
	      !x__h215208[22] ||
	      ifc_main_exp_s2_txv_2_234_BITS_30_TO_23_247_EQ_ETC___d3616) ?
	       IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3943 :
	       _theResult___fst_sfd__h230322 ;
  assign x__h238837 = sfdres__h204972 << x__h238870 ;
  assign x__h238870 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d3993 ;
  assign x__h246972 =
	     (x__h205013 == 8'd255 && x__h230385 != 23'd0 &&
	      !x__h230385[22] ||
	      x__h205013 == 8'd255 && x__h230385[22] ||
	      IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO_23__ETC___d3972) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30_TO__ETC___d4285 :
	       _theResult___fst_sfd__h246890 ;
  assign x__h251855 =
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4335 -
	     IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4339 ;
  assign x__h251859 =
	     IF_ifc_main_exp_s2_tsum_2_237_BITS_30_TO_23_23_ETC___d4339 -
	     IF_IF_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_30__ETC___d4335 ;
  assign x__h251919 = 8'd28 - diff__h204681 ;
  assign x__h264269 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0 &&
	      !x__h305143[22] ||
	      x__h264325 == 8'd255 && x__h305143[22] ||
	      IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5867) ?
	       ((x__h264325 == 8'd255 && x__h305143 != 23'd0) ?
		  x__h264325 :
		  IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d5873) :
	       _theResult___fst_exp__h321833 ;
  assign x__h264325 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5520 :
	       _theResult___fst_exp__h305055 ;
  assign x__h264382 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5158 :
	       _theResult___fst_exp__h289690 ;
  assign x__h264439 =
	     ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4803 ?
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0) ?
		  ifc_main_exp_s2_txv_3[30:23] :
		  IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d4807) :
	       _theResult___fst_exp__h274539 ;
  assign x__h266484 = sfdres__h264455 << x__h266517 ;
  assign x__h266517 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d4822 ;
  assign x__h274577 =
	     ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d4803 ?
	       ((ifc_main_exp_s2_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_3[22]) ?
		  sfd__h265560 :
		  IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_ETC___d5113) :
	       _theResult___fst_sfd__h274540 ;
  assign x__h281635 = sfdres__h264398 << x__h281668 ;
  assign x__h281668 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d5176 ;
  assign x__h289754 =
	     (x__h264439 == 8'd255 && x__h274577 != 23'd0 &&
	      !x__h274577[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5148) ?
	       IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO_23__ETC___d5475 :
	       _theResult___fst_sfd__h289691 ;
  assign x__h297000 = sfdres__h264341 << x__h297033 ;
  assign x__h297033 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d5538 ;
  assign x__h305143 =
	     (x__h264382 == 8'd255 && x__h289754 != 23'd0 &&
	      !x__h289754[22] ||
	      ifc_main_exp_s2_txv_3_766_BITS_30_TO_23_779_EQ_ETC___d5509) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5838 :
	       _theResult___fst_sfd__h305056 ;
  assign x__h313781 = sfdres__h264284 << x__h313814 ;
  assign x__h313814 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d5888 ;
  assign x__h321940 =
	     (x__h264325 == 8'd255 && x__h305143 != 23'd0 &&
	      !x__h305143[22] ||
	      x__h264325 == 8'd255 && x__h305143[22] ||
	      IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30_TO__ETC___d5867) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_30__ETC___d6180 :
	       _theResult___fst_sfd__h321834 ;
  assign x__h329258 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6230 -
	     IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6234 ;
  assign x__h329262 =
	     IF_ifc_main_exp_s2_tsum_3_769_BITS_30_TO_23_77_ETC___d6234 -
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_3_766_BITS__ETC___d6230 ;
  assign x__h329322 = 8'd28 - diff__h263993 ;
  assign x__h346059 = sfdres__h344020 << x__h346092 ;
  assign x__h346092 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d6767 ;
  assign x__h354152 =
	     ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6748 ?
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_txv_4[22]) ?
		  sfd__h345135 :
		  IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d7058) :
	       _theResult___fst_sfd__h354115 ;
  assign x__h359484 =
	     ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d6748 ?
	       ((ifc_main_exp_s2_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_txv_4[22:0] != 23'd0) ?
		  ifc_main_exp_s2_txv_4[30:23] :
		  IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_ETC___d6752) :
	       _theResult___fst_exp__h354114 ;
  assign x__h361210 = sfdres__h343965 << x__h361243 ;
  assign x__h361243 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d7121 ;
  assign x__h369329 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7420 :
	       _theResult___fst_sfd__h369266 ;
  assign x__h374693 =
	     (x__h359484 == 8'd255 && x__h354152 != 23'd0 &&
	      !x__h354152[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7093) ?
	       IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO_23__ETC___d7103 :
	       _theResult___fst_exp__h369265 ;
  assign x__h376575 = sfdres__h343909 << x__h376608 ;
  assign x__h376608 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d7483 ;
  assign x__h384718 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7783 :
	       _theResult___fst_sfd__h384631 ;
  assign x__h390112 =
	     (x__h374693 == 8'd255 && x__h369329 != 23'd0 &&
	      !x__h369329[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7454) ?
	       IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30_TO__ETC___d7465 :
	       _theResult___fst_exp__h384630 ;
  assign x__h392150 = sfdres__h343853 << x__h392183 ;
  assign x__h392183 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d7846 ;
  assign x__h400317 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8146 :
	       _theResult___fst_sfd__h400206 ;
  assign x__h407148 =
	     (x__h390112 == 8'd255 && x__h384718 != 23'd0 &&
	      !x__h384718[22] ||
	      ifc_main_exp_s2_txv_4_723_BITS_30_TO_23_724_EQ_ETC___d7817) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d7828 :
	       _theResult___fst_exp__h400205 ;
  assign x__h409141 = sfdres__h343797 << x__h409174 ;
  assign x__h409174 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d8196 ;
  assign x__h417324 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0 &&
	      !x__h400317[22] ||
	      x__h407148 == 8'd255 && x__h400317[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8175) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8488 :
	       _theResult___fst_sfd__h417194 ;
  assign x__h419518 =
	     (x__h407148 == 8'd255 && x__h400317 != 23'd0 &&
	      !x__h400317[22] ||
	      x__h407148 == 8'd255 && x__h400317[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_30__ETC___d8175) ?
	       ((x__h407148 == 8'd255 && x__h400317 != 23'd0) ?
		  x__h407148 :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BITS__ETC___d8181) :
	       _theResult___fst_exp__h417193 ;
  assign x__h429190 =
	     IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8538 -
	     IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8542 ;
  assign x__h429194 =
	     IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8542 -
	     IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8538 ;
  assign x__h429254 = 8'd28 - diff__h343506 ;
  assign x__h439921 =
	     ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_714_E_ETC___d8512 ?
	       ((ifc_main_exp_s2_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_tsum_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_tsum_4[22]) ?
		  sfd__h426413 :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_723_BI_ETC___d8925) :
	       _theResult___fst_sfd__h434216 ;
  assign x__h440766 =
	     ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_714_E_ETC___d8512 ?
	       IF_ifc_main_exp_s2_tsum_4_713_BITS_30_TO_23_71_ETC___d8519 :
	       _theResult___fst_exp__h434215 ;
  assign x__h445386 = sfdres__h343413 << x__h445419 ;
  assign x__h445419 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_713_BIT_ETC___d9155 ;
  assign x__h518146 = sfdres__h514881 << x__h518179 ;
  assign x__h518179 =
	     10'd48 -
	     _898_MINUS_1_PLUS_IF_IF_ifc_main_input_x_539_BI_ETC___d9585 ;
  assign x__h531211 = sfdres__h514881 << x__h531244 ;
  assign x__h531244 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_input_x_539_BIT_32_54_ETC___d9921 ;
  assign x__h557144 =
	     ((ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] == 23'd0 ||
	       ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_result_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_result[30:23] != 8'd255 ||
	       ifc_main_exp_s2_result[22:0] != 23'd0)) ?
	       _theResult___snd_snd_fst_exp__h562495 :
	       8'd0 ;
  assign x__h557862 =
	     10'd0 -
	     IF_IF_ifc_main_exp_s2_result_0231_BIT_32_0232__ETC___d10262 ;
  assign x__h563358 =
	     { 1'b0, x__h557144 != 8'd0, _theResult___snd_fst_sfd__h562504 } ;
  assign x__h568473 =
	     ((ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] == 23'd0 ||
	       ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       !ifc_main_add_s3_add_rg_stage_out_3_BITS_27_TO_5__q4[22]) &&
	      (ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd255 ||
	       ifc_main_add_s3_add_rg_stage_out_3[27:5] != 23'd0)) ?
	       _theResult___snd_snd_fst_exp__h573822 :
	       8'd0 ;
  assign x__h569189 =
	     10'd1 -
	     IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 ;
  assign x__h569218 =
	     IF_IF_ifc_main_add_s3_inp4_0567_BIT_32_0568_TH_ETC___d10602 -
	     10'd1 ;
  assign x__h574685 =
	     { 1'b0, x__h568473 != 8'd0, _theResult___snd_fst_sfd__h573831 } ;
  assign x__h577398 =
	     (ifc_main_sub_s4_op4 == 2'b10) ?
	       8'd127 :
	       ifc_main_sub_s4_sub_rg_stage_out_3[35:28] ;
  assign x__h588447 =
	     _0b0_CONCAT_NOT_IF_ifc_main_sub_s4_op4_0909_EQ__ETC___d11119[27:0] <<
	     x__h588451 ;
  assign x__h588451 = 8'd29 - shift__h577350 ;
  assign x__h603268 = sfdres__h600052 << x__h603301 ;
  assign x__h603301 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_30_TO_ETC___d11462 ;
  assign x__h614623 = sfdres__h611343 << x__h614656 ;
  assign x__h614656 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_div_s5_y_1405_BIT_32__ETC___d11799 ;
  assign x__h625920 = sfdres__h622704 << x__h603301 ;
  assign x__h75848 =
	     SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d614 -
	     IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d617 ;
  assign x__h75852 =
	     IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_23_7_ETC___d617 -
	     SEXT_IF_ifc_main_exp_s2_stage1_x_75_BITS_30_TO_ETC___d614 ;
  assign x__h75912 = 8'd28 - diff__h64329 ;
  assign y__h557747 =
	     { 1'b0,
	       ifc_main_exp_s2_result[30:23] != 8'd0,
	       ifc_main_exp_s2_result[22:0],
	       3'b0 } ;
  assign y__h557980 = guard__h557918 != 28'd0 ;
  assign y__h558024 = 8'd28 - diff__h554821 ;
  assign y__h562800 = { 3'd0, b__h562670 } ;
  assign y__h569076 =
	     { 1'b0,
	       ifc_main_add_s3_add_rg_stage_out_3[35:28] != 8'd0,
	       ifc_main_add_s3_add_rg_stage_out_3[27:5],
	       3'b0 } ;
  assign y__h569307 = guard__h569245 != 28'd0 ;
  assign y__h569351 = 8'd28 - diff__h566152 ;
  assign y__h574127 = { 3'd0, b__h573997 } ;
  always@(guard__h33419 or out_sfd__h38862 or _theResult___sfd__h38859)
  begin
    case (guard__h33419)
      2'b10:
	  CASE_guard3419_0b10_out_sfd8862_0b11_theResult_ETC__q11 =
	      out_sfd__h38862;
      2'b11:
	  CASE_guard3419_0b10_out_sfd8862_0b11_theResult_ETC__q11 =
	      _theResult___sfd__h38859;
      default: CASE_guard3419_0b10_out_sfd8862_0b11_theResult_ETC__q11 =
		   23'd0;
    endcase
  end
  always@(guard__h33419 or out_exp__h38861 or _theResult___exp__h38858)
  begin
    case (guard__h33419)
      2'b10:
	  CASE_guard3419_0b10_out_exp8861_0b11_theResult_ETC__q12 =
	      out_exp__h38861;
      2'b11:
	  CASE_guard3419_0b10_out_exp8861_0b11_theResult_ETC__q12 =
	      _theResult___exp__h38858;
      default: CASE_guard3419_0b10_out_exp8861_0b11_theResult_ETC__q12 = 8'd0;
    endcase
  end
  always@(guard__h13262 or out_sfd__h18705 or _theResult___sfd__h18702)
  begin
    case (guard__h13262)
      2'b10:
	  CASE_guard3262_0b10_out_sfd8705_0b11_theResult_ETC__q15 =
	      out_sfd__h18705;
      2'b11:
	  CASE_guard3262_0b10_out_sfd8705_0b11_theResult_ETC__q15 =
	      _theResult___sfd__h18702;
      default: CASE_guard3262_0b10_out_sfd8705_0b11_theResult_ETC__q15 =
		   23'd0;
    endcase
  end
  always@(guard__h13262 or out_exp__h18704 or _theResult___exp__h18701)
  begin
    case (guard__h13262)
      2'b10:
	  CASE_guard3262_0b10_out_exp8704_0b11_theResult_ETC__q16 =
	      out_exp__h18704;
      2'b11:
	  CASE_guard3262_0b10_out_exp8704_0b11_theResult_ETC__q16 =
	      _theResult___exp__h18701;
      default: CASE_guard3262_0b10_out_exp8704_0b11_theResult_ETC__q16 = 8'd0;
    endcase
  end
  always@(guard__h13262 or
	  _theResult___snd_fst_sfd__h18148 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d551 or
	  IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d547)
  begin
    case (guard__h13262)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d554 =
	      _theResult___snd_fst_sfd__h18148[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d551 :
		IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d547;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d554 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d551;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d554 =
		   31'd0;
    endcase
  end
  always@(guard__h33419 or
	  _theResult___snd_fst_sfd__h38308 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d329 or
	  IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d325)
  begin
    case (guard__h33419)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d332 =
	      _theResult___snd_fst_sfd__h38308[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d329 :
		IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_32_T_ETC___d325;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d332 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_x__ETC___d329;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_x_wire_wget_BIT_3_ETC___d332 =
		   31'd0;
    endcase
  end
  always@(guard__h95504 or out_sfd__h100938 or _theResult___sfd__h100935)
  begin
    case (guard__h95504)
      2'b10:
	  CASE_guard5504_0b10_out_sfd00938_0b11_theResul_ETC__q21 =
	      out_sfd__h100938;
      2'b11:
	  CASE_guard5504_0b10_out_sfd00938_0b11_theResul_ETC__q21 =
	      _theResult___sfd__h100935;
      default: CASE_guard5504_0b10_out_sfd00938_0b11_theResul_ETC__q21 =
		   23'd0;
    endcase
  end
  always@(guard__h95504 or out_exp__h100937 or _theResult___exp__h100934)
  begin
    case (guard__h95504)
      2'b10:
	  CASE_guard5504_0b10_out_exp00937_0b11_theResul_ETC__q22 =
	      out_exp__h100937;
      2'b11:
	  CASE_guard5504_0b10_out_exp00937_0b11_theResul_ETC__q22 =
	      _theResult___exp__h100934;
      default: CASE_guard5504_0b10_out_exp00937_0b11_theResul_ETC__q22 = 8'd0;
    endcase
  end
  always@(guard__h75365 or out_sfd__h80799 or _theResult___sfd__h80796)
  begin
    case (guard__h75365)
      2'b10:
	  CASE_guard5365_0b10_out_sfd0799_0b11_theResult_ETC__q25 =
	      out_sfd__h80799;
      2'b11:
	  CASE_guard5365_0b10_out_sfd0799_0b11_theResult_ETC__q25 =
	      _theResult___sfd__h80796;
      default: CASE_guard5365_0b10_out_sfd0799_0b11_theResult_ETC__q25 =
		   23'd0;
    endcase
  end
  always@(guard__h75365 or out_exp__h80798 or _theResult___exp__h80795)
  begin
    case (guard__h75365)
      2'b10:
	  CASE_guard5365_0b10_out_exp0798_0b11_theResult_ETC__q26 =
	      out_exp__h80798;
      2'b11:
	  CASE_guard5365_0b10_out_exp0798_0b11_theResult_ETC__q26 =
	      _theResult___exp__h80795;
      default: CASE_guard5365_0b10_out_exp0798_0b11_theResult_ETC__q26 = 8'd0;
    endcase
  end
  always@(guard__h75365 or
	  _theResult___snd_fst_sfd__h80245 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1115 or
	  IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1111)
  begin
    case (guard__h75365)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1118 =
	      _theResult___snd_fst_sfd__h80245[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1115 :
		IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d1111;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1118 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1115;
      default: IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d1118 =
		   31'd0;
    endcase
  end
  always@(guard__h95504 or
	  _theResult___snd_fst_sfd__h100384 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d893 or
	  IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d889)
  begin
    case (guard__h95504)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d896 =
	      _theResult___snd_fst_sfd__h100384[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d893 :
		IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30_TO__ETC___d889;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d896 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d893;
      default: IF_IF_NOT_ifc_main_exp_s2_stage1_x_75_BITS_30__ETC___d896 =
		   31'd0;
    endcase
  end
  always@(guard__h141023 or
	  _theResult___snd_fst_sfd__h149113 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1481 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1461)
  begin
    case (guard__h141023)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1484 =
	      _theResult___snd_fst_sfd__h149113[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1481 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1461;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1484 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1481;
      default: IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1484 =
		   31'd0;
    endcase
  end
  always@(guard__h155518 or out_sfd__h160939 or _theResult___sfd__h160936)
  begin
    case (guard__h155518)
      2'b10:
	  CASE_guard55518_0b10_out_sfd60939_0b11_theResu_ETC__q40 =
	      out_sfd__h160939;
      2'b11:
	  CASE_guard55518_0b10_out_sfd60939_0b11_theResu_ETC__q40 =
	      _theResult___sfd__h160936;
      default: CASE_guard55518_0b10_out_sfd60939_0b11_theResu_ETC__q40 =
		   23'd0;
    endcase
  end
  always@(guard__h155518 or out_exp__h160938 or _theResult___exp__h160935)
  begin
    case (guard__h155518)
      2'b10:
	  CASE_guard55518_0b10_out_exp60938_0b11_theResu_ETC__q41 =
	      out_exp__h160938;
      2'b11:
	  CASE_guard55518_0b10_out_exp60938_0b11_theResu_ETC__q41 =
	      _theResult___exp__h160935;
      default: CASE_guard55518_0b10_out_exp60938_0b11_theResu_ETC__q41 = 8'd0;
    endcase
  end
  always@(guard__h164857 or out_sfd__h173523 or _theResult___sfd__h173520)
  begin
    case (guard__h164857)
      2'b10:
	  CASE_guard64857_0b10_out_sfd73523_0b11_theResu_ETC__q46 =
	      out_sfd__h173523;
      2'b11:
	  CASE_guard64857_0b10_out_sfd73523_0b11_theResu_ETC__q46 =
	      _theResult___sfd__h173520;
      default: CASE_guard64857_0b10_out_sfd73523_0b11_theResu_ETC__q46 =
		   23'd0;
    endcase
  end
  always@(guard__h164857 or out_exp__h173522 or _theResult___exp__h173519)
  begin
    case (guard__h164857)
      2'b10:
	  CASE_guard64857_0b10_out_exp73522_0b11_theResu_ETC__q47 =
	      out_exp__h173522;
      2'b11:
	  CASE_guard64857_0b10_out_exp73522_0b11_theResu_ETC__q47 =
	      _theResult___exp__h173519;
      default: CASE_guard64857_0b10_out_exp73522_0b11_theResu_ETC__q47 = 8'd0;
    endcase
  end
  always@(guard__h181142 or out_sfd__h189878 or _theResult___sfd__h189875)
  begin
    case (guard__h181142)
      2'b10:
	  CASE_guard81142_0b10_out_sfd89878_0b11_theResu_ETC__q52 =
	      out_sfd__h189878;
      2'b11:
	  CASE_guard81142_0b10_out_sfd89878_0b11_theResu_ETC__q52 =
	      _theResult___sfd__h189875;
      default: CASE_guard81142_0b10_out_sfd89878_0b11_theResu_ETC__q52 =
		   23'd0;
    endcase
  end
  always@(guard__h181142 or out_exp__h189877 or _theResult___exp__h189874)
  begin
    case (guard__h181142)
      2'b10:
	  CASE_guard81142_0b10_out_exp89877_0b11_theResu_ETC__q53 =
	      out_exp__h189877;
      2'b11:
	  CASE_guard81142_0b10_out_exp89877_0b11_theResu_ETC__q53 =
	      _theResult___exp__h189874;
      default: CASE_guard81142_0b10_out_exp89877_0b11_theResu_ETC__q53 = 8'd0;
    endcase
  end
  always@(guard__h192798 or out_sfd__h198487 or _theResult___sfd__h198484)
  begin
    case (guard__h192798)
      2'b10:
	  CASE_guard92798_0b10_out_sfd98487_0b11_theResu_ETC__q59 =
	      out_sfd__h198487;
      2'b11:
	  CASE_guard92798_0b10_out_sfd98487_0b11_theResu_ETC__q59 =
	      _theResult___sfd__h198484;
      default: CASE_guard92798_0b10_out_sfd98487_0b11_theResu_ETC__q59 =
		   23'd0;
    endcase
  end
  always@(guard__h192798 or out_exp__h198486 or _theResult___exp__h198483)
  begin
    case (guard__h192798)
      2'b10:
	  CASE_guard92798_0b10_out_exp98486_0b11_theResu_ETC__q60 =
	      out_exp__h198486;
      2'b11:
	  CASE_guard92798_0b10_out_exp98486_0b11_theResu_ETC__q60 =
	      _theResult___exp__h198483;
      default: CASE_guard92798_0b10_out_exp98486_0b11_theResu_ETC__q60 = 8'd0;
    endcase
  end
  always@(guard__h206489 or out_sfd__h215155 or _theResult___sfd__h215152)
  begin
    case (guard__h206489)
      2'b10:
	  CASE_guard06489_0b10_out_sfd15155_0b11_theResu_ETC__q65 =
	      out_sfd__h215155;
      2'b11:
	  CASE_guard06489_0b10_out_sfd15155_0b11_theResu_ETC__q65 =
	      _theResult___sfd__h215152;
      default: CASE_guard06489_0b10_out_sfd15155_0b11_theResu_ETC__q65 =
		   23'd0;
    endcase
  end
  always@(guard__h206489 or out_exp__h215154 or _theResult___exp__h215151)
  begin
    case (guard__h206489)
      2'b10:
	  CASE_guard06489_0b10_out_exp15154_0b11_theResu_ETC__q66 =
	      out_exp__h215154;
      2'b11:
	  CASE_guard06489_0b10_out_exp15154_0b11_theResu_ETC__q66 =
	      _theResult___exp__h215151;
      default: CASE_guard06489_0b10_out_exp15154_0b11_theResu_ETC__q66 = 8'd0;
    endcase
  end
  always@(guard__h221614 or out_sfd__h230306 or _theResult___sfd__h230303)
  begin
    case (guard__h221614)
      2'b10:
	  CASE_guard21614_0b10_out_sfd30306_0b11_theResu_ETC__q71 =
	      out_sfd__h230306;
      2'b11:
	  CASE_guard21614_0b10_out_sfd30306_0b11_theResu_ETC__q71 =
	      _theResult___sfd__h230303;
      default: CASE_guard21614_0b10_out_sfd30306_0b11_theResu_ETC__q71 =
		   23'd0;
    endcase
  end
  always@(guard__h221614 or out_exp__h230305 or _theResult___exp__h230302)
  begin
    case (guard__h221614)
      2'b10:
	  CASE_guard21614_0b10_out_exp30305_0b11_theResu_ETC__q72 =
	      out_exp__h230305;
      2'b11:
	  CASE_guard21614_0b10_out_exp30305_0b11_theResu_ETC__q72 =
	      _theResult___exp__h230302;
      default: CASE_guard21614_0b10_out_exp30305_0b11_theResu_ETC__q72 = 8'd0;
    endcase
  end
  always@(guard__h238117 or out_sfd__h246874 or _theResult___sfd__h246871)
  begin
    case (guard__h238117)
      2'b10:
	  CASE_guard38117_0b10_out_sfd46874_0b11_theResu_ETC__q77 =
	      out_sfd__h246874;
      2'b11:
	  CASE_guard38117_0b10_out_sfd46874_0b11_theResu_ETC__q77 =
	      _theResult___sfd__h246871;
      default: CASE_guard38117_0b10_out_sfd46874_0b11_theResu_ETC__q77 =
		   23'd0;
    endcase
  end
  always@(guard__h238117 or out_exp__h246873 or _theResult___exp__h246870)
  begin
    case (guard__h238117)
      2'b10:
	  CASE_guard38117_0b10_out_exp46873_0b11_theResu_ETC__q78 =
	      out_exp__h246873;
      2'b11:
	  CASE_guard38117_0b10_out_exp46873_0b11_theResu_ETC__q78 =
	      _theResult___exp__h246870;
      default: CASE_guard38117_0b10_out_exp46873_0b11_theResu_ETC__q78 = 8'd0;
    endcase
  end
  always@(guard__h250854 or out_sfd__h256841 or _theResult___sfd__h256838)
  begin
    case (guard__h250854)
      2'b10:
	  CASE_guard50854_0b10_out_sfd56841_0b11_theResu_ETC__q84 =
	      out_sfd__h256841;
      2'b11:
	  CASE_guard50854_0b10_out_sfd56841_0b11_theResu_ETC__q84 =
	      _theResult___sfd__h256838;
      default: CASE_guard50854_0b10_out_sfd56841_0b11_theResu_ETC__q84 =
		   23'd0;
    endcase
  end
  always@(guard__h250854 or out_exp__h256840 or _theResult___exp__h256837)
  begin
    case (guard__h250854)
      2'b10:
	  CASE_guard50854_0b10_out_exp56840_0b11_theResu_ETC__q85 =
	      out_exp__h256840;
      2'b11:
	  CASE_guard50854_0b10_out_exp56840_0b11_theResu_ETC__q85 =
	      _theResult___exp__h256837;
      default: CASE_guard50854_0b10_out_exp56840_0b11_theResu_ETC__q85 = 8'd0;
    endcase
  end
  always@(guard__h265858 or out_sfd__h274524 or _theResult___sfd__h274521)
  begin
    case (guard__h265858)
      2'b10:
	  CASE_guard65858_0b10_out_sfd74524_0b11_theResu_ETC__q90 =
	      out_sfd__h274524;
      2'b11:
	  CASE_guard65858_0b10_out_sfd74524_0b11_theResu_ETC__q90 =
	      _theResult___sfd__h274521;
      default: CASE_guard65858_0b10_out_sfd74524_0b11_theResu_ETC__q90 =
		   23'd0;
    endcase
  end
  always@(guard__h265858 or out_exp__h274523 or _theResult___exp__h274520)
  begin
    case (guard__h265858)
      2'b10:
	  CASE_guard65858_0b10_out_exp74523_0b11_theResu_ETC__q91 =
	      out_exp__h274523;
      2'b11:
	  CASE_guard65858_0b10_out_exp74523_0b11_theResu_ETC__q91 =
	      _theResult___exp__h274520;
      default: CASE_guard65858_0b10_out_exp74523_0b11_theResu_ETC__q91 = 8'd0;
    endcase
  end
  always@(guard__h280983 or out_sfd__h289675 or _theResult___sfd__h289672)
  begin
    case (guard__h280983)
      2'b10:
	  CASE_guard80983_0b10_out_sfd89675_0b11_theResu_ETC__q96 =
	      out_sfd__h289675;
      2'b11:
	  CASE_guard80983_0b10_out_sfd89675_0b11_theResu_ETC__q96 =
	      _theResult___sfd__h289672;
      default: CASE_guard80983_0b10_out_sfd89675_0b11_theResu_ETC__q96 =
		   23'd0;
    endcase
  end
  always@(guard__h280983 or out_exp__h289674 or _theResult___exp__h289671)
  begin
    case (guard__h280983)
      2'b10:
	  CASE_guard80983_0b10_out_exp89674_0b11_theResu_ETC__q97 =
	      out_exp__h289674;
      2'b11:
	  CASE_guard80983_0b10_out_exp89674_0b11_theResu_ETC__q97 =
	      _theResult___exp__h289671;
      default: CASE_guard80983_0b10_out_exp89674_0b11_theResu_ETC__q97 = 8'd0;
    endcase
  end
  always@(guard__h296326 or out_sfd__h305040 or _theResult___sfd__h305037)
  begin
    case (guard__h296326)
      2'b10:
	  CASE_guard96326_0b10_out_sfd05040_0b11_theResu_ETC__q102 =
	      out_sfd__h305040;
      2'b11:
	  CASE_guard96326_0b10_out_sfd05040_0b11_theResu_ETC__q102 =
	      _theResult___sfd__h305037;
      default: CASE_guard96326_0b10_out_sfd05040_0b11_theResu_ETC__q102 =
		   23'd0;
    endcase
  end
  always@(guard__h296326 or out_exp__h305039 or _theResult___exp__h305036)
  begin
    case (guard__h296326)
      2'b10:
	  CASE_guard96326_0b10_out_exp05039_0b11_theResu_ETC__q103 =
	      out_exp__h305039;
      2'b11:
	  CASE_guard96326_0b10_out_exp05039_0b11_theResu_ETC__q103 =
	      _theResult___exp__h305036;
      default: CASE_guard96326_0b10_out_exp05039_0b11_theResu_ETC__q103 =
		   8'd0;
    endcase
  end
  always@(guard__h313039 or out_sfd__h321818 or _theResult___sfd__h321815)
  begin
    case (guard__h313039)
      2'b10:
	  CASE_guard13039_0b10_out_sfd21818_0b11_theResu_ETC__q108 =
	      out_sfd__h321818;
      2'b11:
	  CASE_guard13039_0b10_out_sfd21818_0b11_theResu_ETC__q108 =
	      _theResult___sfd__h321815;
      default: CASE_guard13039_0b10_out_sfd21818_0b11_theResu_ETC__q108 =
		   23'd0;
    endcase
  end
  always@(guard__h313039 or out_exp__h321817 or _theResult___exp__h321814)
  begin
    case (guard__h313039)
      2'b10:
	  CASE_guard13039_0b10_out_exp21817_0b11_theResu_ETC__q109 =
	      out_exp__h321817;
      2'b11:
	  CASE_guard13039_0b10_out_exp21817_0b11_theResu_ETC__q109 =
	      _theResult___exp__h321814;
      default: CASE_guard13039_0b10_out_exp21817_0b11_theResu_ETC__q109 =
		   8'd0;
    endcase
  end
  always@(guard__h327647 or out_sfd__h334256 or _theResult___sfd__h334253)
  begin
    case (guard__h327647)
      2'b10:
	  CASE_guard27647_0b10_out_sfd34256_0b11_theResu_ETC__q115 =
	      out_sfd__h334256;
      2'b11:
	  CASE_guard27647_0b10_out_sfd34256_0b11_theResu_ETC__q115 =
	      _theResult___sfd__h334253;
      default: CASE_guard27647_0b10_out_sfd34256_0b11_theResu_ETC__q115 =
		   23'd0;
    endcase
  end
  always@(guard__h327647 or out_exp__h334255 or _theResult___exp__h334252)
  begin
    case (guard__h327647)
      2'b10:
	  CASE_guard27647_0b10_out_exp34255_0b11_theResu_ETC__q116 =
	      out_exp__h334255;
      2'b11:
	  CASE_guard27647_0b10_out_exp34255_0b11_theResu_ETC__q116 =
	      _theResult___exp__h334252;
      default: CASE_guard27647_0b10_out_exp34255_0b11_theResu_ETC__q116 =
		   8'd0;
    endcase
  end
  always@(guard__h345433 or out_sfd__h354099 or _theResult___sfd__h354096)
  begin
    case (guard__h345433)
      2'b10:
	  CASE_guard45433_0b10_out_sfd54099_0b11_theResu_ETC__q121 =
	      out_sfd__h354099;
      2'b11:
	  CASE_guard45433_0b10_out_sfd54099_0b11_theResu_ETC__q121 =
	      _theResult___sfd__h354096;
      default: CASE_guard45433_0b10_out_sfd54099_0b11_theResu_ETC__q121 =
		   23'd0;
    endcase
  end
  always@(guard__h345433 or out_exp__h354098 or _theResult___exp__h354095)
  begin
    case (guard__h345433)
      2'b10:
	  CASE_guard45433_0b10_out_exp54098_0b11_theResu_ETC__q122 =
	      out_exp__h354098;
      2'b11:
	  CASE_guard45433_0b10_out_exp54098_0b11_theResu_ETC__q122 =
	      _theResult___exp__h354095;
      default: CASE_guard45433_0b10_out_exp54098_0b11_theResu_ETC__q122 =
		   8'd0;
    endcase
  end
  always@(guard__h360558 or out_sfd__h369250 or _theResult___sfd__h369247)
  begin
    case (guard__h360558)
      2'b10:
	  CASE_guard60558_0b10_out_sfd69250_0b11_theResu_ETC__q127 =
	      out_sfd__h369250;
      2'b11:
	  CASE_guard60558_0b10_out_sfd69250_0b11_theResu_ETC__q127 =
	      _theResult___sfd__h369247;
      default: CASE_guard60558_0b10_out_sfd69250_0b11_theResu_ETC__q127 =
		   23'd0;
    endcase
  end
  always@(guard__h360558 or out_exp__h369249 or _theResult___exp__h369246)
  begin
    case (guard__h360558)
      2'b10:
	  CASE_guard60558_0b10_out_exp69249_0b11_theResu_ETC__q128 =
	      out_exp__h369249;
      2'b11:
	  CASE_guard60558_0b10_out_exp69249_0b11_theResu_ETC__q128 =
	      _theResult___exp__h369246;
      default: CASE_guard60558_0b10_out_exp69249_0b11_theResu_ETC__q128 =
		   8'd0;
    endcase
  end
  always@(guard__h375901 or out_sfd__h384615 or _theResult___sfd__h384612)
  begin
    case (guard__h375901)
      2'b10:
	  CASE_guard75901_0b10_out_sfd84615_0b11_theResu_ETC__q133 =
	      out_sfd__h384615;
      2'b11:
	  CASE_guard75901_0b10_out_sfd84615_0b11_theResu_ETC__q133 =
	      _theResult___sfd__h384612;
      default: CASE_guard75901_0b10_out_sfd84615_0b11_theResu_ETC__q133 =
		   23'd0;
    endcase
  end
  always@(guard__h375901 or out_exp__h384614 or _theResult___exp__h384611)
  begin
    case (guard__h375901)
      2'b10:
	  CASE_guard75901_0b10_out_exp84614_0b11_theResu_ETC__q134 =
	      out_exp__h384614;
      2'b11:
	  CASE_guard75901_0b10_out_exp84614_0b11_theResu_ETC__q134 =
	      _theResult___exp__h384611;
      default: CASE_guard75901_0b10_out_exp84614_0b11_theResu_ETC__q134 =
		   8'd0;
    endcase
  end
  always@(guard__h391454 or out_sfd__h400190 or _theResult___sfd__h400187)
  begin
    case (guard__h391454)
      2'b10:
	  CASE_guard91454_0b10_out_sfd00190_0b11_theResu_ETC__q139 =
	      out_sfd__h400190;
      2'b11:
	  CASE_guard91454_0b10_out_sfd00190_0b11_theResu_ETC__q139 =
	      _theResult___sfd__h400187;
      default: CASE_guard91454_0b10_out_sfd00190_0b11_theResu_ETC__q139 =
		   23'd0;
    endcase
  end
  always@(guard__h391454 or out_exp__h400189 or _theResult___exp__h400186)
  begin
    case (guard__h391454)
      2'b10:
	  CASE_guard91454_0b10_out_exp00189_0b11_theResu_ETC__q140 =
	      out_exp__h400189;
      2'b11:
	  CASE_guard91454_0b10_out_exp00189_0b11_theResu_ETC__q140 =
	      _theResult___exp__h400186;
      default: CASE_guard91454_0b10_out_exp00189_0b11_theResu_ETC__q140 =
		   8'd0;
    endcase
  end
  always@(guard__h408377 or out_sfd__h417178 or _theResult___sfd__h417175)
  begin
    case (guard__h408377)
      2'b10:
	  CASE_guard08377_0b10_out_sfd17178_0b11_theResu_ETC__q145 =
	      out_sfd__h417178;
      2'b11:
	  CASE_guard08377_0b10_out_sfd17178_0b11_theResu_ETC__q145 =
	      _theResult___sfd__h417175;
      default: CASE_guard08377_0b10_out_sfd17178_0b11_theResu_ETC__q145 =
		   23'd0;
    endcase
  end
  always@(guard__h408377 or out_exp__h417177 or _theResult___exp__h417174)
  begin
    case (guard__h408377)
      2'b10:
	  CASE_guard08377_0b10_out_exp17177_0b11_theResu_ETC__q146 =
	      out_exp__h417177;
      2'b11:
	  CASE_guard08377_0b10_out_exp17177_0b11_theResu_ETC__q146 =
	      _theResult___exp__h417174;
      default: CASE_guard08377_0b10_out_exp17177_0b11_theResu_ETC__q146 =
		   8'd0;
    endcase
  end
  always@(guard__h426429 or out_sfd__h434200 or _theResult___sfd__h434197)
  begin
    case (guard__h426429)
      2'b10:
	  CASE_guard26429_0b10_out_sfd34200_0b11_theResu_ETC__q152 =
	      out_sfd__h434200;
      2'b11:
	  CASE_guard26429_0b10_out_sfd34200_0b11_theResu_ETC__q152 =
	      _theResult___sfd__h434197;
      default: CASE_guard26429_0b10_out_sfd34200_0b11_theResu_ETC__q152 =
		   23'd0;
    endcase
  end
  always@(guard__h426429 or out_exp__h434199 or _theResult___exp__h434196)
  begin
    case (guard__h426429)
      2'b10:
	  CASE_guard26429_0b10_out_exp34199_0b11_theResu_ETC__q153 =
	      out_exp__h434199;
      2'b11:
	  CASE_guard26429_0b10_out_exp34199_0b11_theResu_ETC__q153 =
	      _theResult___exp__h434196;
      default: CASE_guard26429_0b10_out_exp34199_0b11_theResu_ETC__q153 =
		   8'd0;
    endcase
  end
  always@(guard__h554750 or out_exp__h563473 or _theResult___exp__h563470)
  begin
    case (guard__h554750)
      2'b10:
	  CASE_guard54750_0b10_out_exp63473_0b11_theResu_ETC__q168 =
	      out_exp__h563473;
      2'b11:
	  CASE_guard54750_0b10_out_exp63473_0b11_theResu_ETC__q168 =
	      _theResult___exp__h563470;
      default: CASE_guard54750_0b10_out_exp63473_0b11_theResu_ETC__q168 =
		   8'd0;
    endcase
  end
  always@(guard__h554750 or out_sfd__h563474 or _theResult___sfd__h563471)
  begin
    case (guard__h554750)
      2'b10:
	  CASE_guard54750_0b10_out_sfd63474_0b11_theResu_ETC__q169 =
	      out_sfd__h563474;
      2'b11:
	  CASE_guard54750_0b10_out_sfd63474_0b11_theResu_ETC__q169 =
	      _theResult___sfd__h563471;
      default: CASE_guard54750_0b10_out_sfd63474_0b11_theResu_ETC__q169 =
		   23'd0;
    endcase
  end
  always@(guard__h566081 or out_exp__h574800 or _theResult___exp__h574797)
  begin
    case (guard__h566081)
      2'b10:
	  CASE_guard66081_0b10_out_exp74800_0b11_theResu_ETC__q172 =
	      out_exp__h574800;
      2'b11:
	  CASE_guard66081_0b10_out_exp74800_0b11_theResu_ETC__q172 =
	      _theResult___exp__h574797;
      default: CASE_guard66081_0b10_out_exp74800_0b11_theResu_ETC__q172 =
		   8'd0;
    endcase
  end
  always@(guard__h566081 or out_sfd__h574801 or _theResult___sfd__h574798)
  begin
    case (guard__h566081)
      2'b10:
	  CASE_guard66081_0b10_out_sfd74801_0b11_theResu_ETC__q173 =
	      out_sfd__h574801;
      2'b11:
	  CASE_guard66081_0b10_out_sfd74801_0b11_theResu_ETC__q173 =
	      _theResult___sfd__h574798;
      default: CASE_guard66081_0b10_out_sfd74801_0b11_theResu_ETC__q173 =
		   23'd0;
    endcase
  end
  always@(guard__h625248 or
	  _theResult___snd_fst_sfd__h633384 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d12376 or
	  IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12355)
  begin
    case (guard__h625248)
      2'b10:
	  IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12380 =
	      _theResult___snd_fst_sfd__h633384[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d12376 :
		IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d12355;
      2'b11:
	  IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12380 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d12376;
      default: IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d12380 =
		   31'd0;
    endcase
  end
  always@(guard__h602596 or
	  _theResult___snd_fst_sfd__h610732 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d11753 or
	  IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11733)
  begin
    case (guard__h602596)
      2'b10:
	  IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11756 =
	      _theResult___snd_fst_sfd__h610732[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d11753 :
		IF_IF_898_MINUS_IF_ifc_main_div_s5_x_1409_BITS_ETC___d11733;
      2'b11:
	  IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11756 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_div_s5_x_140_ETC___d11753;
      default: IF_IF_NOT_ifc_main_div_s5_x_1409_BITS_30_TO_23_ETC___d11756 =
		   31'd0;
    endcase
  end
  always@(guard__h613951 or
	  _theResult___snd_fst_sfd__h622087 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_div_s5_y__ETC___d12103 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12083)
  begin
    case (guard__h613951)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12106 =
	      _theResult___snd_fst_sfd__h622087[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_div_s5_y__ETC___d12103 :
		IF_IF_898_MINUS_IF_IF_ifc_main_div_s5_y_1405_B_ETC___d12083;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12106 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_div_s5_y__ETC___d12103;
      default: IF_IF_NOT_IF_ifc_main_div_s5_y_1405_BIT_32_140_ETC___d12106 =
		   31'd0;
    endcase
  end
  always@(guard__h164857 or
	  _theResult___snd_fst_sfd__h172947 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_1_ETC___d3193 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3189)
  begin
    case (guard__h164857)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3196 =
	      _theResult___snd_fst_sfd__h172947[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_1_ETC___d3193 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_1_124_B_ETC___d3189;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3196 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_1_ETC___d3193;
      default: IF_IF_NOT_ifc_main_exp_s2_txv_1_124_BITS_30_TO_ETC___d3196 =
		   31'd0;
    endcase
  end
  always@(guard__h181142 or
	  _theResult___snd_fst_sfd__h189305 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d3207 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3203)
  begin
    case (guard__h181142)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3210 =
	      _theResult___snd_fst_sfd__h189305[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d3207 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3203;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3210 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d3207;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_txv_1_124_BITS_30_ETC___d3210 =
		   31'd0;
    endcase
  end
  always@(guard__h206489 or
	  _theResult___snd_fst_sfd__h214579 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_2_ETC___d4709 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4705)
  begin
    case (guard__h206489)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4712 =
	      _theResult___snd_fst_sfd__h214579[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_2_ETC___d4709 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_2_234_B_ETC___d4705;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4712 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_2_ETC___d4709;
      default: IF_IF_NOT_ifc_main_exp_s2_txv_2_234_BITS_30_TO_ETC___d4712 =
		   31'd0;
    endcase
  end
  always@(guard__h221614 or
	  _theResult___snd_fst_sfd__h229730 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d4725 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4721)
  begin
    case (guard__h221614)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4728 =
	      _theResult___snd_fst_sfd__h229730[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d4725 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_2_23_ETC___d4721;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4728 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d4725;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_txv_2_234_BITS_30_ETC___d4728 =
		   31'd0;
    endcase
  end
  always@(guard__h238117 or
	  _theResult___snd_fst_sfd__h246301 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d4739 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4735)
  begin
    case (guard__h238117)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4742 =
	      _theResult___snd_fst_sfd__h246301[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d4739 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4735;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4742 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d4739;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_2_234_BITS_ETC___d4742 =
		   31'd0;
    endcase
  end
  always@(guard__h265858 or
	  _theResult___snd_fst_sfd__h273948 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_3_ETC___d6638 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6634)
  begin
    case (guard__h265858)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6641 =
	      _theResult___snd_fst_sfd__h273948[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_3_ETC___d6638 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6634;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6641 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_3_ETC___d6638;
      default: IF_IF_NOT_ifc_main_exp_s2_txv_3_766_BITS_30_TO_ETC___d6641 =
		   31'd0;
    endcase
  end
  always@(guard__h280983 or
	  _theResult___snd_fst_sfd__h289099 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d6653 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6649)
  begin
    case (guard__h280983)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6656 =
	      _theResult___snd_fst_sfd__h289099[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d6653 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_3_76_ETC___d6649;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6656 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d6653;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_txv_3_766_BITS_30_ETC___d6656 =
		   31'd0;
    endcase
  end
  always@(guard__h296326 or
	  _theResult___snd_fst_sfd__h304464 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d6669 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6665)
  begin
    case (guard__h296326)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6672 =
	      _theResult___snd_fst_sfd__h304464[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d6669 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_3_ETC___d6665;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6672 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d6669;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_3_766_BITS_ETC___d6672 =
		   31'd0;
    endcase
  end
  always@(guard__h313039 or
	  _theResult___snd_fst_sfd__h321245 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d6683 or
	  IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6679)
  begin
    case (guard__h313039)
      2'b10:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6686 =
	      _theResult___snd_fst_sfd__h321245[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d6683 :
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6679;
      2'b11:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6686 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d6683;
      default: IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_3_766_B_ETC___d6686 =
		   31'd0;
    endcase
  end
  always@(guard__h345433 or
	  _theResult___snd_fst_sfd__h353523 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_4_ETC___d9015 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9011)
  begin
    case (guard__h345433)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9018 =
	      _theResult___snd_fst_sfd__h353523[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_4_ETC___d9015 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9011;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9018 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_txv_4_ETC___d9015;
      default: IF_IF_NOT_ifc_main_exp_s2_txv_4_723_BITS_30_TO_ETC___d9018 =
		   31'd0;
    endcase
  end
  always@(guard__h360558 or
	  _theResult___snd_fst_sfd__h368674 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d9030 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9026)
  begin
    case (guard__h360558)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9033 =
	      _theResult___snd_fst_sfd__h368674[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d9030 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9026;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9033 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_tx_ETC___d9030;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_txv_4_723_BITS_30_ETC___d9033 =
		   31'd0;
    endcase
  end
  always@(guard__h375901 or
	  _theResult___snd_fst_sfd__h384039 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9045 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d9041)
  begin
    case (guard__h375901)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9048 =
	      _theResult___snd_fst_sfd__h384039[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9045 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_txv_4_ETC___d9041;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9048 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9045;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_txv_4_723_BITS_ETC___d9048 =
		   31'd0;
    endcase
  end
  always@(guard__h391454 or
	  _theResult___snd_fst_sfd__h399614 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9061 or
	  IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d9057)
  begin
    case (guard__h391454)
      2'b10:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9064 =
	      _theResult___snd_fst_sfd__h399614[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9061 :
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d9057;
      2'b11:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9064 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9061;
      default: IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_4_723_B_ETC___d9064 =
		   31'd0;
    endcase
  end
  always@(guard__h408377 or
	  _theResult___snd_fst_sfd__h416605 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9076 or
	  IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9072)
  begin
    case (guard__h408377)
      2'b10:
	  IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9079 =
	      _theResult___snd_fst_sfd__h416605[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9076 :
		IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9072;
      2'b11:
	  IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9079 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9076;
      default: IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_4_72_ETC___d9079 =
		   31'd0;
    endcase
  end
  always@(guard__h530584 or
	  _theResult___snd_fst_sfd__h538675 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d10211 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10191)
  begin
    case (guard__h530584)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10214 =
	      _theResult___snd_fst_sfd__h538675[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d10211 :
		IF_IF_898_MINUS_IF_IF_ifc_main_input_x_539_BIT_ETC___d10191;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10214 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d10211;
      default: IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d10214 =
		   31'd0;
    endcase
  end
  always@(guard__h554750 or
	  _theResult___snd_fst_sfd__h562504 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_re_ETC___d10541 or
	  IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0_ETC___d10537)
  begin
    case (guard__h554750)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10544 =
	      _theResult___snd_fst_sfd__h562504[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_re_ETC___d10541 :
		IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_32_0_ETC___d10537;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10544 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_re_ETC___d10541;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_result_0231_BIT_3_ETC___d10544 =
		   31'd0;
    endcase
  end
  always@(guard__h566081 or
	  _theResult___snd_fst_sfd__h573831 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_add_s3_in_ETC___d10877 or
	  IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_056_ETC___d10873)
  begin
    case (guard__h566081)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10880 =
	      _theResult___snd_fst_sfd__h573831[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_add_s3_in_ETC___d10877 :
		IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32_056_ETC___d10873;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10880 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_add_s3_in_ETC___d10877;
      default: IF_IF_NOT_IF_ifc_main_add_s3_inp4_0567_BIT_32__ETC___d10880 =
		   31'd0;
    endcase
  end
  always@(guard__h115699 or
	  _theResult___snd_fst_sfd__h123789 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1814 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1794)
  begin
    case (guard__h115699)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1817 =
	      _theResult___snd_fst_sfd__h123789[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1814 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_stage1_int__ETC___d1794;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1817 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d1814;
      default: IF_IF_NOT_ifc_main_exp_s2_stage1_int_res_124_B_ETC___d1817 =
		   31'd0;
    endcase
  end
  always@(guard__h155518 or
	  _theResult___snd_fst_sfd__h160388 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d2115 or
	  IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2111)
  begin
    case (guard__h155518)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2118 =
	      _theResult___snd_fst_sfd__h160388[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d2115 :
		IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_TO_ETC___d2111;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2118 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_stage_ETC___d2115;
      default: IF_IF_NOT_ifc_main_exp_s2_stage2_x_826_BITS_30_ETC___d2118 =
		   31'd0;
    endcase
  end
  always@(guard__h192798 or
	  _theResult___snd_fst_sfd__h197931 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d3225 or
	  IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3221)
  begin
    case (guard__h192798)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3228 =
	      _theResult___snd_fst_sfd__h197931[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d3225 :
		IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_txv_1_12_ETC___d3221;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3228 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d3225;
      default: IF_IF_NOT_ifc_main_exp_s2_tsum_1_127_BITS_30_T_ETC___d3228 =
		   31'd0;
    endcase
  end
  always@(guard__h250854 or
	  _theResult___snd_fst_sfd__h256285 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d4757 or
	  IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4753)
  begin
    case (guard__h250854)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4760 =
	      _theResult___snd_fst_sfd__h256285[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d4757 :
		IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_txv_2_ETC___d4753;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4760 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d4757;
      default: IF_IF_NOT_ifc_main_exp_s2_tsum_2_237_BITS_30_T_ETC___d4760 =
		   31'd0;
    endcase
  end
  always@(guard__h327647 or
	  _theResult___snd_fst_sfd__h333700 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d6701 or
	  IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6697)
  begin
    case (guard__h327647)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6704 =
	      _theResult___snd_fst_sfd__h333700[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d6701 :
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_tx_ETC___d6697;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6704 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d6701;
      default: IF_IF_NOT_ifc_main_exp_s2_tsum_3_769_BITS_30_T_ETC___d6704 =
		   31'd0;
    endcase
  end
  always@(guard__h426429 or
	  _theResult___snd_fst_sfd__h433644 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d9095 or
	  IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9091)
  begin
    case (guard__h426429)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9098 =
	      _theResult___snd_fst_sfd__h433644[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d9095 :
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9091;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9098 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_tsum__ETC___d9095;
      default: IF_IF_NOT_ifc_main_exp_s2_tsum_4_713_BITS_30_T_ETC___d9098 =
		   31'd0;
    endcase
  end
  always@(guard__h444326 or
	  _theResult___snd_fst_sfd__h452850 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ts_ETC___d9448 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9428)
  begin
    case (guard__h444326)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9451 =
	      _theResult___snd_fst_sfd__h452850[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ts_ETC___d9448 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_tsum_4_7_ETC___d9428;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9451 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ts_ETC___d9448;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_tsum_4_713_BITS_3_ETC___d9451 =
		   31'd0;
    endcase
  end
  always@(guard__h517519 or
	  _theResult___snd_fst_sfd__h525610 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d9889 or
	  IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9869)
  begin
    case (guard__h517519)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9892 =
	      _theResult___snd_fst_sfd__h525610[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d9889 :
		IF_IF_898_MINUS_1_PLUS_IF_IF_ifc_main_input_x__ETC___d9869;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9892 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_input_x_5_ETC___d9889;
      default: IF_IF_NOT_IF_ifc_main_input_x_539_BIT_32_540_T_ETC___d9892 =
		   31'd0;
    endcase
  end
  always@(guard__h589132 or
	  _theResult_____1_fst_sfd__h593957 or
	  IF_0b0_CONCAT_NOT_IF_IF_IF_IF_ifc_main_sub_s4__ETC___d11396 or
	  IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11374)
  begin
    case (guard__h589132)
      2'b10:
	  IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11399 =
	      _theResult_____1_fst_sfd__h593957[0] ?
		IF_0b0_CONCAT_NOT_IF_IF_IF_IF_ifc_main_sub_s4__ETC___d11396 :
		IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b10_0_ETC___d11374;
      2'b11:
	  IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11399 =
	      IF_0b0_CONCAT_NOT_IF_IF_IF_IF_ifc_main_sub_s4__ETC___d11396;
      default: IF_IF_IF_IF_IF_ifc_main_sub_s4_op4_0909_EQ_0b1_ETC___d11399 =
		   31'd0;
    endcase
  end
  always@(ifc_main_opcode or
	  IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10222 or
	  IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9895 or
	  IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10217)
  begin
    case (ifc_main_opcode)
      2'b0:
	  CASE_ifc_main_opcode_0b0_IF_IF_ifc_main_input__ETC__q189 =
	      IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d9895;
      2'b01:
	  CASE_ifc_main_opcode_0b0_IF_IF_ifc_main_input__ETC__q189 =
	      IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10217;
      default: CASE_ifc_main_opcode_0b0_IF_IF_ifc_main_input__ETC__q189 =
		   IF_IF_ifc_main_input_x_539_BIT_32_540_THEN_ifc_ETC___d10222;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ifc_main_add_s3_add1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add3_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add4_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_inp1 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_add_s3_inp2 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_add_s3_inp3 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_add_s3_inp4 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_add_s3_op1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_add_s3_op2 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_add_s3_op3 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_add_s3_op4 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_add_s3_x1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_x2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_x3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_x4 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_comp_s6_comp_res <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_div_s5_op <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_div_s5_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_y <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_op1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_op2 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_op3 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_op4 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_op5 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_op6 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_op7 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_exp_s2_result <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_s1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_s2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_s3_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_s4_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_s5_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_s6_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_stage0_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage1_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage1_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage2_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage2_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage3_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage4_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage5_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_stage6_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_tsum_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_tsum_2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_tsum_3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_tsum_4 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_txv_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_txv_2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_txv_3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_txv_4 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x4 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x5 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x6 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_x7 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_factor_s1_factor_res <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_factor_s1_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_input_x <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_sub_s4_op1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_sub_s4_op2 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_sub_s4_op3 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_sub_s4_op4 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_sub_s4_sub_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_x1 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_sub_s4_x2 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_sub_s4_x3 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_sub_s4_x4 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	status <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (ifc_main_add_s3_add1_valid$EN)
	  ifc_main_add_s3_add1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add1_valid$D_IN;
	if (ifc_main_add_s3_add2_valid$EN)
	  ifc_main_add_s3_add2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add2_valid$D_IN;
	if (ifc_main_add_s3_add3_valid$EN)
	  ifc_main_add_s3_add3_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add3_valid$D_IN;
	if (ifc_main_add_s3_add4_valid$EN)
	  ifc_main_add_s3_add4_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add4_valid$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_0$EN)
	  ifc_main_add_s3_add_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_0$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_1$EN)
	  ifc_main_add_s3_add_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_1$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_2$EN)
	  ifc_main_add_s3_add_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_2$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_3$EN)
	  ifc_main_add_s3_add_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_3$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_0$EN)
	  ifc_main_add_s3_add_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_0$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_1$EN)
	  ifc_main_add_s3_add_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_1$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_2$EN)
	  ifc_main_add_s3_add_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_2$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_3$EN)
	  ifc_main_add_s3_add_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_3$D_IN;
	if (ifc_main_add_s3_inp1$EN)
	  ifc_main_add_s3_inp1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_inp1$D_IN;
	if (ifc_main_add_s3_inp2$EN)
	  ifc_main_add_s3_inp2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_inp2$D_IN;
	if (ifc_main_add_s3_inp3$EN)
	  ifc_main_add_s3_inp3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_inp3$D_IN;
	if (ifc_main_add_s3_inp4$EN)
	  ifc_main_add_s3_inp4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_inp4$D_IN;
	if (ifc_main_add_s3_op1$EN)
	  ifc_main_add_s3_op1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_op1$D_IN;
	if (ifc_main_add_s3_op2$EN)
	  ifc_main_add_s3_op2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_op2$D_IN;
	if (ifc_main_add_s3_op3$EN)
	  ifc_main_add_s3_op3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_op3$D_IN;
	if (ifc_main_add_s3_op4$EN)
	  ifc_main_add_s3_op4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_op4$D_IN;
	if (ifc_main_add_s3_x1$EN)
	  ifc_main_add_s3_x1 <= `BSV_ASSIGNMENT_DELAY ifc_main_add_s3_x1$D_IN;
	if (ifc_main_add_s3_x2$EN)
	  ifc_main_add_s3_x2 <= `BSV_ASSIGNMENT_DELAY ifc_main_add_s3_x2$D_IN;
	if (ifc_main_add_s3_x3$EN)
	  ifc_main_add_s3_x3 <= `BSV_ASSIGNMENT_DELAY ifc_main_add_s3_x3$D_IN;
	if (ifc_main_add_s3_x4$EN)
	  ifc_main_add_s3_x4 <= `BSV_ASSIGNMENT_DELAY ifc_main_add_s3_x4$D_IN;
	if (ifc_main_comp_s6_comp_res$EN)
	  ifc_main_comp_s6_comp_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_comp_res$D_IN;
	if (ifc_main_div_s5_op$EN)
	  ifc_main_div_s5_op <= `BSV_ASSIGNMENT_DELAY ifc_main_div_s5_op$D_IN;
	if (ifc_main_div_s5_x$EN)
	  ifc_main_div_s5_x <= `BSV_ASSIGNMENT_DELAY ifc_main_div_s5_x$D_IN;
	if (ifc_main_div_s5_y$EN)
	  ifc_main_div_s5_y <= `BSV_ASSIGNMENT_DELAY ifc_main_div_s5_y$D_IN;
	if (ifc_main_exp_s2_op1$EN)
	  ifc_main_exp_s2_op1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op1$D_IN;
	if (ifc_main_exp_s2_op2$EN)
	  ifc_main_exp_s2_op2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op2$D_IN;
	if (ifc_main_exp_s2_op3$EN)
	  ifc_main_exp_s2_op3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op3$D_IN;
	if (ifc_main_exp_s2_op4$EN)
	  ifc_main_exp_s2_op4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op4$D_IN;
	if (ifc_main_exp_s2_op5$EN)
	  ifc_main_exp_s2_op5 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op5$D_IN;
	if (ifc_main_exp_s2_op6$EN)
	  ifc_main_exp_s2_op6 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op6$D_IN;
	if (ifc_main_exp_s2_op7$EN)
	  ifc_main_exp_s2_op7 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_op7$D_IN;
	if (ifc_main_exp_s2_result$EN)
	  ifc_main_exp_s2_result <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_result$D_IN;
	if (ifc_main_exp_s2_s1_valid$EN)
	  ifc_main_exp_s2_s1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_s1_valid$D_IN;
	if (ifc_main_exp_s2_s2_valid$EN)
	  ifc_main_exp_s2_s2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_s2_valid$D_IN;
	if (ifc_main_exp_s2_s3_valid$EN)
	  ifc_main_exp_s2_s3_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_s3_valid$D_IN;
	if (ifc_main_exp_s2_s4_valid$EN)
	  ifc_main_exp_s2_s4_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_s4_valid$D_IN;
	if (ifc_main_exp_s2_s5_valid$EN)
	  ifc_main_exp_s2_s5_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_s5_valid$D_IN;
	if (ifc_main_exp_s2_s6_valid$EN)
	  ifc_main_exp_s2_s6_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_s6_valid$D_IN;
	if (ifc_main_exp_s2_stage0_x$EN)
	  ifc_main_exp_s2_stage0_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage0_x$D_IN;
	if (ifc_main_exp_s2_stage1_int_res$EN)
	  ifc_main_exp_s2_stage1_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage1_int_res$D_IN;
	if (ifc_main_exp_s2_stage1_x$EN)
	  ifc_main_exp_s2_stage1_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage1_x$D_IN;
	if (ifc_main_exp_s2_stage2_int_res$EN)
	  ifc_main_exp_s2_stage2_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage2_int_res$D_IN;
	if (ifc_main_exp_s2_stage2_x$EN)
	  ifc_main_exp_s2_stage2_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage2_x$D_IN;
	if (ifc_main_exp_s2_stage3_int_res$EN)
	  ifc_main_exp_s2_stage3_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage3_int_res$D_IN;
	if (ifc_main_exp_s2_stage4_int_res$EN)
	  ifc_main_exp_s2_stage4_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage4_int_res$D_IN;
	if (ifc_main_exp_s2_stage5_int_res$EN)
	  ifc_main_exp_s2_stage5_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage5_int_res$D_IN;
	if (ifc_main_exp_s2_stage6_int_res$EN)
	  ifc_main_exp_s2_stage6_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_stage6_int_res$D_IN;
	if (ifc_main_exp_s2_tsum_1$EN)
	  ifc_main_exp_s2_tsum_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_tsum_1$D_IN;
	if (ifc_main_exp_s2_tsum_2$EN)
	  ifc_main_exp_s2_tsum_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_tsum_2$D_IN;
	if (ifc_main_exp_s2_tsum_3$EN)
	  ifc_main_exp_s2_tsum_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_tsum_3$D_IN;
	if (ifc_main_exp_s2_tsum_4$EN)
	  ifc_main_exp_s2_tsum_4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_tsum_4$D_IN;
	if (ifc_main_exp_s2_txv_1$EN)
	  ifc_main_exp_s2_txv_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_txv_1$D_IN;
	if (ifc_main_exp_s2_txv_2$EN)
	  ifc_main_exp_s2_txv_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_txv_2$D_IN;
	if (ifc_main_exp_s2_txv_3$EN)
	  ifc_main_exp_s2_txv_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_txv_3$D_IN;
	if (ifc_main_exp_s2_txv_4$EN)
	  ifc_main_exp_s2_txv_4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_txv_4$D_IN;
	if (ifc_main_exp_s2_x1$EN)
	  ifc_main_exp_s2_x1 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x1$D_IN;
	if (ifc_main_exp_s2_x2$EN)
	  ifc_main_exp_s2_x2 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x2$D_IN;
	if (ifc_main_exp_s2_x3$EN)
	  ifc_main_exp_s2_x3 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x3$D_IN;
	if (ifc_main_exp_s2_x4$EN)
	  ifc_main_exp_s2_x4 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x4$D_IN;
	if (ifc_main_exp_s2_x5$EN)
	  ifc_main_exp_s2_x5 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x5$D_IN;
	if (ifc_main_exp_s2_x6$EN)
	  ifc_main_exp_s2_x6 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x6$D_IN;
	if (ifc_main_exp_s2_x7$EN)
	  ifc_main_exp_s2_x7 <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_x7$D_IN;
	if (ifc_main_factor_s1_factor_res$EN)
	  ifc_main_factor_s1_factor_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_factor_res$D_IN;
	if (ifc_main_factor_s1_opcode$EN)
	  ifc_main_factor_s1_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_opcode$D_IN;
	if (ifc_main_input_x$EN)
	  ifc_main_input_x <= `BSV_ASSIGNMENT_DELAY ifc_main_input_x$D_IN;
	if (ifc_main_opcode$EN)
	  ifc_main_opcode <= `BSV_ASSIGNMENT_DELAY ifc_main_opcode$D_IN;
	if (ifc_main_sub_s4_op1$EN)
	  ifc_main_sub_s4_op1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_op1$D_IN;
	if (ifc_main_sub_s4_op2$EN)
	  ifc_main_sub_s4_op2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_op2$D_IN;
	if (ifc_main_sub_s4_op3$EN)
	  ifc_main_sub_s4_op3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_op3$D_IN;
	if (ifc_main_sub_s4_op4$EN)
	  ifc_main_sub_s4_op4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_op4$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_0$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_0$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_1$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_1$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_2$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_2$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_3$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_3$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_0$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_0$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_1$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_1$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_2$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_2$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_3$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_3$D_IN;
	if (ifc_main_sub_s4_x1$EN)
	  ifc_main_sub_s4_x1 <= `BSV_ASSIGNMENT_DELAY ifc_main_sub_s4_x1$D_IN;
	if (ifc_main_sub_s4_x2$EN)
	  ifc_main_sub_s4_x2 <= `BSV_ASSIGNMENT_DELAY ifc_main_sub_s4_x2$D_IN;
	if (ifc_main_sub_s4_x3$EN)
	  ifc_main_sub_s4_x3 <= `BSV_ASSIGNMENT_DELAY ifc_main_sub_s4_x3$D_IN;
	if (ifc_main_sub_s4_x4$EN)
	  ifc_main_sub_s4_x4 <= `BSV_ASSIGNMENT_DELAY ifc_main_sub_s4_x4$D_IN;
	if (status$EN) status <= `BSV_ASSIGNMENT_DELAY status$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ifc_main_add_s3_add1_valid = 1'h0;
    ifc_main_add_s3_add2_valid = 1'h0;
    ifc_main_add_s3_add3_valid = 1'h0;
    ifc_main_add_s3_add4_valid = 1'h0;
    ifc_main_add_s3_add_rg_stage_out_0 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_1 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_2 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_3 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_valid_0 = 1'h0;
    ifc_main_add_s3_add_rg_stage_valid_1 = 1'h0;
    ifc_main_add_s3_add_rg_stage_valid_2 = 1'h0;
    ifc_main_add_s3_add_rg_stage_valid_3 = 1'h0;
    ifc_main_add_s3_inp1 = 33'h0AAAAAAAA;
    ifc_main_add_s3_inp2 = 33'h0AAAAAAAA;
    ifc_main_add_s3_inp3 = 33'h0AAAAAAAA;
    ifc_main_add_s3_inp4 = 33'h0AAAAAAAA;
    ifc_main_add_s3_op1 = 2'h2;
    ifc_main_add_s3_op2 = 2'h2;
    ifc_main_add_s3_op3 = 2'h2;
    ifc_main_add_s3_op4 = 2'h2;
    ifc_main_add_s3_x1 = 32'hAAAAAAAA;
    ifc_main_add_s3_x2 = 32'hAAAAAAAA;
    ifc_main_add_s3_x3 = 32'hAAAAAAAA;
    ifc_main_add_s3_x4 = 32'hAAAAAAAA;
    ifc_main_comp_s6_comp_res = 33'h0AAAAAAAA;
    ifc_main_div_s5_op = 2'h2;
    ifc_main_div_s5_x = 32'hAAAAAAAA;
    ifc_main_div_s5_y = 33'h0AAAAAAAA;
    ifc_main_exp_s2_op1 = 2'h2;
    ifc_main_exp_s2_op2 = 2'h2;
    ifc_main_exp_s2_op3 = 2'h2;
    ifc_main_exp_s2_op4 = 2'h2;
    ifc_main_exp_s2_op5 = 2'h2;
    ifc_main_exp_s2_op6 = 2'h2;
    ifc_main_exp_s2_op7 = 2'h2;
    ifc_main_exp_s2_result = 33'h0AAAAAAAA;
    ifc_main_exp_s2_s1_valid = 1'h0;
    ifc_main_exp_s2_s2_valid = 1'h0;
    ifc_main_exp_s2_s3_valid = 1'h0;
    ifc_main_exp_s2_s4_valid = 1'h0;
    ifc_main_exp_s2_s5_valid = 1'h0;
    ifc_main_exp_s2_s6_valid = 1'h0;
    ifc_main_exp_s2_stage0_x = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage1_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage1_x = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage2_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage2_x = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage3_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage4_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage5_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_stage6_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_tsum_1 = 32'hAAAAAAAA;
    ifc_main_exp_s2_tsum_2 = 32'hAAAAAAAA;
    ifc_main_exp_s2_tsum_3 = 32'hAAAAAAAA;
    ifc_main_exp_s2_tsum_4 = 32'hAAAAAAAA;
    ifc_main_exp_s2_txv_1 = 32'hAAAAAAAA;
    ifc_main_exp_s2_txv_2 = 32'hAAAAAAAA;
    ifc_main_exp_s2_txv_3 = 32'hAAAAAAAA;
    ifc_main_exp_s2_txv_4 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x1 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x2 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x3 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x4 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x5 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x6 = 32'hAAAAAAAA;
    ifc_main_exp_s2_x7 = 32'hAAAAAAAA;
    ifc_main_factor_s1_factor_res = 33'h0AAAAAAAA;
    ifc_main_factor_s1_opcode = 2'h2;
    ifc_main_input_x = 33'h0AAAAAAAA;
    ifc_main_opcode = 2'h2;
    ifc_main_sub_s4_op1 = 2'h2;
    ifc_main_sub_s4_op2 = 2'h2;
    ifc_main_sub_s4_op3 = 2'h2;
    ifc_main_sub_s4_op4 = 2'h2;
    ifc_main_sub_s4_sub_rg_stage_out_0 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_1 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_2 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_3 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_valid_0 = 1'h0;
    ifc_main_sub_s4_sub_rg_stage_valid_1 = 1'h0;
    ifc_main_sub_s4_sub_rg_stage_valid_2 = 1'h0;
    ifc_main_sub_s4_sub_rg_stage_valid_3 = 1'h0;
    ifc_main_sub_s4_x1 = 33'h0AAAAAAAA;
    ifc_main_sub_s4_x2 = 33'h0AAAAAAAA;
    ifc_main_sub_s4_x3 = 33'h0AAAAAAAA;
    ifc_main_sub_s4_x4 = 33'h0AAAAAAAA;
    status = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_comp_s6_comp_res[32])
	begin
	  v__h644869 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_comp_s6_comp_res[32])
	$display(v__h644869,
		 " Result = %b ",
		 ifc_main_comp_s6_comp_res[31:0]);
    if (RST_N != `BSV_RESET_VALUE) if (status == 32'd30) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_factor_s1_factor_res[32])
	begin
	  v__h554255 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_factor_s1_factor_res[32])
	$display(v__h554255,
		 " stage2 - %b, %b",
		 ifc_main_factor_s1_factor_res[31:0],
		 ifc_main_factor_s1_opcode);
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_input_x[32])
	begin
	  v__h514603 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_input_x[32])
	$display(v__h514603,
		 " stage1 - %b, %b",
		 ifc_main_opcode,
		 ifc_main_input_x[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd0)
	begin
	  v__h639293 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd0)
	$display(v__h639293, " get - %b, %b", 2'b0, 32'd1095237632);
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd1)
	begin
	  v__h641099 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd1)
	$display(v__h641099, " get - %b, %b", 2'b11, 32'd1077097267);
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd2)
	begin
	  v__h642893 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd2)
	$display(v__h642893, " get - %b, %b", 2'b01, 32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd3)
	begin
	  v__h643043 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (status == 32'd3)
	$display(v__h643043, " get - %b, %b", 2'b10, 32'd1036831948);
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_div_s5_y[32])
	begin
	  v__h599786 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_div_s5_y[32])
	$display(v__h599786,
		 " stage6 - %b, %b %b",
		 ifc_main_div_s5_y[31:0],
		 ifc_main_div_s5_x,
		 ifc_main_div_s5_op);
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_sub_s4_x4[32])
	begin
	  v__h576954 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_sub_s4_x4[32])
	$display(v__h576954,
		 " stage5 - %b, %b %b",
		 ifc_main_sub_s4_sub_rg_stage_out_3[36:5],
		 ifc_main_sub_s4_x4[31:0],
		 ifc_main_sub_s4_op4);
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_add_s3_inp4[32])
	begin
	  v__h565658 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_add_s3_inp4[32])
	$display(v__h565658,
		 " stage4 - %b, %b %b",
		 ifc_main_add_s3_add_rg_stage_out_3[36:5],
		 ifc_main_add_s3_x4,
		 ifc_main_add_s3_op4);
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_exp_s2_result[32])
	begin
	  v__h554436 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_exp_s2_result[32])
	$display(v__h554436,
		 " stage3 - %b, %b %b",
		 ifc_main_exp_s2_result[31:0],
		 ifc_main_exp_s2_x7,
		 ifc_main_exp_s2_op7);
  end
  // synopsys translate_on
endmodule  // mkTb

