+incdir+../../../../../../rtl/verilog/pkg/peripheral/ahb3

../../../../../../rtl/verilog/peripheral/ahb3/peripheral_apb2ahb.sv
../../../../../../rtl/verilog/peripheral/ahb3/peripheral_apb4_uart.sv
../../../../../../rtl/verilog/peripheral/ahb3/peripheral_uart_fifo.sv
../../../../../../rtl/verilog/peripheral/ahb3/peripheral_uart_interrupt.sv
../../../../../../rtl/verilog/peripheral/ahb3/peripheral_uart_rx.sv
../../../../../../rtl/verilog/peripheral/ahb3/peripheral_uart_tx.sv

../../../../../../bench/verilog/tests/peripheral/ahb3/peripheral_uart_testbench.sv
