// Seed: 1121291257
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    output supply1 id_0,
    input wor _id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output supply1 id_9,
    output wand id_10,
    input wire id_11
);
  module_0 modCall_1 ();
  logic id_13 = id_4;
  id_14 :
  assert property (@(-1) 1'b0)
  else id_13[-1===""][id_1==-1] = id_13;
  wire id_15;
endmodule
