

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 22:13:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_47 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2367|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   144|       0|     800|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    2401|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   144|    2401|    3284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U31  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_8_3_64_1_1_U33         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_63_1_1_U34         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U35         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U36         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U37         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U38         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U39         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U32         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 144|  0| 800|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_738_p2        |         +|   0|  0|   12|           4|           2|
    |add_ln43_fu_761_p2        |         +|   0|  0|  135|         128|         128|
    |arr_16_fu_796_p2          |         +|   0|  0|  135|         128|         128|
    |arr_17_fu_814_p2          |         +|   0|  0|  135|         128|         128|
    |arr_18_fu_1036_p2         |         +|   0|  0|  135|         128|         128|
    |arr_19_fu_1054_p2         |         +|   0|  0|  135|         128|         128|
    |arr_20_fu_1072_p2         |         +|   0|  0|  135|         128|         128|
    |arr_21_fu_1090_p2         |         +|   0|  0|  135|         128|         128|
    |arr_22_fu_1096_p2         |         +|   0|  0|  135|         128|         128|
    |arr_fu_778_p2             |         +|   0|  0|  135|         128|         128|
    |sub_ln34_1_fu_916_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_615_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_668_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_684_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_710_p2        |         -|   0|  0|   12|           4|           4|
    |tmp_1_fu_533_p9           |         -|   0|  0|   10|           1|           3|
    |tmp_8_fu_960_p10          |         -|   0|  0|   12|           4|           4|
    |and_ln50_1_fu_791_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_2_fu_809_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln50_3_fu_1031_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_4_fu_1049_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_5_fu_1067_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_6_fu_1085_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln50_fu_773_p2        |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_485_p2       |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln50_1_fu_658_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_2_fu_674_p2     |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln50_3_fu_700_p2     |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln50_4_fu_716_p2     |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln50_5_fu_732_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln50_fu_597_p2       |      icmp|   0|  0|   12|           4|           3|
    |select_ln50_1_fu_766_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_2_fu_784_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_3_fu_802_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln50_4_fu_1024_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_5_fu_1042_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_6_fu_1060_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_7_fu_1078_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln50_fu_576_p3     |    select|   0|  0|   62|           1|          63|
    |select_ln51_fu_603_p3     |    select|   0|  0|    5|           1|           3|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2367|        2112|        2173|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add3084_fu_138           |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |arr_10_fu_150            |   9|          2|  128|        256|
    |arr_11_fu_154            |   9|          2|  128|        256|
    |arr_12_fu_158            |   9|          2|  128|        256|
    |arr_13_fu_162            |   9|          2|  128|        256|
    |arr_14_fu_166            |   9|          2|  128|        256|
    |arr_15_fu_170            |   9|          2|  128|        256|
    |arr_8_fu_142             |   9|          2|  128|        256|
    |arr_9_fu_146             |   9|          2|  128|        256|
    |i_fu_174                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26| 1162|       2324|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add3084_fu_138                      |  128|   0|  128|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |arr_10_fu_150                       |  128|   0|  128|          0|
    |arr_11_fu_154                       |  128|   0|  128|          0|
    |arr_12_fu_158                       |  128|   0|  128|          0|
    |arr_13_fu_162                       |  128|   0|  128|          0|
    |arr_14_fu_166                       |  128|   0|  128|          0|
    |arr_15_fu_170                       |  128|   0|  128|          0|
    |arr_8_fu_142                        |  128|   0|  128|          0|
    |arr_9_fu_146                        |  128|   0|  128|          0|
    |i_fu_174                            |    4|   0|    4|          0|
    |icmp_ln36_reg_1303                  |    1|   0|    1|          0|
    |icmp_ln50_1_reg_1341                |    1|   0|    1|          0|
    |icmp_ln50_2_reg_1356                |    1|   0|    1|          0|
    |icmp_ln50_2_reg_1356_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln50_3_reg_1366                |    1|   0|    1|          0|
    |icmp_ln50_3_reg_1366_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln50_4_reg_1377                |    1|   0|    1|          0|
    |icmp_ln50_4_reg_1377_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln50_5_reg_1383                |    1|   0|    1|          0|
    |icmp_ln50_5_reg_1383_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln50_reg_1331                  |    1|   0|    1|          0|
    |mul_ln43_reg_1316                   |  128|   0|  128|          0|
    |mul_ln50_1_reg_1336                 |  128|   0|  128|          0|
    |mul_ln50_2_reg_1346                 |  128|   0|  128|          0|
    |mul_ln50_3_reg_1389                 |  128|   0|  128|          0|
    |mul_ln50_4_reg_1394                 |  128|   0|  128|          0|
    |mul_ln50_5_reg_1399                 |  128|   0|  128|          0|
    |mul_ln50_6_reg_1404                 |  128|   0|  128|          0|
    |mul_ln50_7_reg_1409                 |  128|   0|  128|          0|
    |mul_ln50_reg_1321                   |  128|   0|  128|          0|
    |sub_ln34_4_reg_1351                 |    4|   0|    4|          0|
    |sub_ln34_5_reg_1361                 |    4|   0|    4|          0|
    |sub_ln34_reg_1371                   |    4|   0|    4|          0|
    |tmp_27_reg_1326                     |    1|   0|    1|          0|
    |zext_ln43_reg_1307                  |   64|   0|  128|         64|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2401|   0| 2465|         64|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_1_reload         |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload         |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload         |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload         |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload         |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload         |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload         |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload         |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload           |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload         |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload         |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload         |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload         |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload         |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload         |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload         |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|conv45                  |   in|   64|     ap_none|                         conv45|        scalar|
|arg2_r_7_cast           |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast           |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast           |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast           |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast           |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast           |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast           |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast           |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|add55_3_192_out         |  out|  128|      ap_vld|                add55_3_192_out|       pointer|
|add55_3_192_out_ap_vld  |  out|    1|      ap_vld|                add55_3_192_out|       pointer|
|add55_391_out           |  out|  128|      ap_vld|                  add55_391_out|       pointer|
|add55_391_out_ap_vld    |  out|    1|      ap_vld|                  add55_391_out|       pointer|
|add55_2_190_out         |  out|  128|      ap_vld|                add55_2_190_out|       pointer|
|add55_2_190_out_ap_vld  |  out|    1|      ap_vld|                add55_2_190_out|       pointer|
|add55_289_out           |  out|  128|      ap_vld|                  add55_289_out|       pointer|
|add55_289_out_ap_vld    |  out|    1|      ap_vld|                  add55_289_out|       pointer|
|add55_1_188_out         |  out|  128|      ap_vld|                add55_1_188_out|       pointer|
|add55_1_188_out_ap_vld  |  out|    1|      ap_vld|                add55_1_188_out|       pointer|
|add55_187_out           |  out|  128|      ap_vld|                  add55_187_out|       pointer|
|add55_187_out_ap_vld    |  out|    1|      ap_vld|                  add55_187_out|       pointer|
|add55_17186_out         |  out|  128|      ap_vld|                add55_17186_out|       pointer|
|add55_17186_out_ap_vld  |  out|    1|      ap_vld|                add55_17186_out|       pointer|
|add5585_out             |  out|  128|      ap_vld|                    add5585_out|       pointer|
|add5585_out_ap_vld      |  out|    1|      ap_vld|                    add5585_out|       pointer|
|add3084_out             |  out|  128|      ap_vld|                    add3084_out|       pointer|
|add3084_out_ap_vld      |  out|    1|      ap_vld|                    add3084_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

