`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: HarzardUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Deal with harzards in pipline
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //HarzardUnitç”¨æ¥å¤„ç†æµæ°´çº¿å†²çªï¼Œé€šè¿‡æ’å…¥æ°”æ³¡ï¼Œforwardä»¥åŠå†²åˆ·æµæ°´æ®µè§£å†³æ•°æ®ç›¸å…³å’Œæ§åˆ¶ç›¸å…³ï¼Œç»„åˆï¿½?ï¿½è¾‘ç”µè·¯
    //å¯ä»¥ï¿??åå®ç°ï¿½?ï¿½å‰æœŸæµ‹è¯•CPUæ­£ç¡®æ€§æ—¶ï¼Œå¯ä»¥åœ¨æ¯ä¸¤æ¡æŒ‡ä»¤é—´æ’å…¥å››æ¡ç©ºæŒ‡ä»¤ï¼Œç„¶åç›´æ¥æŠŠæœ¬æ¨¡å—è¾“å‡ºå®šä¸ºï¼Œä¸forwardï¼Œä¸stallï¼Œä¸flush 
//è¾“å…¥
    //CpuRst                                    å¤–éƒ¨ä¿¡å·ï¼Œç”¨æ¥åˆå§‹åŒ–CPUï¼Œå½“CpuRst==1æ—¶CPUå…¨å±€å¤ä½æ¸…é›¶ï¼ˆæ‰€æœ‰æ®µå¯„å­˜å™¨flushï¼‰ï¼ŒCpu_Rst==0æ—¶cpuï¿??å§‹æ‰§è¡ŒæŒ‡ï¿??
    //ICacheMiss, DCacheMiss                    ä¸ºåç»­å®éªŒé¢„ç•™ä¿¡å·ï¼Œæš‚æ—¶å¯ä»¥æ— è§†ï¼Œç”¨æ¥å¤„ç†cache miss
    //BranchE, JalrE, JalD                      ç”¨æ¥å¤„ç†æ§åˆ¶ç›¸å…³
    //Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW     ç”¨æ¥å¤„ç†æ•°æ®ç›¸å…³ï¼Œåˆ†åˆ«è¡¨ç¤ºæºå¯„å­˜ï¿??1å·ç ï¼Œæºå¯„å­˜ï¿??2å·ç ï¼Œç›®æ ‡å¯„å­˜å™¨å·ç 
    //RegReadE RegReadD[1]==1                   è¡¨ç¤ºA1å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼ŒRegReadD[0]==1è¡¨ç¤ºA2å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼Œç”¨äºforwardçš„å¤„ï¿??
    //RegWriteM, RegWriteW                      ç”¨æ¥å¤„ç†æ•°æ®ç›¸å…³ï¼ŒRegWrite!=3'b0è¯´æ˜å¯¹ç›®æ ‡å¯„å­˜å™¨æœ‰å†™å…¥æ“ï¿??
    //MemToRegE                                 è¡¨ç¤ºExæ®µå½“å‰æŒ‡ï¿?? ä»Data Memoryä¸­åŠ è½½æ•°æ®åˆ°å¯„å­˜å™¨ä¸­
//è¾“å‡º
    //StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW    æ§åˆ¶äº”ä¸ªæ®µå¯„å­˜å™¨è¿›è¡Œstallï¼ˆç»´æŒçŠ¶æ€ä¸å˜ï¼‰å’Œflushï¼ˆæ¸…é›¶ï¼‰
    //Forward1E, Forward2E                                                              æ§åˆ¶forward
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—  
    
    
module HarzardUnit(
    input wire CpuRst, ICacheMiss, DCacheMiss, 
    input wire BranchE, JalrE, JalD, 
    input wire [4:0] Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
    input wire [1:0] RegReadE,
    input wire MemToRegE,
    input wire [2:0] RegWriteM, RegWriteW,
    output reg StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW,
    output reg [1:0] Forward1E, Forward2E
    );
	always@(posedge CpuRst)
	begin
	FlushF = 1;
	FlushD = 1;
	FlushE = 1;
	FlushM = 1;
	FlushW = 1;
	end
	always@(negedge CpuRst)
	begin
	FlushF = 0;
	FlushD = 0;
	FlushE = 0;
	FlushM = 0;
	FlushW = 0;
	end
	always@(*)
	begin
		{StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW} = 10'b0;
		{Forward1E,Forward2E} = 4'b0;

		//control Hazard

		if(BranchE == 1 || JalrE == 1)
		begin
			FlushD = 1;
			FlushE = 1;
		end
		if(JalD == 1)
		begin
			FlushD = 1;
		end

		//Forward (no Load and read)

		if(Rs1E != 5'b00000 && Rs1E == RdM && RegWriteM != 3'b0)
		begin
			Forward1E = 2'b01;
		end
		else if(Rs1E != 5'b00000 && Rs1E == RdW && RegWriteW != 3'b0)
		begin
			Forward1E = 2'b10;
		end
		if(Rs2E != 5'b00000 && Rs2E == RdM && RegWriteM != 3'b0)
		begin
			Forward2E = 2'b01;
		end
		else if(Rs2E != 5'b00000 && Rs2E == RdW && RegWriteW != 3'b0)
		begin
			Forward2E = 2'b10;
		end

		//Load and read
		
		if(MemToRegE == 1 && (Rs1D == RdE || Rs2D == RdE))
		begin
			StallD = 1;
		end
	end

endmodule

  
