<?xml version="1.0" ?>
<!-- $Id -->
<?xml-stylesheet type="text/xsl" href="__URLROOT__/lib/xsl/terms.xsl" ?>

<terms
	xmlns:core="http://projects.closeedge.net/kobsd/xsl/core">
	<term>
		<name>interrupt</name>
		<def>
			An interrupt is a hardware-generated event to notify hardware or software
			that some condition has arisen, such as I/O request completion.
		</def>
	</term>
	<term>
		<name>process</name>
		<def>
			A process is an image of a running program in memory.
			The information about the state of a process is kept in its
			<core:term>process control block</core:term>.
		</def>
	</term>
	<term>
		<name>MMU</name>
		<def>
			See <core:term>memory management unit</core:term>.
		</def>
	</term>
	<term>
		<name>PCB</name>
		<def>
			See <core:term>process control block</core:term>.
		</def>
	</term>
	<term>
		<name>process control block</name>
		<def>
			A process control block is a kernel structure containing information about
			the state of a <core:term>process</core:term>, including information such as the
			<core:term real="uid">user</core:term> and <core:term real="gid">group ID</core:term>s,
			<core:term>register</core:term> values, running state, open files, and statisitics.
		</def>
	</term>
	<term>
		<name>register</name>
		<def>
			A register is a slot of memory built into the CPU.  Since the size and
			number of registers dictates the CPU size and complexity, most CPUs only
			have a few, typically 32.
			Registers are used for all computation operations performed by the CPU.
			For example, data must be loaded from RAM into a CPU register before
			an arithmetic operation can be performed.  Likewise, the result of the
			operation will be stored in a CPU register.
		</def>
	</term>
	<term>
		<name>MII</name>
		<def>
		</def>
	</term>
	<term>
		<name>PCI</name>
		<def>
			See <core:term>Peripheral Component Interconnect</core:term>.
		</def>
	</term>
	<term>
		<name>ISA</name>
		<def>
			See <core:term>instruction set architecture</core:term> or <core:term>isa</core:term>.
		</def>
	</term>
	<term>
		<name>XFS</name>
		<def>
			See <core:term>X font server</core:term> or <core:term>Extended Filesystem</core:term>.
		</def>
	</term>
	<term>
		<name>FFS</name>
		<def>
			See the <core:term>Fast Filesystem</core:term>.
		</def>
	</term>
	<term>
		<name>UFS</name>
		<def>
		</def>
	</term>
	<term>
		<name>vnode</name>
		<def>
		</def>
	</term>
	<term>
		<name>VFS</name>
		<def>
		</def>
	</term>
	<term>
		<name>socket</name>
		<def>
		</def>
	</term>
	<term>
		<name>TTY</name>
		<def>
		</def>
	</term>
	<term>
		<name>mbuf</name>
		<def>
		</def>
	</term>
	<term>
		<name>ecoff</name>
		<def>
		</def>
	</term>
	<term>
		<name>PPP</name>
		<def>
		</def>
	</term>
	<term>
		<name>TCP</name>
		<def>
		</def>
	</term>
	<term>
		<name>UDP</name>
		<def>
		</def>
	</term>
	<term>
		<name>IP</name>
		<def>
		</def>
	</term>
	<term>
		<name>ARP</name>
		<def>
		</def>
	</term>
	<term>
		<name>PF</name>
		<def>
		</def>
	</term>
	<term>
		<name>VLAN</name>
		<def>
		</def>
	</term>
	<term>
		<name>ALTQ</name>
		<def>
		</def>
	</term>
	<term>
		<name>SysV</name>
		<def>
		</def>
	</term>
	<term>
		<name>ECN</name>
		<def>
		</def>
	</term>
	<term>
		<name>ESP</name>
		<def>
		</def>
	</term>
	<term>
		<name>GIF</name>
		<def>
		</def>
	</term>
	<term>
		<name>GRE</name>
		<def>
		</def>
	</term>
	<term>
		<name>ICMP</name>
		<def>
		</def>
	</term>
	<term>
		<name>bridge</name>
		<def>
		</def>
	</term>
	<term>
		<name>BPF</name>
		<def>
		</def>
	</term>
	<term>
		<name>IGMP</name>
		<def>
		</def>
	</term>
	<term>
		<name>IPComp</name>
		<def>
		</def>
	</term>
	<term>
		<name>TDB</name>
		<def>
		</def>
	</term>
	<term>
		<name>DDB</name>
		<def>
		</def>
	</term>
	<term>
		<name>SA</name>
		<def>
		</def>
	</term>
	<term>
		<name>SPD</name>
		<def>
		</def>
	</term>
	<term>
		<name>AH</name>
		<def>
		</def>
	</term>
	<term>
		<name>CPI</name>
		<def>
		</def>
	</term>
	<term>
		<name>SPI</name>
		<def>
		</def>
	</term>
	<term>
		<name>IPsec</name>
		<def>
		</def>
	</term>
	<term>
		<name>IV</name>
		<def>
		</def>
	</term>
	<term>
		<name>MTU</name>
		<def>
		</def>
	</term>
	<term>
		<name>MSS</name>
		<def>
		</def>
	</term>
	<term>
		<name>IPIP</name>
		<def>
		</def>
	</term>
	<term>
		<name>IPID</name>
		<def>
		</def>
	</term>
	<term>
		<name>MD5</name>
		<def>
		</def>
	</term>
	<term>
		<name>RFC</name>
		<def>
		</def>
	</term>
	<term>
		<name>spl</name>
		<def>
			<!-- XXX p = priority? -->
			This is an acronym for <core:q>set processor execution level</core:q>.  The process
			execution level controls which <core:term>interrupt</core:term>s (or rather, which
			classes of interrupts) to ignore during code segments to avoid problems like
			<core:term>race condition</core:term>s and make routines <core:term>reentrant</core:term>.
		</def>
	</term>
	<term>
		<name>HMAC</name>
		<def>
			See <core:term>message authentication code</core:term>.
		</def>
	</term>
	<term>
		<name>Skipjack</name>
		<def>
		</def>
	</term>
	<term>
		<name>CAST5</name>
		<def>
		</def>
	</term>
	<term>
		<name>Blowfish</name>
		<def>
		</def>
	</term>
	<term>
		<name>DES</name>
		<def>
			See <core:term>Data Encryption Standard</core:term>.
		</def>
	</term>
	<term>
		<name>blf</name>
		<def>
			See <core:term>Blowfish</core:term>.
		</def>
	</term>
	<term>
		<name>AES</name>
		<def>
			See <core:term>Advanced Encryption Standard</core:term>.
		</def>
	</term>
	<term>
		<name>mroute</name>
		<def>
		</def>
	</term>
	<term>
		<name>FSM</name>
		<def>
			See <core:term>finite state machine</core:term>.
		</def>
	</term>
	<term>
		<name>finite state machine</name>
		<def>
		</def>
	</term>
	<term>
		<name>SLIP</name>
		<def>
		</def>
	</term>
	<term>
		<name>VJ</name>
		<def>
		</def>
	</term>
	<term>
		<name>ACK</name>
		<def>
		</def>
	</term>
	<term>
		<name>SYN</name>
		<def>
		</def>
	</term>
	<term>
		<name>FIN</name>
		<def>
		</def>
	</term>
	<term>
		<name>PSH</name>
		<def>
		</def>
	</term>
	<term>
		<name>RTT</name>
		<def>
		</def>
	</term>
	<term>
		<name>MPTU</name>
		<def>
		</def>
	</term>
	<term>
		<name>AF</name>
		<def>
			See <core:term>address family</core:term>.
		</def>
	</term>
	<term>
		<name>TCP control block</name>
		<def>
		</def>
	</term>
	<term>
		<name>tcpcb</name>
		<def>
			See <core:term>TCP control block</core:term>.
		</def>
	</term>
	<term>
		<name>ISS</name>
		<def>
		</def>
	</term>
	<term>
		<name>PIM</name>
		<def>
		</def>
	</term>
	<term>
		<name>WIDE</name>
		<def>
		</def>
	</term>
	<term>
		<name>KAME</name>
		<def>
		</def>
	</term>
	<term>
		<name>SGI</name>
		<def>
		</def>
	</term>
	<term>
		<name>MLD</name>
		<def>
		</def>
	</term>
	<term>
		<name>RED</name>
		<def>
		</def>
	</term>
	<term>
		<name>HFSC</name>
		<def>
		</def>
	</term>
	<term>
		<name>PRIQ</name>
		<def>
		</def>
	</term>
	<term>
		<name>softc</name>
		<def>
			A softc is a device-specific data structure that maintains the device's
			state and other internal data structures.
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
	<term>
		<name></name>
		<def>
		</def>
	</term>
</terms>
