<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='682' type='InstructionMappings llvm::RegisterBankInfo::getInstrAlternativeMappings(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='679'>/// Get the alternative mappings for \p MI.
  /// Alternative in the sense different from getInstrMapping.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='399' u='c' c='_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='409' ll='413' type='RegisterBankInfo::InstructionMappings llvm::RegisterBankInfo::getInstrAlternativeMappings(const llvm::MachineInstr &amp; MI) const'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='268' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='366' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='186' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='191' c='_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='373' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='275' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='311' u='c' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
