Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISC-V -c TopDE --vector_source="D:/Documents/tt/RISCV-v1.2/Core/Testes/Waveform.vwf" --testbench_file="D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jun 02 16:26:59 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISC-V -c TopDE --vector_source=D:/Documents/tt/RISCV-v1.2/Core/Testes/Waveform.vwf --testbench_file=D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/Waveform.vwf.vt
Warning (20013): Ignored 13 assignments for entity "VgaPll" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design
Info (119006): Selected device 5CSEMA5F31C6 for design "TopDE"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ng output pin "Debug[20]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/" RISC-V -c TopDE

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jun 02 16:27:01 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/ RISC-V -c TopDE
Warning (20013): Ignored 13 assignments for entity "VgaPll" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "VgaPll_0002" -- entity does not exist in design
Info (119006): Selected device 5CSEMA5F31C6 for design "TopDE"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TopDE.vo in folder "D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sat Jun 02 16:27:03 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/RISC-V.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vsim -c -do RISC-V.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do RISC-V.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:03 on Jun 02,2018
# vlog -work work TopDE.vo 
# -- Compiling module TopDE

# 
# Top level modules:
# 	TopDE
# End time: 16:27:04 on Jun 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:04 on Jun 02,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module TopDE_vlg_vec_tst
# 
# Top level modules:
# 	TopDE_vlg_vec_tst
# End time: 16:27:04 on Jun 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst 
# Start time: 16:27:04 on Jun 02,2018
# Loading work.TopDE_vlg_vec_tst
# Loading work.TopDE
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform.vwf.vt(131): [TFMPC] - Too few port connections. Expected 79, found 72.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1 File: TopDE.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'MClock'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'LeMem'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(131): [TFMPC] - Missing connection for port 'EscreveMem'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) TopDE.vo(11888): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) TopDE.vo(11888): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: (vsim-3017) TopDE.vo(16529): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: nofile
# ** Warning: (vsim-3722) TopDE.vo(16529): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT // File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3017) TopDE.vo(16555): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: nofile
# ** Warning: (vsim-3722) TopDE.vo(16555): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG / File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG // File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27501): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~533  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27501): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~533  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27501): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~533  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27501): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~533  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27584): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27584): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27584): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27584): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27584): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(27584): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~12 // File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28048): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~136  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28048): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~136  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28048): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~136  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28048): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~136  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28131): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28131): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28131): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28131): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28131): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(28131): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477 // File: nofile

# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~477 // File: nofile
# ** Warning: (vsim-3015) TopDE.vo(31995): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(31995): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(31995): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(31995): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(31995): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(31995): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult0~874 // File: nofile
# ** Warning: (vsim-3015) TopDE.vo(32745): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(32745): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(32745): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(32745): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(32745): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822  File: nofile
# ** Warning: (vsim-3015) TopDE.vo(32745): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALUunit|Mult1~822 // File: nofile
# ** Warning: Design size of 19805 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#27

# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 416 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 832 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 1248 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(208)
#    Time: 1 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst
# End time: 16:27:11 on Jun 02,2018, Elapsed time: 0:00:07
# Errors: 0, Warnings: 66

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Documents/tt/RISCV-v1.2/Core/Testes/Waveform.vwf...

Reading D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/RISC-V.msim.vcd...

Processing channel transitions... 

Warning: MClock - signal not found in VCD.

Writing the resulting VWF to D:/Documents/tt/RISCV-v1.2/Core/simulation/qsim/RISC-V_20180602162711.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.