Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 23589f9c119e4d5fb0f72535dd78ce28 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot synch_ckt_test_behav xil_defaultlib.synch_ckt_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.synch_ckt [synch_ckt_default]
Compiling architecture struc of entity xil_defaultlib.synch_ckt_test
Built simulation snapshot synch_ckt_test_behav
