// Seed: 3792785476
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri1 id_3 = 1;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
    , id_6 = 1'b0,
    input  tri0 id_2,
    output wire id_3,
    input  wand id_4
);
  id_7(
      id_1 - id_1, id_2
  );
  nand (id_0, id_7, id_2, id_4, id_8, id_1);
  id_8(
      1, 1, 1
  ); module_0(
      id_6, id_6
  );
  wire id_9;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri0 id_1
    , id_11,
    output wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    output wand id_5,
    input  wire id_6,
    input  tri0 id_7,
    output wand id_8,
    output tri0 id_9
);
  module_0(
      id_11, id_11
  );
  assign id_0 = 1;
endmodule
