#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 16 18:48:09 2019
# Process ID: 15848
# Current directory: /home/yao/Class/FPGA/project/lab5/lab5.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/yao/Class/FPGA/project/lab5/lab5.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/yao/Class/FPGA/project/lab5/lab5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
