

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5'
================================================================
* Date:           Wed Apr  5 23:01:31 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      504|      504|  2.520 us|  2.520 us|  504|  504|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_4_VITIS_LOOP_16_5  |      502|      502|         8|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    694|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   24|       0|    160|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    268|    -|
|Register         |        -|    -|     760|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   24|     760|   1122|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U12  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U14  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U15  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U16  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U17  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U18  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U19  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  24|  0| 160|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |D_d0                     |         +|   0|  0|  32|          32|          32|
    |add_ln15_1_fu_591_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln15_2_fu_601_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln15_3_fu_640_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_4_fu_553_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_5_fu_563_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_6_fu_650_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln15_7_fu_696_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln15_8_fu_706_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln15_9_fu_393_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln15_fu_402_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln16_fu_757_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln17_1_fu_532_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln17_fu_476_p2       |         +|   0|  0|  16|           7|           7|
    |add_ln19_10_fu_381_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln19_11_fu_442_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln19_12_fu_580_p2    |         +|   0|  0|  12|           5|           4|
    |add_ln19_13_fu_614_p2    |         +|   0|  0|  13|           6|           5|
    |add_ln19_14_fu_625_p2    |         +|   0|  0|  13|           6|           5|
    |add_ln19_15_fu_660_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln19_16_fu_510_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln19_17_fu_521_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln19_18_fu_670_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln19_19_fu_728_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln19_1_fu_767_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_2_fu_772_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_3_fu_777_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_4_fu_753_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln19_5_fu_781_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_6_fu_786_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_7_fu_790_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_8_fu_795_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln19_fu_749_p2       |         +|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_387_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln16_fu_408_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln15_fu_495_p2        |        or|   0|  0|   7|           7|           1|
    |select_ln15_1_fu_448_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln15_2_fu_482_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln15_fu_414_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 694|         492|         446|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |C_address0                              |  31|          6|    7|         42|
    |C_address1                              |  31|          6|    7|         42|
    |D_address0                              |  14|          3|    7|         21|
    |ap_NS_fsm                               |  31|          6|    1|          6|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_1_fu_98                               |   9|          2|    4|          8|
    |indvar_flatten53_fu_102                 |   9|          2|    7|         14|
    |j_fu_94                                 |   9|          2|    4|          8|
    |reg_319                                 |   9|          2|   32|         64|
    |tmp_address0                            |  31|          6|    7|         42|
    |tmp_address1                            |  31|          6|    7|         42|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 268|         55|  102|        327|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |C_load_1_reg_955              |  32|   0|   32|          0|
    |C_load_reg_950                |  32|   0|   32|          0|
    |D_addr_reg_885                |   7|   0|    7|          0|
    |D_addr_reg_885_pp0_iter1_reg  |   7|   0|    7|          0|
    |D_load_reg_910                |  32|   0|   32|          0|
    |add_ln19_2_reg_1040           |  32|   0|   32|          0|
    |add_ln19_4_reg_1030           |  32|   0|   32|          0|
    |add_ln19_reg_1025             |  32|   0|   32|          0|
    |ap_CS_fsm                     |   5|   0|    5|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |empty_14_reg_925              |  32|   0|   32|          0|
    |i_1_fu_98                     |   4|   0|    4|          0|
    |icmp_ln15_reg_834             |   1|   0|    1|          0|
    |indvar_flatten53_fu_102       |   7|   0|    7|          0|
    |j_fu_94                       |   4|   0|    4|          0|
    |mul_ln19_1_reg_1015           |  32|   0|   32|          0|
    |mul_ln19_3_reg_1020           |  32|   0|   32|          0|
    |mul_ln19_5_reg_985            |  32|   0|   32|          0|
    |mul_ln19_6_reg_990            |  32|   0|   32|          0|
    |mul_ln19_7_reg_1035           |  32|   0|   32|          0|
    |mul_ln19_8_reg_1045           |  32|   0|   32|          0|
    |mul_ln19_9_reg_1050           |  32|   0|   32|          0|
    |mul_ln19_reg_980              |  32|   0|   32|          0|
    |reg_303                       |  32|   0|   32|          0|
    |reg_307                       |  32|   0|   32|          0|
    |reg_311                       |  32|   0|   32|          0|
    |reg_315                       |  32|   0|   32|          0|
    |reg_319                       |  32|   0|   32|          0|
    |reg_336                       |  32|   0|   32|          0|
    |select_ln15_2_reg_847         |   6|   0|    7|          1|
    |select_ln15_reg_838           |   4|   0|    4|          0|
    |x_reg_945                     |  32|   0|   32|          0|
    |zext_ln19_12_reg_869          |   4|   0|    7|          3|
    |zext_ln19_13_reg_930          |   4|   0|    6|          2|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 760|   0|  766|          6|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_15_4_VITIS_LOOP_16_5|  return value|
|tmp_address0  |  out|    7|   ap_memory|                                                  tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|                                                  tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|                                                  tmp|         array|
|tmp_address1  |  out|    7|   ap_memory|                                                  tmp|         array|
|tmp_ce1       |  out|    1|   ap_memory|                                                  tmp|         array|
|tmp_q1        |   in|   32|   ap_memory|                                                  tmp|         array|
|C_address0    |  out|    7|   ap_memory|                                                    C|         array|
|C_ce0         |  out|    1|   ap_memory|                                                    C|         array|
|C_q0          |   in|   32|   ap_memory|                                                    C|         array|
|C_address1    |  out|    7|   ap_memory|                                                    C|         array|
|C_ce1         |  out|    1|   ap_memory|                                                    C|         array|
|C_q1          |   in|   32|   ap_memory|                                                    C|         array|
|D_address0    |  out|    7|   ap_memory|                                                    D|         array|
|D_ce0         |  out|    1|   ap_memory|                                                    D|         array|
|D_we0         |  out|    1|   ap_memory|                                                    D|         array|
|D_d0          |  out|   32|   ap_memory|                                                    D|         array|
|D_q0          |   in|   32|   ap_memory|                                                    D|         array|
|beta          |   in|   32|     ap_none|                                                 beta|        scalar|
+--------------+-----+-----+------------+-----------------------------------------------------+--------------+

