{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 20:02:42 2018 " "Info: Processing started: Fri May 25 20:02:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPMAR -c CPMAR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPMAR -c CPMAR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "STOR4 CPMAR 13.376 ns Longest " "Info: Longest tpd from source pin \"STOR4\" to destination pin \"CPMAR\" is 13.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns STOR4 1 PIN PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'STOR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 336 -16 152 352 "STOR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.827 ns) + CELL(0.450 ns) 7.201 ns inst9~47 2 COMB LCCOMB_X1_Y6_N0 4 " "Info: 2: + IC(5.827 ns) + CELL(0.450 ns) = 7.201 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 4; COMB Node = 'inst9~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { STOR4 inst9~47 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 256 360 424 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.521 ns) 8.053 ns inst4~233 3 COMB LCCOMB_X1_Y6_N18 1 " "Info: 3: + IC(0.331 ns) + CELL(0.521 ns) = 8.053 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'inst4~233'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { inst9~47 inst4~233 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.322 ns) 8.900 ns inst4~235 4 COMB LCCOMB_X1_Y6_N28 1 " "Info: 4: + IC(0.525 ns) + CELL(0.322 ns) = 8.900 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'inst4~235'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { inst4~233 inst4~235 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 9.364 ns inst4~236 5 COMB LCCOMB_X1_Y6_N6 1 " "Info: 5: + IC(0.286 ns) + CELL(0.178 ns) = 9.364 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'inst4~236'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { inst4~235 inst4~236 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(2.900 ns) 13.376 ns CPMAR 6 PIN PIN_14 0 " "Info: 6: + IC(1.112 ns) + CELL(2.900 ns) = 13.376 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'CPMAR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { inst4~236 CPMAR } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPMAR/CPMAR.bdf" { { 208 776 952 224 "CPMAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.295 ns ( 39.59 % ) " "Info: Total cell delay = 5.295 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.081 ns ( 60.41 % ) " "Info: Total interconnect delay = 8.081 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.376 ns" { STOR4 inst9~47 inst4~233 inst4~235 inst4~236 CPMAR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.376 ns" { STOR4 {} STOR4~combout {} inst9~47 {} inst4~233 {} inst4~235 {} inst4~236 {} CPMAR {} } { 0.000ns 0.000ns 5.827ns 0.331ns 0.525ns 0.286ns 1.112ns } { 0.000ns 0.924ns 0.450ns 0.521ns 0.322ns 0.178ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 20:02:42 2018 " "Info: Processing ended: Fri May 25 20:02:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
