// Seed: 3171960584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_5 = -1;
  wire id_6;
  real id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd20
) (
    output supply1 id_0,
    input wand _id_1,
    input wand id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply0 id_5
    , id_15,
    output tri id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wire id_10,
    output tri0 id_11,
    input tri1 id_12,
    input supply0 id_13
);
  integer [-1 : 1 'h0] id_16, id_17 = id_17;
  assign id_0 = id_17;
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_18,
      id_15,
      id_18
  );
  logic [id_1 : 1] id_19;
  ;
  logic [7:0] id_20;
  xor primCall (id_0, id_10, id_12, id_2, id_8, id_3, id_15, id_7, id_17, id_16, id_9);
  assign id_20[id_1] = id_10;
endmodule
