# Alive-TV Bugs Found

## Bug 1: Type Checking

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.sse2.psra.w <16 x i16> { 60887, 10503, 28854, 64832, 53845, 54583, 15674, 25715, 28534, 50110, 5651, 38402, 30580, 17528, 48132, 60139 }, <8 x i16> { 11, 20, 32, 16, 2, 26, 34, 14 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 65535, 0, 0, 65535, 65535, 65535, 0, 0, 0, 65535, 0, 65535, 0, 0, 65535, 65535 }
	}
	Transformation doesn't verify!
	ERROR: program doesn't type check!

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.psra.w(<16 x i16> <i16 -4649, i16 10503, i16 28854, i16 -704, i16 -11691, i16 -10953, i16 15674, i16 25715, i16 28534, i16 -15426, i16 5651, i16 -27134, i16 30580, i16 17528, i16 -17404, i16 -5397>, <8 x i16> <i16 11, i16 20, i16 32, i16 16, i16 2, i16 26, i16 34, i16 14>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 -1, i16 0, i16 0, i16 -1, i16 -1, i16 -1, i16 0, i16 0, i16 0, i16 -1, i16 0, i16 -1, i16 0, i16 0, i16 -1, i16 -1>
	}

## Bug 2: Type Checking

	define <8 x i32> @src() {
	%entry:
	  %calltmp = x86.sse2.psra.d <8 x i32> { 3078216252, 1436703847, 1582383160, 2915948069, 2846207673, 500738486, 3679723783, 3565157893 }, <4 x i32> { 2, 2, 38, 11 }
	  ret <8 x i32> %calltmp
	}
	=>
	define <8 x i32> @tgt() {
	%entry:
	  ret <8 x i32> { 4294967295, 0, 0, 4294967295, 4294967295, 0, 4294967295, 4294967295 }
	}
	Transformation doesn't verify!
	ERROR: program doesn't type check!

	define <8 x i32> @src() {
	entry:
	  %calltmp = call <8 x i32> @llvm.x86.avx2.psra.d(<8 x i32> <i32 -1216751044, i32 1436703847, i32 1582383160, i32 -1379019227, i32 -1448759623, i32 500738486, i32 -615243513, i32 -729809403>, <4 x i32> <i32 2, i32 2, i32 38, i32 11>)
	  ret <8 x i32> %calltmp
	}
	define <8 x i32> @tgt() {
	entry:
	  ret <8 x i32> <i32 -1, i32 0, i32 0, i32 -1, i32 -1, i32 0, i32 -1, i32 -1>
	}

## Bug 3: Value mismatch

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.avx2.phadd.w <16 x i16> { 41562, 50646, 39624, 30689, 60220, 12682, 25468, 30283, 19045, 2503, 52240, 26823, 58735, 3895, 50077, 36261 }, <16 x i16> { 39, 35, 15, 26, 11, 35, 6, 12, 22, 29, 32, 30, 17, 2, 21, 35 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 26672, 4777, 7366, 55751, 74, 41, 46, 18, 21548, 13527, 62630, 20802, 51, 62, 19, 56 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<16 x i16> %calltmp = < #x6830 (26672), #x12a9 (4777), #x1cc6 (7366), #xd9c7 (55751, -9785), #x542c (21548), #x34d7 (13527), #xf4a6 (62630, -2906), #x5142 (20802), #x004a (74), #x0029 (41), #x002e (46), #x0012 (18), #x0033 (51), #x003e (62), #x0013 (19), #x0038 (56) >

	Target:
	Source value: < #x6830 (26672), #x12a9 (4777), #x1cc6 (7366), #xd9c7 (55751, -9785), #x542c (21548), #x34d7 (13527), #xf4a6 (62630, -2906), #x5142 (20802), #x004a (74), #x0029 (41), #x002e (46), #x0012 (18), #x0033 (51), #x003e (62), #x0013 (19), #x0038 (56) >
	Target value: < #x6830 (26672), #x12a9 (4777), #x1cc6 (7366), #xd9c7 (55751, -9785), #x004a (74), #x0029 (41), #x002e (46), #x0012 (18), #x542c (21548), #x34d7 (13527), #xf4a6 (62630, -2906), #x5142 (20802), #x0033 (51), #x003e (62), #x0013 (19), #x0038 (56) >

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.phadd.w(<16 x i16> <i16 -23974, i16 -14890, i16 -25912, i16 30689, i16 -5316, i16 12682, i16 25468, i16 30283, i16 19045, i16 2503, i16 -13296, i16 26823, i16 -6801, i16 3895, i16 -15459, i16 -29275>, <16 x i16> <i16 39, i16 35, i16 15, i16 26, i16 11, i16 35, i16 6, i16 12, i16 22, i16 29, i16 32, i16 30, i16 17, i16 2, i16 21, i16 35>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 26672, i16 4777, i16 7366, i16 -9785, i16 74, i16 41, i16 46, i16 18, i16 21548, i16 13527, i16 -2906, i16 20802, i16 51, i16 62, i16 19, i16 56>
	}

## Bug 4: Value mismatch

	define <8 x i32> @src() {
	%entry:
	  %calltmp = x86.avx2.phadd.d <8 x i32> { 1722070598, 302159761, 4091650900, 2171055117, 1892339105, 3020835604, 744247972, 2066006689 }, <8 x i32> { 21, 17, 38, 31, 39, 16, 32, 16 }
	  ret <8 x i32> %calltmp
	}
	=>
	define <8 x i32> @tgt() {
	%entry:
	  ret <8 x i32> { 2024230359, 1967738721, 38, 69, 618207413, 2810254661, 55, 48 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<8 x i32> %calltmp = < #x78a74dd7 (2024230359), #x75494f61 (1967738721), #x24d918b5 (618207413), #xa7811545 (2810254661, -1484712635), #x00000026 (38), #x00000045 (69), #x00000037 (55), #x00000030 (48) >

	Target:
	Source value: < #x78a74dd7 (2024230359), #x75494f61 (1967738721), #x24d918b5 (618207413), #xa7811545 (2810254661, -1484712635), #x00000026 (38), #x00000045 (69), #x00000037 (55), #x00000030 (48) >
	Target value: < #x78a74dd7 (2024230359), #x75494f61 (1967738721), #x00000026 (38), #x00000045 (69), #x24d918b5 (618207413), #xa7811545 (2810254661, -1484712635), #x00000037 (55), #x00000030 (48) >

	define <8 x i32> @src() {
	entry:
	  %calltmp = call <8 x i32> @llvm.x86.avx2.phadd.d(<8 x i32> <i32 1722070598, i32 302159761, i32 -203316396, i32 -2123912179, i32 1892339105, i32 -1274131692, i32 744247972, i32 2066006689>, <8 x i32> <i32 21, i32 17, i32 38, i32 31, i32 39, i32 16, i32 32, i32 16>)
	  ret <8 x i32> %calltmp
	}
	define <8 x i32> @tgt() {
	entry:
	  ret <8 x i32> <i32 2024230359, i32 1967738721, i32 38, i32 69, i32 618207413, i32 -1484712635, i32 55, i32 48>
	}

## Bug 5: Value mismatch

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.avx2.phadd.sw <16 x i16> { 15539, 27789, 20819, 42608, 62638, 31193, 20033, 40938, 27029, 54440, 40839, 30251, 39442, 6319, 17091, 52347 }, <16 x i16> { 4, 21, 5, 35, 17, 30, 33, 27, 14, 21, 7, 34, 26, 20, 28, 39 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 32767, 63427, 28295, 60971, 25, 40, 47, 60, 15933, 5554, 45761, 3902, 35, 41, 46, 67 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<16 x i16> %calltmp = < #x7fff (32767), #xf7c3 (63427, -2109), #x6e87 (28295), #xee2b (60971, -4565), #x3e3d (15933), #x15b2 (5554), #xb2c1 (45761, -19775), #x0f3e (3902), #x0019 (25), #x0028 (40), #x002f (47), #x003c (60), #x0023 (35), #x0029 (41), #x002e (46), #x0043 (67) >

	Target:
	Source value: < #x7fff (32767), #xf7c3 (63427, -2109), #x6e87 (28295), #xee2b (60971, -4565), #x3e3d (15933), #x15b2 (5554), #xb2c1 (45761, -19775), #x0f3e (3902), #x0019 (25), #x0028 (40), #x002f (47), #x003c (60), #x0023 (35), #x0029 (41), #x002e (46), #x0043 (67) >
	Target value: < #x7fff (32767), #xf7c3 (63427, -2109), #x6e87 (28295), #xee2b (60971, -4565), #x0019 (25), #x0028 (40), #x002f (47), #x003c (60), #x3e3d (15933), #x15b2 (5554), #xb2c1 (45761, -19775), #x0f3e (3902), #x0023 (35), #x0029 (41), #x002e (46), #x0043 (67) >

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.phadd.sw(<16 x i16> <i16 15539, i16 27789, i16 20819, i16 -22928, i16 -2898, i16 31193, i16 20033, i16 -24598, i16 27029, i16 -11096, i16 -24697, i16 30251, i16 -26094, i16 6319, i16 17091, i16 -13189>, <16 x i16> <i16 4, i16 21, i16 5, i16 35, i16 17, i16 30, i16 33, i16 27, i16 14, i16 21, i16 7, i16 34, i16 26, i16 20, i16 28, i16 39>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 32767, i16 -2109, i16 28295, i16 -4565, i16 25, i16 40, i16 47, i16 60, i16 15933, i16 5554, i16 -19775, i16 3902, i16 35, i16 41, i16 46, i16 67>
	}

## Bug 6: Value mismatch

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.avx2.phsub.w <16 x i16> { 29913, 18877, 59596, 22954, 57785, 63418, 41292, 45526, 36069, 13671, 61935, 39810, 64223, 50047, 34955, 21294 }, <16 x i16> { 35, 12, 8, 34, 38, 16, 0, 7, 23, 32, 12, 17, 0, 22, 15, 6 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 11036, 36642, 59903, 61302, 23, 65510, 22, 65529, 22398, 22125, 14176, 13661, 65527, 65531, 65514, 9 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<16 x i16> %calltmp = < #x2b1c (11036), #x8f22 (36642, -28894), #xe9ff (59903, -5633), #xef76 (61302, -4234), #x577e (22398), #x566d (22125), #x3760 (14176), #x355d (13661), #x0017 (23), #xffe6 (65510, -26), #x0016 (22), #xfff9 (65529, -7), #xfff7 (65527, -9), #xfffb (65531, -5), #xffea (65514, -22), #x0009 (9) >

	Target:
	Source value: < #x2b1c (11036), #x8f22 (36642, -28894), #xe9ff (59903, -5633), #xef76 (61302, -4234), #x577e (22398), #x566d (22125), #x3760 (14176), #x355d (13661), #x0017 (23), #xffe6 (65510, -26), #x0016 (22), #xfff9 (65529, -7), #xfff7 (65527, -9), #xfffb (65531, -5), #xffea (65514, -22), #x0009 (9) >
	Target value: < #x2b1c (11036), #x8f22 (36642, -28894), #xe9ff (59903, -5633), #xef76 (61302, -4234), #x0017 (23), #xffe6 (65510, -26), #x0016 (22), #xfff9 (65529, -7), #x577e (22398), #x566d (22125), #x3760 (14176), #x355d (13661), #xfff7 (65527, -9), #xfffb (65531, -5), #xffea (65514, -22), #x0009 (9) >

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.phsub.w(<16 x i16> <i16 29913, i16 18877, i16 -5940, i16 22954, i16 -7751, i16 -2118, i16 -24244, i16 -20010, i16 -29467, i16 13671, i16 -3601, i16 -25726, i16 -1313, i16 -15489, i16 -30581, i16 21294>, <16 x i16> <i16 35, i16 12, i16 8, i16 34, i16 38, i16 16, i16 0, i16 7, i16 23, i16 32, i16 12, i16 17, i16 0, i16 22, i16 15, i16 6>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 11036, i16 -28894, i16 -5633, i16 -4234, i16 23, i16 -26, i16 22, i16 -7, i16 22398, i16 22125, i16 14176, i16 13661, i16 -9, i16 -5, i16 -22, i16 9>
	}

## Bug 7: Value mismatch

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.avx2.phsub.w <16 x i16> { 29913, 18877, 59596, 22954, 57785, 63418, 41292, 45526, 36069, 13671, 61935, 39810, 64223, 50047, 34955, 21294 }, <16 x i16> { 35, 12, 8, 34, 38, 16, 0, 7, 23, 32, 12, 17, 0, 22, 15, 6 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 11036, 36642, 59903, 61302, 23, 65510, 22, 65529, 22398, 22125, 14176, 13661, 65527, 65531, 65514, 9 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<16 x i16> %calltmp = < #x2b1c (11036), #x8f22 (36642, -28894), #xe9ff (59903, -5633), #xef76 (61302, -4234), #x577e (22398), #x566d (22125), #x3760 (14176), #x355d (13661), #x0017 (23), #xffe6 (65510, -26), #x0016 (22), #xfff9 (65529, -7), #xfff7 (65527, -9), #xfffb (65531, -5), #xffea (65514, -22), #x0009 (9) >

	Target:
	Source value: < #x2b1c (11036), #x8f22 (36642, -28894), #xe9ff (59903, -5633), #xef76 (61302, -4234), #x577e (22398), #x566d (22125), #x3760 (14176), #x355d (13661), #x0017 (23), #xffe6 (65510, -26), #x0016 (22), #xfff9 (65529, -7), #xfff7 (65527, -9), #xfffb (65531, -5), #xffea (65514, -22), #x0009 (9) >
	Target value: < #x2b1c (11036), #x8f22 (36642, -28894), #xe9ff (59903, -5633), #xef76 (61302, -4234), #x0017 (23), #xffe6 (65510, -26), #x0016 (22), #xfff9 (65529, -7), #x577e (22398), #x566d (22125), #x3760 (14176), #x355d (13661), #xfff7 (65527, -9), #xfffb (65531, -5), #xffea (65514, -22), #x0009 (9) >

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.phsub.w(<16 x i16> <i16 29913, i16 18877, i16 -5940, i16 22954, i16 -7751, i16 -2118, i16 -24244, i16 -20010, i16 -29467, i16 13671, i16 -3601, i16 -25726, i16 -1313, i16 -15489, i16 -30581, i16 21294>, <16 x i16> <i16 35, i16 12, i16 8, i16 34, i16 38, i16 16, i16 0, i16 7, i16 23, i16 32, i16 12, i16 17, i16 0, i16 22, i16 15, i16 6>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 11036, i16 -28894, i16 -5633, i16 -4234, i16 23, i16 -26, i16 22, i16 -7, i16 22398, i16 22125, i16 14176, i16 13661, i16 -9, i16 -5, i16 -22, i16 9>
	}

## Bug 8: Value mismatch

	define <8 x i32> @src() {
	%entry:
	  %calltmp = x86.avx2.phsub.d <8 x i32> { 2988577859, 2595159372, 2569590399, 3299148998, 759098485, 3055785890, 1140698766, 2156871229 }, <8 x i32> { 17, 18, 9, 2, 25, 29, 31, 4 }
	  ret <8 x i32> %calltmp
	}
	=>
	define <8 x i32> @tgt() {
	%entry:
	  ret <8 x i32> { 393418487, 3565408697, 4294967295, 7, 1998279891, 3278794833, 4294967292, 27 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<8 x i32> %calltmp = < #x177316f7 (393418487), #xd483d1b9 (3565408697, -729558599), #x771b54d3 (1998279891), #xc36e7051 (3278794833, -1016172463), #xffffffff (4294967295, -1), #x00000007 (7), #xfffffffc (4294967292, -4), #x0000001b (27) >

	Target:
	Source value: < #x177316f7 (393418487), #xd483d1b9 (3565408697, -729558599), #x771b54d3 (1998279891), #xc36e7051 (3278794833, -1016172463), #xffffffff (4294967295, -1), #x00000007 (7), #xfffffffc (4294967292, -4), #x0000001b (27) >
	Target value: < #x177316f7 (393418487), #xd483d1b9 (3565408697, -729558599), #xffffffff (4294967295, -1), #x00000007 (7), #x771b54d3 (1998279891), #xc36e7051 (3278794833, -1016172463), #xfffffffc (4294967292, -4), #x0000001b (27) >

	define <8 x i32> @src() {
	entry:
	  %calltmp = call <8 x i32> @llvm.x86.avx2.phsub.d(<8 x i32> <i32 -1306389437, i32 -1699807924, i32 -1725376897, i32 -995818298, i32 759098485, i32 -1239181406, i32 1140698766, i32 -2138096067>, <8 x i32> <i32 17, i32 18, i32 9, i32 2, i32 25, i32 29, i32 31, i32 4>)
	  ret <8 x i32> %calltmp
	}
	define <8 x i32> @tgt() {
	entry:
	  ret <8 x i32> <i32 393418487, i32 -729558599, i32 -1, i32 7, i32 1998279891, i32 -1016172463, i32 -4, i32 27>
	}

## Bug 9: Value mismatch

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.avx2.phsub.sw <16 x i16> { 24924, 40029, 2987, 51592, 11726, 55476, 32351, 37213, 1089, 1322, 3373, 46584, 45528, 36433, 36519, 41288 }, <16 x i16> { 15, 26, 29, 22, 17, 16, 14, 5, 25, 8, 18, 19, 20, 33, 28, 28 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 32767, 16931, 21786, 32767, 65525, 7, 1, 9, 65303, 22325, 9095, 60767, 17, 65535, 65523, 0 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<16 x i16> %calltmp = < #x7fff (32767), #x4223 (16931), #x551a (21786), #x7fff (32767), #xff17 (65303, -233), #x5735 (22325), #x2387 (9095), #xed5f (60767, -4769), #xfff5 (65525, -11), #x0007 (7), #x0001 (1), #x0009 (9), #x0011 (17), #xffff (65535, -1), #xfff3 (65523, -13), #x0000 (0) >

	Target:
	Source value: < #x7fff (32767), #x4223 (16931), #x551a (21786), #x7fff (32767), #xff17 (65303, -233), #x5735 (22325), #x2387 (9095), #xed5f (60767, -4769), #xfff5 (65525, -11), #x0007 (7), #x0001 (1), #x0009 (9), #x0011 (17), #xffff (65535, -1), #xfff3 (65523, -13), #x0000 (0) >
	Target value: < #x7fff (32767), #x4223 (16931), #x551a (21786), #x7fff (32767), #xfff5 (65525, -11), #x0007 (7), #x0001 (1), #x0009 (9), #xff17 (65303, -233), #x5735 (22325), #x2387 (9095), #xed5f (60767, -4769), #x0011 (17), #xffff (65535, -1), #xfff3 (65523, -13), #x0000 (0) >

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.phsub.sw(<16 x i16> <i16 24924, i16 -25507, i16 2987, i16 -13944, i16 11726, i16 -10060, i16 32351, i16 -28323, i16 1089, i16 1322, i16 3373, i16 -18952, i16 -20008, i16 -29103, i16 -29017, i16 -24248>, <16 x i16> <i16 15, i16 26, i16 29, i16 22, i16 17, i16 16, i16 14, i16 5, i16 25, i16 8, i16 18, i16 19, i16 20, i16 33, i16 28, i16 28>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 32767, i16 16931, i16 21786, i16 32767, i16 -11, i16 7, i16 1, i16 9, i16 -233, i16 22325, i16 9095, i16 -4769, i16 17, i16 -1, i16 -13, i16 0>
	}

## Bug 10: Value mismatch

	define <8 x i16> @src() {
	%entry:
	  %calltmp = x86.ssse3.pmadd.ub.sw.128 <16 x i8> { 25, 87, 137, 181, 8, 249, 199, 70, 251, 19, 89, 29, 11, 19, 208, 145 }, <16 x i8> { 25, 32, 12, 30, 14, 16, 12, 2, 8, 22, 28, 12, 22, 8, 6, 5 }
	  ret <8 x i16> %calltmp
	}
	=>
	define <8 x i16> @tgt() {
	%entry:
	  ret <8 x i16> { 3409, 7074, 4096, 2528, 2426, 2840, 394, 1973 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<8 x i16> %calltmp = < #x0d51 (3409), #xf1a2 (61858, -3678), #x0000 (0), #xfde0 (64992, -544), #x017a (378), #x0b18 (2840), #x018a (394), #xfcb5 (64693, -843) >

	Target:
	Source value: < #x0d51 (3409), #xf1a2 (61858, -3678), #x0000 (0), #xfde0 (64992, -544), #x017a (378), #x0b18 (2840), #x018a (394), #xfcb5 (64693, -843) >
	Target value: < #x0d51 (3409), #x1ba2 (7074), #x1000 (4096), #x09e0 (2528), #x097a (2426), #x0b18 (2840), #x018a (394), #x07b5 (1973) >

	define <8 x i16> @src() {
	entry:
	  %calltmp = call <8 x i16> @llvm.x86.ssse3.pmadd.ub.sw.128(<16 x i8> <i8 25, i8 87, i8 -119, i8 -75, i8 8, i8 -7, i8 -57, i8 70, i8 -5, i8 19, i8 89, i8 29, i8 11, i8 19, i8 -48, i8 -111>, <16 x i8> <i8 25, i8 32, i8 12, i8 30, i8 14, i8 16, i8 12, i8 2, i8 8, i8 22, i8 28, i8 12, i8 22, i8 8, i8 6, i8 5>)
	  ret <8 x i16> %calltmp
	}
	define <8 x i16> @tgt() {
	entry:
	  ret <8 x i16> <i16 3409, i16 7074, i16 4096, i16 2528, i16 2426, i16 2840, i16 394, i16 1973>
	}

## Bug 11: Value mismatch

	define <16 x i16> @src() {
	%entry:
	  %calltmp = x86.avx2.pmadd.ub.sw <32 x i8> { 174, 198, 92, 243, 205, 169, 162, 141, 174, 244, 152, 216, 133, 230, 122, 232, 133, 25, 23, 252, 246, 144, 44, 141, 154, 120, 30, 198, 172, 59, 147, 160 }, <32 x i8> { 31, 24, 9, 22, 14, 27, 23, 6, 24, 5, 28, 33, 18, 28, 39, 31, 3, 31, 26, 7, 0, 15, 23, 11, 36, 5, 9, 21, 6, 19, 35, 34 }
	  ret <16 x i16> %calltmp
	}
	=>
	define <16 x i16> @tgt() {
	%entry:
	  ret <16 x i16> { 10146, 6174, 7433, 4572, 5396, 11384, 8834, 11950, 1174, 2362, 2160, 2563, 6144, 4428, 2153, 10585 }
	}
	Transformation doesn't verify!

	ERROR: Value mismatch

	Example:

	Source:
	<16 x i16> %calltmp = < #xf0a2 (61602, -3934), #x021e (542), #xf409 (62473, -3063), #xf4dc (62684, -2852), #xf814 (63508, -2028), #xef78 (61304, -4232), #xf482 (62594, -2942), #x0fae (4014), #x0196 (406), #x023a (570), #xf970 (63856, -1680), #xff03 (65283, -253), #xf400 (62464, -3072), #xfc4c (64588, -948), #x0269 (617), #xe459 (58457, -7079) >

	Target:
	Source value: < #xf0a2 (61602, -3934), #x021e (542), #xf409 (62473, -3063), #xf4dc (62684, -2852), #xf814 (63508, -2028), #xef78 (61304, -4232), #xf482 (62594, -2942), #x0fae (4014), #x0196 (406), #x023a (570), #xf970 (63856, -1680), #xff03 (65283, -253), #xf400 (62464, -3072), #xfc4c (64588, -948), #x0269 (617), #xe459 (58457, -7079) >
	Target value: < #x27a2 (10146), #x181e (6174), #x1d09 (7433), #x11dc (4572), #x1514 (5396), #x2c78 (11384), #x2282 (8834), #x2eae (11950), #x0496 (1174), #x093a (2362), #x0870 (2160), #x0a03 (2563), #x1800 (6144), #x114c (4428), #x0869 (2153), #x2959 (10585) >

	define <16 x i16> @src() {
	entry:
	  %calltmp = call <16 x i16> @llvm.x86.avx2.pmadd.ub.sw(<32 x i8> <i8 -82, i8 -58, i8 92, i8 -13, i8 -51, i8 -87, i8 -94, i8 -115, i8 -82, i8 -12, i8 -104, i8 -40, i8 -123, i8 -26, i8 122, i8 -24, i8 -123, i8 25, i8 23, i8 -4, i8 -10, i8 -112, i8 44, i8 -115, i8 -102, i8 120, i8 30, i8 -58, i8 -84, i8 59, i8 -109, i8 -96>, <32 x i8> <i8 31, i8 24, i8 9, i8 22, i8 14, i8 27, i8 23, i8 6, i8 24, i8 5, i8 28, i8 33, i8 18, i8 28, i8 39, i8 31, i8 3, i8 31, i8 26, i8 7, i8 0, i8 15, i8 23, i8 11, i8 36, i8 5, i8 9, i8 21, i8 6, i8 19, i8 35, i8 34>)
	  ret <16 x i16> %calltmp
	}
	define <16 x i16> @tgt() {
	entry:
	  ret <16 x i16> <i16 10146, i16 6174, i16 7433, i16 4572, i16 5396, i16 11384, i16 8834, i16 11950, i16 1174, i16 2362, i16 2160, i16 2563, i16 6144, i16 4428, i16 2153, i16 10585>
	}

## Bug 12: Value mismatch

	define <32 x i16> @src() {
	entry:
	  %calltmp = call <32 x i16> @llvm.x86.avx512.pmaddubs.w.512(<64 x i8> <i8 -70, i8 -80, i8 -88, i8 -107, i8 -112, i8 -59, i8 118, i8 -70, i8 -97, i8 116, i8 104, i8 114, i8 45, i8 -103, i8 104, i8 -53, i8 -20, i8 -45, i8 -105, i8 53, i8 -66, i8 -91, i8 110, i8 93, i8 85, i8 -107, i8 -99, i8 10, i8 80, i8 -123, i8 -68, i8 -87, i8 -19, i8 -76, i8 32, i8 -89, i8 -47, i8 104, i8 -32, i8 116, i8 -67, i8 -44, i8 84, i8 89, i8 98, i8 126, i8 63, i8 37, i8 28, i8 109, i8 113, i8 20, i8 -3, i8 -95, i8 -34, i8 -48, i8 -89, i8 -101, i8 -4, i8 122, i8 -1, i8 -90, i8 -89, i8 31>, <64 x i8> <i8 39, i8 3, i8 25, i8 13, i8 35, i8 4, i8 2, i8 34, i8 6, i8 18, i8 27, i8 8, i8 35, i8 15, i8 10, i8 5, i8 23, i8 38, i8 29, i8 26, i8 20, i8 30, i8 37, i8 4, i8 8, i8 14, i8 18, i8 19, i8 3, i8 20, i8 23, i8 35, i8 23, i8 21, i8 10, i8 5, i8 30, i8 6, i8 26, i8 23, i8 2, i8 36, i8 11, i8 11, i8 29, i8 37, i8 5, i8 12, i8 23, i8 26, i8 25, i8 1, i8 36, i8 32, i8 9, i8 22, i8 6, i8 5, i8 29, i8 4, i8 18, i8 32, i8 26, i8 13>)
	  ret <32 x i16> %calltmp
	}
	define <32 x i16> @tgt() {
	entry:
	  ret <32 x i16> <i16 7782, i16 6137, i16 5828, i16 6560, i16 3042, i16 3720, i16 3870, i16 2055, i16 13446, i16 5757, i16 8750, i16 4442, i16 2766, i16 3016, i16 2900, i16 10239, i16 9231, i16 1155, i16 6894, i16 8492, i16 8010, i16 1903, i16 7504, i16 759, i16 3478, i16 2845, i16 14260, i16 6574, i16 1777, i16 7796, i16 9902, i16 4745>
	}

