#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23fda50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23fdbe0 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x23ee840 .functor NOT 1, L_0x242e1a0, C4<0>, C4<0>, C4<0>;
L_0x2402db0 .functor XOR 1, L_0x242de20, L_0x242dee0, C4<0>, C4<0>;
L_0x23f6500 .functor XOR 1, L_0x2402db0, L_0x242e030, C4<0>, C4<0>;
v0x242cba0_0 .net *"_ivl_10", 0 0, L_0x242e030;  1 drivers
v0x242cc60_0 .net *"_ivl_12", 0 0, L_0x23f6500;  1 drivers
v0x242cd40_0 .net *"_ivl_2", 0 0, L_0x242dd60;  1 drivers
v0x242ce30_0 .net *"_ivl_4", 0 0, L_0x242de20;  1 drivers
v0x242cf10_0 .net *"_ivl_6", 0 0, L_0x242dee0;  1 drivers
v0x242d040_0 .net *"_ivl_8", 0 0, L_0x2402db0;  1 drivers
v0x242d120_0 .var "clk", 0 0;
v0x242d1c0_0 .var/2u "stats1", 159 0;
v0x242d280_0 .var/2u "strobe", 0 0;
v0x242d340_0 .net "tb_match", 0 0, L_0x242e1a0;  1 drivers
v0x242d400_0 .net "tb_mismatch", 0 0, L_0x23ee840;  1 drivers
v0x242d4c0_0 .net "wavedrom_enable", 0 0, v0x242a970_0;  1 drivers
v0x242d590_0 .net "wavedrom_title", 511 0, v0x242aa30_0;  1 drivers
v0x242d660_0 .net "x", 0 0, v0x242aaf0_0;  1 drivers
v0x242d790_0 .net "y", 0 0, v0x242ab90_0;  1 drivers
v0x242d8c0_0 .net "z_dut", 0 0, v0x242c7a0_0;  1 drivers
v0x242d960_0 .net "z_ref", 0 0, L_0x23eee80;  1 drivers
L_0x242dd60 .concat [ 1 0 0 0], L_0x23eee80;
L_0x242de20 .concat [ 1 0 0 0], L_0x23eee80;
L_0x242dee0 .concat [ 1 0 0 0], v0x242c7a0_0;
L_0x242e030 .concat [ 1 0 0 0], L_0x23eee80;
L_0x242e1a0 .cmp/eeq 1, L_0x242dd60, L_0x23f6500;
S_0x23fdd70 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x23fdbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x23eeb20 .functor XOR 1, v0x242aaf0_0, v0x242ab90_0, C4<0>, C4<0>;
L_0x23eee80 .functor NOT 1, L_0x23eeb20, C4<0>, C4<0>, C4<0>;
v0x23f6700_0 .net *"_ivl_0", 0 0, L_0x23eeb20;  1 drivers
v0x23f67a0_0 .net "x", 0 0, v0x242aaf0_0;  alias, 1 drivers
v0x23ee5e0_0 .net "y", 0 0, v0x242ab90_0;  alias, 1 drivers
v0x23ee910_0 .net "z", 0 0, L_0x23eee80;  alias, 1 drivers
S_0x242a200 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0x23fdbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x23eef90_0 .net "clk", 0 0, v0x242d120_0;  1 drivers
v0x242a970_0 .var "wavedrom_enable", 0 0;
v0x242aa30_0 .var "wavedrom_title", 511 0;
v0x242aaf0_0 .var "x", 0 0;
v0x242ab90_0 .var "y", 0 0;
E_0x23fbcd0/0 .event negedge, v0x23eef90_0;
E_0x23fbcd0/1 .event posedge, v0x23eef90_0;
E_0x23fbcd0 .event/or E_0x23fbcd0/0, E_0x23fbcd0/1;
E_0x23fb5d0 .event negedge, v0x23eef90_0;
E_0x23fb860 .event posedge, v0x23eef90_0;
S_0x242a4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x242a200;
 .timescale -12 -12;
v0x23eec30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x242a750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x242a200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x242ace0 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x23fdbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
P_0x242aec0 .param/l "delay_x_value" 0 4 12, +C4<00000000000000000000000000000101>;
P_0x242af00 .param/l "delay_y_value" 0 4 13, +C4<00000000000000000000000000100011>;
P_0x242af40 .param/l "delay_z_value" 0 4 14, +C4<00000000000000000000000000110111>;
v0x242c470_0 .net "x", 0 0, v0x242aaf0_0;  alias, 1 drivers
v0x242c510_0 .net "x_delayed", 0 0, L_0x242da90;  1 drivers
v0x242c600_0 .net "y", 0 0, v0x242ab90_0;  alias, 1 drivers
v0x242c6d0_0 .net "y_delayed", 0 0, L_0x242db80;  1 drivers
v0x242c7a0_0 .var "z", 0 0;
v0x242c890_0 .net "z_delayed", 0 0, L_0x242dc70;  1 drivers
E_0x23e59f0 .event anyedge, v0x242c340_0, v0x242bd10_0, v0x242b6e0_0;
S_0x242b150 .scope module, "delay_x" "delay_module" 4 17, 4 38 0, S_0x242ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x242b350 .param/l "delay" 0 4 39, +C4<00000000000000000000000000000101>;
v0x242b4d0_0 .var "buffer", 4 0;
v0x242b5d0_0 .net "in", 0 0, v0x242aaf0_0;  alias, 1 drivers
v0x242b6e0_0 .net "out", 0 0, L_0x242da90;  alias, 1 drivers
E_0x240c2c0 .event anyedge, v0x23f67a0_0;
L_0x242da90 .part v0x242b4d0_0, 4, 1;
S_0x242b7c0 .scope module, "delay_y" "delay_module" 4 22, 4 38 0, S_0x242ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x242b9a0 .param/l "delay" 0 4 39, +C4<00000000000000000000000000100011>;
v0x242bb00_0 .var "buffer", 34 0;
v0x242bc00_0 .net "in", 0 0, v0x242ab90_0;  alias, 1 drivers
v0x242bd10_0 .net "out", 0 0, L_0x242db80;  alias, 1 drivers
E_0x240c5e0 .event anyedge, v0x23ee5e0_0;
L_0x242db80 .part v0x242bb00_0, 34, 1;
S_0x242bdf0 .scope module, "delay_z" "delay_module" 4 27, 4 38 0, S_0x242ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x242c000 .param/l "delay" 0 4 39, +C4<00000000000000000000000000110111>;
v0x242c180_0 .var "buffer", 54 0;
v0x242c280_0 .net "in", 0 0, v0x242c7a0_0;  alias, 1 drivers
v0x242c340_0 .net "out", 0 0, L_0x242dc70;  alias, 1 drivers
E_0x242c120 .event anyedge, v0x242c280_0;
L_0x242dc70 .part v0x242c180_0, 54, 1;
S_0x242c960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x23fdbe0;
 .timescale -12 -12;
E_0x242cb40 .event anyedge, v0x242d280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x242d280_0;
    %nor/r;
    %assign/vec4 v0x242d280_0, 0;
    %wait E_0x242cb40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x242a200;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242ab90_0, 0;
    %assign/vec4 v0x242aaf0_0, 0;
    %wait E_0x23fb5d0;
    %wait E_0x23fb860;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242aaf0_0, 0;
    %assign/vec4 v0x242ab90_0, 0;
    %wait E_0x23fb860;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242aaf0_0, 0;
    %assign/vec4 v0x242ab90_0, 0;
    %wait E_0x23fb860;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242aaf0_0, 0;
    %assign/vec4 v0x242ab90_0, 0;
    %wait E_0x23fb860;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242aaf0_0, 0;
    %assign/vec4 v0x242ab90_0, 0;
    %wait E_0x23fb5d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x242a750;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23fbcd0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x242ab90_0, 0;
    %assign/vec4 v0x242aaf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x242b150;
T_4 ;
    %wait E_0x240c2c0;
    %load/vec4 v0x242b4d0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x242b5d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x242b4d0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x242b7c0;
T_5 ;
    %wait E_0x240c5e0;
    %load/vec4 v0x242bb00_0;
    %parti/s 34, 0, 2;
    %load/vec4 v0x242bc00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x242bb00_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x242bdf0;
T_6 ;
    %wait E_0x242c120;
    %load/vec4 v0x242c180_0;
    %parti/s 54, 0, 2;
    %load/vec4 v0x242c280_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x242c180_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x242ace0;
T_7 ;
    %wait E_0x23e59f0;
    %load/vec4 v0x242c510_0;
    %inv;
    %load/vec4 v0x242c6d0_0;
    %load/vec4 v0x242c890_0;
    %and;
    %or;
    %store/vec4 v0x242c7a0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x23fdbe0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x242d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x242d280_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x23fdbe0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x242d120_0;
    %inv;
    %store/vec4 v0x242d120_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x23fdbe0;
T_10 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23eef90_0, v0x242d400_0, v0x242d660_0, v0x242d790_0, v0x242d960_0, v0x242d8c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x23fdbe0;
T_11 ;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x23fdbe0;
T_12 ;
    %wait E_0x23fbcd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x242d1c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242d1c0_0, 4, 32;
    %load/vec4 v0x242d340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242d1c0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x242d1c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242d1c0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x242d960_0;
    %load/vec4 v0x242d960_0;
    %load/vec4 v0x242d8c0_0;
    %xor;
    %load/vec4 v0x242d960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242d1c0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x242d1c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x242d1c0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/mt2015_q4b/iter5/response0/top_module.sv";
