Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 00:15:41 2024
| Host         : ABHIJEET running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   754 |
|    Minimum number of control sets                        |   754 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1808 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   754 |
| >= 0 to < 4        |    57 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    52 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    38 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    18 |
| >= 16              |   434 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1033 |          352 |
| No           | No                    | Yes                    |              54 |           18 |
| No           | Yes                   | No                     |             671 |          283 |
| Yes          | No                    | No                     |           21943 |         6313 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5579 |         1384 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                                            Enable Signal                                                                                                                           |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                                       |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                            | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                         |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowBeginByteIndex_reg_303_reg[6]                                                                                  |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                       |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_reg[6]_0                                                                                                |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_reg[6]_1                                                                                                |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                            |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                  | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                                       |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                       |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift                                                                                                                                      |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift                                                                                                                                      |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                     |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                         |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/weight_memcpy_buffer_U/YOLO2_FPGA_copy_input_weight_weight_memcpy_buffer_ram_U/E[0]                                                                                  |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                               |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                  |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                          |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                              | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                               |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                               | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/and_ln526_5_reg_30710                                                                                                                                                                              |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                          | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/and_ln526_2_reg_32710                                                                                                                                                                              |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                           |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                         | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                             | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                            | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/and_ln495_2_reg_8270                                                                                                                                                       |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                               | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                          | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                         |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln361_10_reg_67350                                                                                                                                                     |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                  | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                  | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                             | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                          | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                          | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_NS_fsm1_0                                                                                                                                                                                      | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/tr_V_5_reg_888[2]                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                   |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                            | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                               | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                   |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_pp1_stage0                                                                                                                                                 |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                          | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                          | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/add_ln273_reg_2522[3]_i_1_n_2                                                                                                                                        |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                              | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                             | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/select_ln227_reg_2484[1]_i_1_n_2                                                                                                                                     |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                          | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                              |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                               | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/indvar_flatten19_reg_13850                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/indvar_flatten19_reg_1385[5]                                                      |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                         |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                             | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_resp/pout[4]_i_1_n_2                                                                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                             |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln314_1_reg_90800                                                                                                                                                      |                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_17_in                                                                                                                                                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                           |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state5                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowNum_V_reg_1242[5]_i_1_n_2   |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/pout[4]_i_1__1_n_2                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                         | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                       |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/p_83_in                                                                                                                                                                       |                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                            | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                          |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                       |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/p_0_in                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/zext_ln691_reg_1273[5]_i_1_n_2 |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_6_in                                                                                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                             |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                           |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                            | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                          |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                         | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1__0_n_0                                       |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/t1_V_reg_1396[4]_i_2_n_2                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/t1_V_reg_1396[4]_i_1_n_2                                                          |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/p_6_in                                                                                                                                                                                              | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/p_17_in                                                                                                                                                                                             | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                         |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/pout[4]_i_1__0_n_2                                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                             | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/tm_V_2_reg_20180                                                                                                                                                                                  |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/tm_V_reg_7850                                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/tm_V_reg_785[4]_i_1_n_2                                                                                        |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln399_1_reg_2183[4]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                                                                                    |                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/select_ln26_reg_2080                                                                                            |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | design_2_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/ap_CS_fsm_pp0_stage0                                                                                                                          |                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/t1_V_3_reg_13820                                                                                                  |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/indvar_flatten_reg_780                                                                                          |                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_state2                                                                                                                                                     |                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_mux_indvar_flatten504_phi_fu_2647_p41                                                                                                                                  |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state5                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ColNum_V_reg_1237[11]_i_1_n_2  |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_NS_fsm15_out                                                                                                   | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_NS_fsm19_out                |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/mac_muladd_6ns_7ns_6ns_12_4_1_U2/YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_12_4_1_DSP48_0_U/ap_enable_reg_pp0_iter1_reg | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/t2_V_reg_89_0                |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/tc_V_reg_27140                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/tc_V_reg_2714                                                                              |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                      | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_pp2_stage1                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |              6 |         1.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                             |                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/i_V_2_reg_66720                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln364_reg_6712                                                                      |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/icmp_ln321_reg_90670                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln314_reg_9074[5]_i_1_n_2                                                           |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                             |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/p_15_in                                                                                                                                                                                             | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                         |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                             |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_2_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                            |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_ARID2                                                                                                                                                                                                                       |                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_ARID3                                                                                                                                                                                                                       |                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                                   |                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/empty_reg_8470                                                                                                                                                             |                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/icmp_ln423_reg_18040                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln399_reg_1812                                                                                          |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/select_ln162_3_reg_10020                                                                                                                      |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                           |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/t2_V_reg_2790                                                                                                                                 |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowBeginByteIndex2_fu_1540                                                                                        | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_NS_fsm19_out                |                1 |              7 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowBeginByteIndex_1_reg_327[6]_i_1_n_2                                                                            |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                               | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/icmp_ln526_3_reg_3037_pp0_iter3_reg_reg[0][0]                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/SR[0]                   |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/icmp_ln526_2_reg_3237_pp1_iter3_reg_reg[0][0]                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/SR[0]                   |                1 |              7 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                  | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                               | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/icmp_ln321_reg_90670                                                                                                                                                          |                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_2                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_pp0_stage0                                                                                                                                                                              |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_state8                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/shl_ln379_22_reg_6488[0]_i_1_n_2                                                           |                7 |              7 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowBeginByteIndex_fu_1460                                                                                         | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/p_0_in                         |                1 |              7 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                              |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowBeginByteIndex2_1_reg_358[0]_i_1_n_2                                                                           |                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/YOLO2_FPGA_0/inst/ap_NS_fsm1143_out                                                                                                                                  |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                              | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              8 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                         | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                  |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                              | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/cnt_fu_2540                                                                                                                                                                                       | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/cnt_fu_254[7]_i_1_n_2                                                                                          |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                         |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                6 |              8 |         1.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                      | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_copy_input_weight_fu_1620_m_axi_DATA_BUS2_RREADY                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_state14                                                                 |                2 |              9 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                             |                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                             |                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                      | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              9 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/empty_101_reg_23440                                                                                                                                                  |                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/weight_memcpy_offset_1_reg_1451                                                                                                                                      | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/t4_V_reg_1462                                                                     |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                         | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                             |                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_2                                                                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/p_134_in                                                                                                                                                                                                                              |                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                          |                2 |              9 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                         | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              9 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/x_reg_1101[9]_i_2_n_2                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/x_reg_1101[9]_i_1_n_2                                                                                           |                4 |             10 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/y_1_reg_9910                                                                                                                                                                                       | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/y_1_reg_991                                                                                                     |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/indvar_flatten19_reg_13850                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/indvar_flatten60_reg_1374                                                         |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state20              |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/y_reg_10680                                                                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/y_reg_1068                                                                                                      |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                5 |             10 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/kx_1_reg_10130                                                                                                                                                                                     |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/kx_reg_10900                                                                                                                                                                                       |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/add_ln427_reg_18530                                                                                                                                                                               |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state19                                                                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln472_reg_2345[9]_i_1_n_2                                                                               |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                            | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                5 |             10 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                            | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                5 |             10 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/ap_rst_n_2[0]                                                                                                  |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                  |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                         |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state53                                                                                                                                  |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                                                    |                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/E[0]                                                                                    |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/zext_ln325_1_reg_9130_reg0                                                                                                                                                    |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_0_addr_reg_76560                                                                                                                                               |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln325_reg_91250                                                                                                                                                           |                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/offset_reg_2623[0]_i_1_n_2                                                                                                                                                    |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/ap_CS_fsm_state1                                                                                                                              |                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/kx_reg_2170                                                                                                                                                                |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/y_reg_1950                                                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/y_reg_195                                                                               |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/x_1_reg_1024[9]_i_2_n_2                                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/x_1_reg_1024[9]_i_1_n_2                                                                                         |                4 |             10 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_pp1_stage1                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             11 |         1.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/mOutPtr[10]_i_1_n_2                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                4 |             11 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/add_ln472_1_reg_23090                                                                                                                                                                             |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                                  |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/icmp_ln495_1_reg_792_pp0_iter3_reg_reg[0][0]                                       |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/x_reg_228[10]_i_2_n_2                                                                                                                                                      | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/x_reg_228[10]_i_1_n_2                                                                   |                4 |             11 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/trunc_ln497_reg_9250                                                                                                                                                       |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/buff_rdata/mOutPtr[10]_i_1__1_n_2                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/buff_wdata/mOutPtr[10]_i_1__0_n_2                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[53][0]                                                                                                                                                                              |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/exitcond49_reg_23490                                                                                                                                                 |                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/cmp_i62_i_mid1_reg_24280                                                                                                                                             |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/t2_V_reg_2790                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/t2_V_reg_279                                               |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/E[0]                                                                                    | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln369_reg_6725                                                                      |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln399_4_reg_18280                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln423_reg_1843                                                                                          |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                6 |             12 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                    | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/select_ln162_reg_9750                                                                                                                         |                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                      |                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state1                                                                                                  |                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowIntNum_U/YOLO2_FPGA_input_pixel_load_RowIntNum_ram_U/E[0]                                                      |                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                               | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                               | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                               | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                              |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/add_ln35_reg_2330                                                                                               |                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | design_2_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                               |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/icmp_ln234_reg_22960                                                                                                                                                 |                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                               | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                              |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/indvar_flatten31_reg_2550                                                                                                                     |                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/ap_CS_fsm_state1                                                                                                |                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/ap_CS_fsm_reg_n_2_[2]                                                                                                                         |                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln314_4_reg_91000                                                                                                                                                      |                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln314_4_reg_91000                                                                                                                                                      | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln321_reg_9115                                                                      |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln399_4_reg_18280                                                                                                                                                                          |                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/i_V_2_reg_66720                                                                                                                                                               |                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                    | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                               |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/mul_mul_6ns_12ns_18_4_1_U467/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/E[0]                                                                                                                    |                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state24                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_NS_fsm19_out                |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/select_ln173_1_reg_9920                                                                                                                       | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/select_ln173_1_reg_992                                     |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                           |                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                                                                        |                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/OutputLength_reg_22350                                                                                                                                                                            |                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_6ns_12ns_18_4_1_U264/YOLO2_FPGA_mul_mul_6ns_12ns_18_4_1_DSP48_2_U/cmp_not_reg_63800                                                                                   |                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/E[0]                                                                    |                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                                                                        |                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                                           |                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowBeginByteIndex2_1_reg_3581                                                                                     |                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/loop_index_reg_9000                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/rs_wreq/grp_write_back_output_reorg_fu_1644_m_axi_DATA_BUS_AWVALID                                                      |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                                                 |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mac_muladd_6ns_6ns_6ns_10_4_1_U167/YOLO2_FPGA_mac_muladd_6ns_6ns_6ns_10_4_1_DSP48_6_U/E[0]                                                                                    | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/select_ln368_reg_6730[13]_i_1_n_2                                                          |                5 |             14 |         2.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_NS_fsm[11]                                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/select_ln472_1_reg_2323                                                                                        |                3 |             14 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/add_ptr561_sum_reg_24000                                                                                                                                                                          |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/mac_muladd_10s_6ns_10ns_10_4_1_U388/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/E[0]                                                                                                       |                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/output_tmp_we0                                                                                                                                                                                    | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_NS_fsm118_out                                                                                               |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/mac_muladd_10s_6ns_10ns_10_4_1_U390/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/E[0]                                                                                                       |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/add_ptr547_sum_reg_1460_pp1_iter1_reg0                                                                            |                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_mmcpy_offset_2_reg_10430                                                                                                                |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_state6                                                                                                                                                              |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/grp_input_pixel_load_fu_337_RowBeginByte_we0                                                                      | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ret_10_reg_336                 |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state17                                                                                                                                                                                 |                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_state6                                                                                                                                                     |                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_state7                                                                                                                                                     |                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                            |                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                            |                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__123                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__120                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__127                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__101                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__1                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__10                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__102                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__78                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__46                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__13                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__31                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__39                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__45                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__58                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__63                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__67                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__66                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__65                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__49                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__30                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__21                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__47                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__121                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__70                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__54                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__2                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__126                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/ap_CS_fsm_state2                                                                                                                              |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__37                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_190                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__109                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__100                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_70                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__74                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__80                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__72                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__71                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__83                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__73                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__86                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__87                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__77                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__90                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__82                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__96                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__99                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__95                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__88                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__75                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__89                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__93                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__97                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__79                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__84                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_50                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_300                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_280                                                                                                                                                         |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_310                                                                                                                                                         |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_25[15]_i_1_n_2                                                                                                                                              |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/ap_enable_reg_pp0_iter9_0                                                                                                                                                  |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/tmp_0_3_reg_982[15]_i_1_n_2                                                                                                                                                |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/tmp_0_2_fu_840                                                                                                                                                             |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/tmp_0_reg_970[15]_i_1_n_2                                                                                                                                                  |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_20                                                                                                                                                          |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_200                                                                                                                                                         |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__41                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__15                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer0_0_load_reg_3399[15]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__69                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/input_buffer1_0_load_reg_3199[15]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_270                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_60                                                                                                                                                          |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_180                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__44                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_90                                                                                                                                                          |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__7                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_260                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_220                                                                                                                                                         |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__68                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_30                                                                                                                                                          |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_240                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_40                                                                                                                                                          |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_290                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_210                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_80                                                                                                                                                          |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_23[15]_i_1_n_2                                                                                                                                              |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_170                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_140                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_120                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_00                                                                                                                                                          |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_160                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_150                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_130                                                                                                                                                         |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_110                                                                                                                                                         |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_10                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/E[0]                                                                                                            |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/local_beta_buffer_100                                                                                                                                                         |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__25                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__64                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln367_reg_66200                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                          |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__12                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__36                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__17                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__16                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__35                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__3                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__51                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__118                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__5                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__52                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__57                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__48                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__111                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__108                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__29                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__34                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__55                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__20                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__27                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__59                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__26                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__50                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__107                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__105                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__85                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__0                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__53                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__110                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__6                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__60                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__28                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__38                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__61                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__91                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__117                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__76                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__8                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/E[0]                                                                                                            |                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__33                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__116                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__94                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__18                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__98                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__81                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__32                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__62                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__92                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__9                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__22                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__115                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__11                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__19                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__23                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__40                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/add_ln273_reg_2522[3]_i_1_n_2                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/storemerge_reg_2527[15]_i_1_n_2                                                   |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__14                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__4                                                                                                                                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__43                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__42                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__56                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__113                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__112                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__106                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__104                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__103                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__125                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__119                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__114                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__124                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__122                                                                                                                                                          |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/p_0_in__24                                                                                                                                                           |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                          |                                                                                                                                                                                 |                8 |             17 |         2.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/select_ln195_reg_10950                                                                                                                        |                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state68                                                                                                                                                                                                                     |                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                      |                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/indvar_flatten_reg_780                                                                                          | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_clear_input_buffer_fu_370/indvar_flatten_reg_78        |                5 |             18 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/add_ln422_reg_17950                                                                                                                                                                               |                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_state28                                                                                                                                                             |                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln320_reg_90580                                                                                                                                                           |                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/add_ln172_reg_9700                                                                                                                            |                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/mac_muladd_10s_6ns_10ns_10_4_1_U149/YOLO2_FPGA_mac_muladd_10s_6ns_10ns_10_4_1_DSP48_4_U/E[0]                                                                               |                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/input_memcpy_buffer_U/YOLO2_FPGA_input_load_input_memcpy_buffer_ram_U/E[0]                                                                    | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/RowBeginByteIndex_reg_303                                  |                5 |             19 |         3.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                            |                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                8 |             20 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                8 |             21 |         2.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln382_reg_67700                                                                                                                                                           |                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/add_ln506_reg_9550                                                                                                                                                         |                                                                                                                                                                                 |                4 |             22 |         5.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/add_ln536_2_reg_33890                                                                                                                                                                              |                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/add_ln536_3_reg_31840                                                                                                                                                                              |                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/ap_CS_fsm_state7                                                                                                                              |                                                                                                                                                                                 |                4 |             22 |         5.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state13                                                                                                 |                                                                                                                                                                                 |                4 |             23 |         5.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/cnt_1_reg_22000                                                                                                                                                                                   |                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                      |                                                                                                                                                                                 |                5 |             27 |         5.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state3                                                                                                  |                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_pp2_stage0                                                                                                                                                          |                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state2__0                                                                                               |                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_ln328_reg_93380                                                                                                                                                           |                                                                                                                                                                                 |               12 |             30 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/indvar_flatten31_reg_2550                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/indvar_flatten31_reg_255                                   |                6 |             30 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state6                                                                                                  |                                                                                                                                                                                 |                7 |             30 |         4.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state9                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/phi_mul38_reg_316_1            |                4 |             30 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_NS_fsm[45]                                                                                                                                                                                                                         |                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state66                                                                                                                                                                                                                     |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/offset_reg_26230                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_NS_fsm199_out                                                                           |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/trunc_ln301_reg_6375[30]_i_1_n_2                                                                                                                                              |                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               14 |             31 |         2.21 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               18 |             31 |         1.72 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/ap_CS_fsm_state37                                                                                                                                                                                  |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state64                                                                                                                                                                                                                     |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state22                                                                                                                                                                                 |                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state62                                                                                                                                                                                                                     |                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/lshr_ln475_1_reg_23750                                                                                                                                                                            |                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                           |                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/tm_V_reg_7850                                                                                                                                                                                     |                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                           |                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_32s_13ns_45_5_1_U165/YOLO2_FPGA_mul_32s_13ns_45_5_1_Multiplier_7_U/E[0]                                                                                                   |                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_mul_16s_16s_32_4_1_U168/YOLO2_FPGA_mul_mul_16s_16s_32_4_1_DSP48_7_U/input_buffer1_load_reg_71100                                                                          |                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/ap_CS_fsm_reg[20][2]                                                                                                                          |                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln387_63_reg_90340                                                                                                                                                        |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/p_13_in                                                                                                           |                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/DATA_BUS2_addr_read_reg_23530                                                                                                                                        |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_state7                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/select_ln234_reg_2323[31]_i_1_n_2                                                 |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_copy_input_weight_fu_1620_ap_ready                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_WeightQ[31]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_InputQ[31]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/tmp_5_reg_3007_reg0                                                                                                                                                                                |                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/tmp_reg_3207_reg0                                                                                                                                                                                  |                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Kernel_stride[31]_i_1_n_2                                                                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_TC[31]_i_1_n_2                                                                                                                                                                                                   | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_TM[31]_i_1_n_2                                                                                                                                                                                                   | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Input_r[31]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                 |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/add_reg_30010                                                                                                                                                                                      |                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Beta[31]_i_1_n_2                                                                                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_BetaQ[31]_i_1_n_2                                                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_InFM_num[31]_i_1_n_2                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Beta[63]_i_1_n_2                                                                                                                                                                                                 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/ap_CS_fsm_state39                                                                                                                                                                                  |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_NS_fsm[58]                                                                                                                                                                                                                         |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Input_w[31]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_NS_fsm[60]                                                                                                                                                                                                                         |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Kernel_size[31]_i_1_n_2                                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_LayerType[31]_i_1_n_2                                                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Input_h[31]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                4 |             32 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Input_r[63]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state65                                                                                                                                                                                                                     |                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_OutFM_num[31]_i_1_n_2                                                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_OutputQ[31]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state67                                                                                                                                                                                                                     |                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                                     |                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Output_r[31]_i_1_n_2                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Output_r[63]_i_1_n_2                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Padding[31]_i_1_n_2                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_TN[31]_i_1_n_2                                                                                                                                                                                                   | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/sub_ln287_reg_22770                                                                                                                                                  |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Weight[63]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_TR[31]_i_1_n_2                                                                                                                                                                                                   | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_cLoops[31]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_reg[15]_1[0]                                                                                                                                               |                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_reg[18]_2[0]                                                                                                                                               |                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_reg[18]_1[0]                                                                                                                                               |                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_Weight[31]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_rLoops[31]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state20                                                                                                                                                                                 |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_mLoops[31]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/int_nLoops[31]_i_1_n_2                                                                                                                                                                                               | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                            |                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                            |                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                        |                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/p_9_in                                                                                                                                                                     |                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                         |                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                          |                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             33 |         4.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                          |                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state16                                                                                                                                                                                 |                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/NextInputFlag_1_reg_10710                                                                                                                     |                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                          |                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             33 |         5.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                          |                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                         |                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                       |                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                 |                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/indvar_flatten27_reg_1730                                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/indvar_flatten27_reg_173[34]                                                            |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/indvar_flatten87_reg_1046[34]_i_2_n_2                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/indvar_flatten87_reg_1046[34]                                                                                   |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                         |                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                 |                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/sel                                                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/indvar_flatten23_reg_969[34]                                                                                    |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                       |                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/input_flag_reg_27850                                                                                                                                                                                                                  |                                                                                                                                                                                 |                9 |             35 |         3.89 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               13 |             35 |         2.69 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               15 |             35 |         2.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_CS_fsm_state18                                                                                                                                                    |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                6 |             36 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                         |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                           |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                   |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                          | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             36 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             36 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                8 |             36 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                            |                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/E[0]                                                                                                                                                                                              |                                                                                                                                                                                 |               10 |             38 |         3.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/input_flag_reg_2785_reg[0][0]                                                                                                                                        |                                                                                                                                                                                 |               13 |             38 |         2.92 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_intra_pingpong_wrapper_fu_1100_ap_ready                                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               14 |             38 |         2.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/pingpongm_reg_1052_reg[0]_rep__5[0]                                                                                                                                                               |                                                                                                                                                                                 |                7 |             38 |         5.43 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/tmp_tx_min0                                                                                                                                                                                        |                                                                                                                                                                                 |                9 |             38 |         4.22 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/p_0_in4_in                                                                                                                                                                                        |                                                                                                                                                                                 |               10 |             39 |         3.90 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_NS_fsm[11]                                                                                                                                                                                     |                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |               20 |             40 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               13 |             41 |         3.15 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                 |               12 |             42 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                 |               16 |             42 |         2.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                 |               10 |             42 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_phi_mux_indvar_flatten21_phi_fu_778_p41                                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/indvar_flatten21_reg_774                                                                                       |               11 |             42 |         3.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |               24 |             43 |         1.79 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               11 |             44 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               12 |             44 |         3.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/push                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |                9 |             44 |         4.89 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_NS_fsm17_out                                                                                                   |                                                                                                                                                                                 |               13 |             44 |         3.38 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state4                                                                                                  |                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state19                                                                                                                                                                                 |                                                                                                                                                                                 |               12 |             46 |         3.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/NextInputFlag_fu_116[0]_i_1_n_2                                                                                                               |                                                                                                                                                                                 |               13 |             46 |         3.54 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_mux_indvar_flatten526_phi_fu_2879_p41                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/indvar_flatten512_reg_2897                                                                 |               13 |             47 |         3.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                 |               13 |             50 |         3.85 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                 |               14 |             50 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                 |               14 |             50 |         3.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                          |                                                                                                                                                                                 |               12 |             51 |         4.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_fu_1984_ce                                                                                                                                                       |                                                                                                                                                                                 |                9 |             51 |         5.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_fu_2351_ce                                                                                                                                                       |                                                                                                                                                                                 |                9 |             51 |         5.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                 |               13 |             51 |         3.92 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_mux_indvar_flatten504_phi_fu_2647_p41                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/i_V_reg_2654                                                                               |               14 |             52 |         3.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               12 |             52 |         4.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               10 |             52 |         5.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               12 |             52 |         4.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                            |                                                                                                                                                                                 |               23 |             53 |         2.30 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                            |                                                                                                                                                                                 |               23 |             53 |         2.30 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                 |               24 |             54 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                 |               24 |             54 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/LowBit_V_reg_13570                                                                                                |                                                                                                                                                                                 |               19 |             59 |         3.11 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_addr_reg_26340                                                                                                                                                                                                              |                                                                                                                                                                                 |               11 |             62 |         5.64 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/DATA_BUS2_addr_reg_23380                                                                                                                                             |                                                                                                                                                                                 |               16 |             62 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                            | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               18 |             62 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state23                                                                                                                                                                                 |                                                                                                                                                                                 |               16 |             62 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/RowIntNum_U/YOLO2_FPGA_input_pixel_load_RowIntNum_ram_U/ap_CS_fsm_reg[11]_0[0]                                    |                                                                                                                                                                                 |               16 |             62 |         3.88 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/ap_CS_fsm_state41                                                                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/TMP_N_reg_1112                                                                                                  |               14 |             63 |         4.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_NS_fsm1                                                                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/TMP_M_reg_1064                                                                                                 |               18 |             63 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_NS_fsm1139_out                                                                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/TMP_C_reg_1029                                                                                                                                     |               15 |             63 |         4.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_NS_fsm1141_out                                                                                                                                                                                                                     | design_2_i/YOLO2_FPGA_0/inst/TMP_R_reg_1006                                                                                                                                     |               13 |             63 |         4.85 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state40                                                                                                                                                                                                                     |                                                                                                                                                                                 |               18 |             64 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/trunc_ln333_reg_93430                                                                                                                                                         |                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state39                                                                                                                                                                                                                     |                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_ln384_31_reg_86640                                                                                                                                                        |                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/sdiv_32ns_32ns_32_36_seq_1_U520/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_U/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_u_0/r_stage_reg[32]_0[0]                                                                                        |                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ashr_ln384_31_reg_89640                                                                                                                                                       |                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/indvar_flatten87_reg_1046[34]_i_2_n_2                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/indvar_flatten119_reg_1035[0]_i_1_n_2                                                                           |               17 |             65 |         3.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/indvar_flatten27_reg_1730                                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/indvar_flatten71_reg_162                                                                |               17 |             65 |         3.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/sel                                                                                                                                                                                                | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/indvar_flatten55_reg_958[0]_i_1_n_2                                                                             |               17 |             65 |         3.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             68 |         4.53 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             68 |         4.53 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               16 |             69 |         4.31 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                         |               15 |             69 |         4.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/grp_input_load_fu_1484/grp_input_pixel_load_fu_337/ap_CS_fsm_state5                                                                                                  |                                                                                                                                                                                 |               17 |             72 |         4.24 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                              |                                                                                                                                                                                 |               10 |             73 |         7.30 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                             |                                                                                                                                                                                 |               20 |             73 |         3.65 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                             |                                                                                                                                                                                 |               13 |             73 |         5.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_NS_fsm1_0                                                                                                                                                                                      | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/OtuputTmpOffset1_sum_reg_843                                                                                   |               16 |             74 |         4.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               14 |             74 |         5.29 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               11 |             74 |         6.73 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               15 |             74 |         4.93 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                             |                                                                                                                                                                                 |               10 |             75 |         7.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                 |               24 |             75 |         3.12 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                            |                                                                                                                                                                                 |               22 |             75 |         3.41 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               11 |             76 |         6.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               15 |             78 |         5.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                          |               15 |             78 |         5.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/ap_CS_fsm_state5                                                                                                                                                                                  |                                                                                                                                                                                 |               17 |             82 |         4.82 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_pp2_stage1                                                                                                                                                          |                                                                                                                                                                                 |               16 |             84 |         5.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/ap_CS_fsm_state1                                                                                                                                                                                   |                                                                                                                                                                                 |               29 |             88 |         3.03 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_2[0]                                                                                                                                                                           | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               19 |             92 |         4.84 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                  | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               14 |             92 |         6.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                            |                                                                                                                                                                                 |               15 |             94 |         6.27 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                 |               25 |             94 |         3.76 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                             |                                                                                                                                                                                 |               12 |             94 |         7.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_1                                                                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               13 |             95 |         7.31 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_pool_yolo24_fu_1874/ap_CS_fsm_state5                                                                                                                                                           |                                                                                                                                                                                 |               20 |             97 |         4.85 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/ap_CS_fsm_state22                                                                                                                                                                                  |                                                                                                                                                                                 |               20 |             97 |         4.85 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/ap_CS_fsm_state6                                                                                                                                                                                   |                                                                                                                                                                                 |               17 |             97 |         5.71 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln387_56_reg_89840                                                                                                                                                        |                                                                                                                                                                                 |               32 |            128 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln387_86_reg_8994[31]_i_1_n_2                                                                                                                                             |                                                                                                                                                                                 |               32 |            128 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_condition_2730                                                                                                                                                             | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_reg_pp1_iter5_tmp_add_result_2_31_reg_2865[31]_i_1_n_2                              |               30 |            128 |         4.27 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/sdiv_32ns_32ns_32_36_seq_1_U520/YOLO2_FPGA_sdiv_32ns_32ns_32_36_seq_1_div_U/E[0]                                                                                                                                                      |                                                                                                                                                                                 |               20 |            129 |         6.45 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS2_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                        | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               29 |            137 |         4.72 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                         | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               32 |            137 |         4.28 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                         | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |               25 |            137 |         5.48 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/tmp_add_result_2_23_reg_28250                                                                                                                                                 |                                                                                                                                                                                 |               37 |            160 |         4.32 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                     |                                                                                                                                                                                 |               46 |            191 |         4.15 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                      |                                                                                                                                                                                 |              125 |            277 |         2.22 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/compute_buffer_22_U/YOLO2_FPGA_compute3_compute_buffer_0_ram_U/reg_29320                                                                                                      |                                                                                                                                                                                 |               60 |            352 |         5.87 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_reg_pp1_iter4_tmp_add_result_2_9_reg_2762                                                                                                                              | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_reg_pp1_iter4_tmp_add_result_2_23_reg_2825[31]_i_1_n_2                              |              102 |            384 |         3.76 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_condition_2730                                                                                                                                                             |                                                                                                                                                                                 |               98 |            384 |         3.92 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    | design_2_i/YOLO2_FPGA_0/inst/DATA_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                         |              139 |            397 |         2.86 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_write_back_output_reorg_fu_1644/output_buffer10_load_reg_20730                                                                                                                                                                    |                                                                                                                                                                                 |              107 |            512 |         4.79 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_phi_reg_pp1_iter6_tmp_add_result_2_9_reg_2762                                                                                                                              |                                                                                                                                                                                 |              181 |            512 |         2.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln387_15_reg_87040                                                                                                                                                        |                                                                                                                                                                                 |              187 |            640 |         3.42 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/add_ln387_13_reg_87090                                                                                                                                                        |                                                                                                                                                                                 |              183 |            640 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/p_80_in                                                                                                                                                                       |                                                                                                                                                                                 |              258 |            768 |         2.98 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/mul_ln384_32_reg_78390                                                                                                                                                        |                                                                                                                                                                                 |              271 |            768 |         2.83 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/CTRL_BUS_s_axi_U/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                 |              200 |            891 |         4.45 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                 |              199 |            891 |         4.48 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/E[0]                                                                                                                                                                          |                                                                                                                                                                                 |              256 |           1024 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ashr_ln384_32_reg_81940                                                                                                                                                       |                                                                                                                                                                                 |              331 |           1024 |         3.09 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_copy_input_weight_fu_1620/ap_enable_reg_pp1_iter4_reg_0[0]                                                                                                                                     |                                                                                                                                                                                 |              256 |           1024 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ashr_ln384_10_reg_83540                                                                                                                                                       |                                                                                                                                                                                 |              343 |           1024 |         2.99 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_state8                                                                                                                                                              |                                                                                                                                                                                 |              351 |           1033 |         2.94 |
|  design_2_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                 |              355 |           1052 |         2.96 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_pp1_stage0                                                                                                                                                          |                                                                                                                                                                                 |              366 |           1140 |         3.11 |
|  design_2_i/clk_wiz_0/inst/clk_out1 | design_2_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapper_fu_1100/grp_compute3_fu_1212/ap_CS_fsm_pp1_stage1                                                                                                                                                          |                                                                                                                                                                                 |              423 |           1355 |         3.20 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


