ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f10x_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.data
  16              		.align	2
  17              		.type	APBAHBPrescTable, %object
  18              		.size	APBAHBPrescTable, 16
  19              	APBAHBPrescTable:
  20 0000 00       		.byte	0
  21 0001 00       		.byte	0
  22 0002 00       		.byte	0
  23 0003 00       		.byte	0
  24 0004 01       		.byte	1
  25 0005 02       		.byte	2
  26 0006 03       		.byte	3
  27 0007 04       		.byte	4
  28 0008 01       		.byte	1
  29 0009 02       		.byte	2
  30 000a 03       		.byte	3
  31 000b 04       		.byte	4
  32 000c 06       		.byte	6
  33 000d 07       		.byte	7
  34 000e 08       		.byte	8
  35 000f 09       		.byte	9
  36              		.align	2
  37              		.type	ADCPrescTable, %object
  38              		.size	ADCPrescTable, 4
  39              	ADCPrescTable:
  40 0010 02       		.byte	2
  41 0011 04       		.byte	4
  42 0012 06       		.byte	6
  43 0013 08       		.byte	8
  44              		.text
  45              		.align	1
  46              		.global	RCC_DeInit
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  50              		.fpu softvfp
  51              		.type	RCC_DeInit, %function
  52              	RCC_DeInit:
  53              	.LFB29:
  54              		.file 1 "../../source/src/FWlib/src/stm32f10x_rcc.c"
   1:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
   2:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 2


   4:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @attention
  10:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *
  11:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *
  18:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  21:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  22:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:../../source/src/FWlib/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  25:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  27:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  28:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  29:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  32:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
  33:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  34:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  36:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  37:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  38:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
  39:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
  40:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  41:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  42:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
  44:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
  45:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  46:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  49:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  51:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  56:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  60:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 3


  61:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  65:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  70:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  74:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  76:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  79:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
  83:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  87:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  89:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  90:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  94:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
  98:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 100:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 105:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 108:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 113:../../source/src/FWlib/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 4


 118:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 120:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 127:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 131:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 134:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 147:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 148:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 151:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif
 156:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 162:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 165:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 168:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 171:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 174:../../source/src/FWlib/src/stm32f10x_rcc.c **** /* BDCR register base address */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 5


 175:../../source/src/FWlib/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 177:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 178:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 179:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 180:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 181:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 183:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 184:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 185:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 186:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 187:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 188:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 189:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 191:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */ 
 192:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 193:../../source/src/FWlib/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:../../source/src/FWlib/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 196:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 197:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 198:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 199:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 200:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 202:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 203:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 204:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 205:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @}
 206:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 207:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 208:../../source/src/FWlib/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @{
 210:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 211:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 212:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 213:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
 215:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 216:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 217:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
  55              		.loc 1 218 0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  60 0000 80B4     		push	{r7}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 7, -4
  64 0002 00AF     		add	r7, sp, #0
  65              	.LCFI1:
  66              		.cfi_def_cfa_register 7
 219:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set HSION bit */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 6


 220:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  67              		.loc 1 220 0
  68 0004 134B     		ldr	r3, .L2
  69 0006 1B68     		ldr	r3, [r3]
  70 0008 124A     		ldr	r2, .L2
  71 000a 43F00103 		orr	r3, r3, #1
  72 000e 1360     		str	r3, [r2]
 221:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 222:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  73              		.loc 1 224 0
  74 0010 104B     		ldr	r3, .L2
  75 0012 5A68     		ldr	r2, [r3, #4]
  76 0014 0F49     		ldr	r1, .L2
  77 0016 104B     		ldr	r3, .L2+4
  78 0018 1340     		ands	r3, r3, r2
  79 001a 4B60     		str	r3, [r1, #4]
 225:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 226:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 229:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  80              		.loc 1 230 0
  81 001c 0D4B     		ldr	r3, .L2
  82 001e 1B68     		ldr	r3, [r3]
  83 0020 0C4A     		ldr	r2, .L2
  84 0022 23F08473 		bic	r3, r3, #17301504
  85 0026 23F48033 		bic	r3, r3, #65536
  86 002a 1360     		str	r3, [r2]
 231:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 232:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  87              		.loc 1 233 0
  88 002c 094B     		ldr	r3, .L2
  89 002e 1B68     		ldr	r3, [r3]
  90 0030 084A     		ldr	r2, .L2
  91 0032 23F48023 		bic	r3, r3, #262144
  92 0036 1360     		str	r3, [r2]
 234:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 235:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  93              		.loc 1 236 0
  94 0038 064B     		ldr	r3, .L2
  95 003a 5B68     		ldr	r3, [r3, #4]
  96 003c 054A     		ldr	r2, .L2
  97 003e 23F4FE03 		bic	r3, r3, #8323072
  98 0042 5360     		str	r3, [r2, #4]
 237:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 238:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 242:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 7


 245:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:../../source/src/FWlib/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 251:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 254:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  99              		.loc 1 255 0
 100 0044 034B     		ldr	r3, .L2
 101 0046 4FF41F02 		mov	r2, #10420224
 102 004a 9A60     		str	r2, [r3, #8]
 256:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 258:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 103              		.loc 1 258 0
 104 004c 00BF     		nop
 105 004e BD46     		mov	sp, r7
 106              	.LCFI2:
 107              		.cfi_def_cfa_register 13
 108              		@ sp needed
 109 0050 80BC     		pop	{r7}
 110              	.LCFI3:
 111              		.cfi_restore 7
 112              		.cfi_def_cfa_offset 0
 113 0052 7047     		bx	lr
 114              	.L3:
 115              		.align	2
 116              	.L2:
 117 0054 00100240 		.word	1073876992
 118 0058 0000FFF8 		.word	-117506048
 119              		.cfi_endproc
 120              	.LFE29:
 121              		.size	RCC_DeInit, .-RCC_DeInit
 122              		.align	1
 123              		.global	RCC_HSEConfig
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu softvfp
 128              		.type	RCC_HSEConfig, %function
 129              	RCC_HSEConfig:
 130              	.LFB30:
 259:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 260:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 261:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 269:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 8


 270:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 131              		.loc 1 271 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 8
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 136 005c 80B4     		push	{r7}
 137              	.LCFI4:
 138              		.cfi_def_cfa_offset 4
 139              		.cfi_offset 7, -4
 140 005e 83B0     		sub	sp, sp, #12
 141              	.LCFI5:
 142              		.cfi_def_cfa_offset 16
 143 0060 00AF     		add	r7, sp, #0
 144              	.LCFI6:
 145              		.cfi_def_cfa_register 7
 146 0062 7860     		str	r0, [r7, #4]
 272:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 147              		.loc 1 276 0
 148 0064 134B     		ldr	r3, .L9
 149 0066 1B68     		ldr	r3, [r3]
 150 0068 124A     		ldr	r2, .L9
 151 006a 23F48033 		bic	r3, r3, #65536
 152 006e 1360     		str	r3, [r2]
 277:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 153              		.loc 1 278 0
 154 0070 104B     		ldr	r3, .L9
 155 0072 1B68     		ldr	r3, [r3]
 156 0074 0F4A     		ldr	r2, .L9
 157 0076 23F48023 		bic	r3, r3, #262144
 158 007a 1360     		str	r3, [r2]
 279:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:../../source/src/FWlib/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 159              		.loc 1 280 0
 160 007c 7B68     		ldr	r3, [r7, #4]
 161 007e B3F5803F 		cmp	r3, #65536
 162 0082 03D0     		beq	.L6
 163 0084 B3F5802F 		cmp	r3, #262144
 164 0088 07D0     		beq	.L7
 281:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 282:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 285:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 286:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 287:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 290:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 291:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 292:../../source/src/FWlib/src/stm32f10x_rcc.c ****     default:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 9


 293:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 165              		.loc 1 293 0
 166 008a 0DE0     		b	.L8
 167              	.L6:
 284:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 168              		.loc 1 284 0
 169 008c 094B     		ldr	r3, .L9
 170 008e 1B68     		ldr	r3, [r3]
 171 0090 084A     		ldr	r2, .L9
 172 0092 43F48033 		orr	r3, r3, #65536
 173 0096 1360     		str	r3, [r2]
 285:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 174              		.loc 1 285 0
 175 0098 06E0     		b	.L8
 176              	.L7:
 289:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 177              		.loc 1 289 0
 178 009a 064B     		ldr	r3, .L9
 179 009c 1B68     		ldr	r3, [r3]
 180 009e 054A     		ldr	r2, .L9
 181 00a0 43F4A023 		orr	r3, r3, #327680
 182 00a4 1360     		str	r3, [r2]
 290:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 183              		.loc 1 290 0
 184 00a6 00BF     		nop
 185              	.L8:
 294:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 295:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 186              		.loc 1 295 0
 187 00a8 00BF     		nop
 188 00aa 0C37     		adds	r7, r7, #12
 189              	.LCFI7:
 190              		.cfi_def_cfa_offset 4
 191 00ac BD46     		mov	sp, r7
 192              	.LCFI8:
 193              		.cfi_def_cfa_register 13
 194              		@ sp needed
 195 00ae 80BC     		pop	{r7}
 196              	.LCFI9:
 197              		.cfi_restore 7
 198              		.cfi_def_cfa_offset 0
 199 00b0 7047     		bx	lr
 200              	.L10:
 201 00b2 00BF     		.align	2
 202              	.L9:
 203 00b4 00100240 		.word	1073876992
 204              		.cfi_endproc
 205              	.LFE30:
 206              		.size	RCC_HSEConfig, .-RCC_HSEConfig
 207              		.align	1
 208              		.global	RCC_WaitForHSEStartUp
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu softvfp
 213              		.type	RCC_WaitForHSEStartUp, %function
 214              	RCC_WaitForHSEStartUp:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 10


 215              	.LFB31:
 296:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 297:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 298:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
 300:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 304:../../source/src/FWlib/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 216              		.loc 1 305 0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 8
 219              		@ frame_needed = 1, uses_anonymous_args = 0
 220 00b8 80B5     		push	{r7, lr}
 221              	.LCFI10:
 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 7, -8
 224              		.cfi_offset 14, -4
 225 00ba 82B0     		sub	sp, sp, #8
 226              	.LCFI11:
 227              		.cfi_def_cfa_offset 16
 228 00bc 00AF     		add	r7, sp, #0
 229              	.LCFI12:
 230              		.cfi_def_cfa_register 7
 306:../../source/src/FWlib/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 231              		.loc 1 306 0
 232 00be 0023     		movs	r3, #0
 233 00c0 3B60     		str	r3, [r7]
 307:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 234              		.loc 1 307 0
 235 00c2 0023     		movs	r3, #0
 236 00c4 FB71     		strb	r3, [r7, #7]
 308:../../source/src/FWlib/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 237              		.loc 1 308 0
 238 00c6 0023     		movs	r3, #0
 239 00c8 BB71     		strb	r3, [r7, #6]
 240              	.L13:
 309:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 310:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:../../source/src/FWlib/src/stm32f10x_rcc.c ****   do
 312:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 313:../../source/src/FWlib/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 241              		.loc 1 313 0 discriminator 2
 242 00ca 3120     		movs	r0, #49
 243 00cc FFF7FEFF 		bl	RCC_GetFlagStatus
 244 00d0 0346     		mov	r3, r0
 245 00d2 BB71     		strb	r3, [r7, #6]
 314:../../source/src/FWlib/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 246              		.loc 1 314 0 discriminator 2
 247 00d4 3B68     		ldr	r3, [r7]
 248 00d6 0133     		adds	r3, r3, #1
 249 00d8 3B60     		str	r3, [r7]
 315:../../source/src/FWlib/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 250              		.loc 1 315 0 discriminator 2
 251 00da 3B68     		ldr	r3, [r7]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 11


 252 00dc B3F5A06F 		cmp	r3, #1280
 253 00e0 02D0     		beq	.L12
 254              		.loc 1 315 0 is_stmt 0 discriminator 1
 255 00e2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 256 00e4 002B     		cmp	r3, #0
 257 00e6 F0D0     		beq	.L13
 258              	.L12:
 316:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 317:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 259              		.loc 1 317 0 is_stmt 1
 260 00e8 3120     		movs	r0, #49
 261 00ea FFF7FEFF 		bl	RCC_GetFlagStatus
 262 00ee 0346     		mov	r3, r0
 263 00f0 002B     		cmp	r3, #0
 264 00f2 02D0     		beq	.L14
 318:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 319:../../source/src/FWlib/src/stm32f10x_rcc.c ****     status = SUCCESS;
 265              		.loc 1 319 0
 266 00f4 0123     		movs	r3, #1
 267 00f6 FB71     		strb	r3, [r7, #7]
 268 00f8 01E0     		b	.L15
 269              	.L14:
 320:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 321:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
 322:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 323:../../source/src/FWlib/src/stm32f10x_rcc.c ****     status = ERROR;
 270              		.loc 1 323 0
 271 00fa 0023     		movs	r3, #0
 272 00fc FB71     		strb	r3, [r7, #7]
 273              	.L15:
 324:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }  
 325:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return (status);
 274              		.loc 1 325 0
 275 00fe FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 326:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 276              		.loc 1 326 0
 277 0100 1846     		mov	r0, r3
 278 0102 0837     		adds	r7, r7, #8
 279              	.LCFI13:
 280              		.cfi_def_cfa_offset 8
 281 0104 BD46     		mov	sp, r7
 282              	.LCFI14:
 283              		.cfi_def_cfa_register 13
 284              		@ sp needed
 285 0106 80BD     		pop	{r7, pc}
 286              		.cfi_endproc
 287              	.LFE31:
 288              		.size	RCC_WaitForHSEStartUp, .-RCC_WaitForHSEStartUp
 289              		.align	1
 290              		.global	RCC_AdjustHSICalibrationValue
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 295              		.type	RCC_AdjustHSICalibrationValue, %function
 296              	RCC_AdjustHSICalibrationValue:
 297              	.LFB32:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 12


 327:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 328:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 329:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 333:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 334:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 298              		.loc 1 335 0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 16
 301              		@ frame_needed = 1, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 303 0108 80B4     		push	{r7}
 304              	.LCFI15:
 305              		.cfi_def_cfa_offset 4
 306              		.cfi_offset 7, -4
 307 010a 85B0     		sub	sp, sp, #20
 308              	.LCFI16:
 309              		.cfi_def_cfa_offset 24
 310 010c 00AF     		add	r7, sp, #0
 311              	.LCFI17:
 312              		.cfi_def_cfa_register 7
 313 010e 0346     		mov	r3, r0
 314 0110 FB71     		strb	r3, [r7, #7]
 336:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 315              		.loc 1 336 0
 316 0112 0023     		movs	r3, #0
 317 0114 FB60     		str	r3, [r7, #12]
 337:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 318              		.loc 1 339 0
 319 0116 0A4B     		ldr	r3, .L18
 320 0118 1B68     		ldr	r3, [r3]
 321 011a FB60     		str	r3, [r7, #12]
 340:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 322              		.loc 1 341 0
 323 011c FB68     		ldr	r3, [r7, #12]
 324 011e 23F0F803 		bic	r3, r3, #248
 325 0122 FB60     		str	r3, [r7, #12]
 342:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 326              		.loc 1 343 0
 327 0124 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 328 0126 DB00     		lsls	r3, r3, #3
 329 0128 FA68     		ldr	r2, [r7, #12]
 330 012a 1343     		orrs	r3, r3, r2
 331 012c FB60     		str	r3, [r7, #12]
 344:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 332              		.loc 1 345 0
 333 012e 044A     		ldr	r2, .L18
 334 0130 FB68     		ldr	r3, [r7, #12]
 335 0132 1360     		str	r3, [r2]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 13


 346:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 336              		.loc 1 346 0
 337 0134 00BF     		nop
 338 0136 1437     		adds	r7, r7, #20
 339              	.LCFI18:
 340              		.cfi_def_cfa_offset 4
 341 0138 BD46     		mov	sp, r7
 342              	.LCFI19:
 343              		.cfi_def_cfa_register 13
 344              		@ sp needed
 345 013a 80BC     		pop	{r7}
 346              	.LCFI20:
 347              		.cfi_restore 7
 348              		.cfi_def_cfa_offset 0
 349 013c 7047     		bx	lr
 350              	.L19:
 351 013e 00BF     		.align	2
 352              	.L18:
 353 0140 00100240 		.word	1073876992
 354              		.cfi_endproc
 355              	.LFE32:
 356              		.size	RCC_AdjustHSICalibrationValue, .-RCC_AdjustHSICalibrationValue
 357              		.align	1
 358              		.global	RCC_HSICmd
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 362              		.fpu softvfp
 363              		.type	RCC_HSICmd, %function
 364              	RCC_HSICmd:
 365              	.LFB33:
 347:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 348:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 349:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 353:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 354:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 366              		.loc 1 355 0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 8
 369              		@ frame_needed = 1, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 371 0144 80B4     		push	{r7}
 372              	.LCFI21:
 373              		.cfi_def_cfa_offset 4
 374              		.cfi_offset 7, -4
 375 0146 83B0     		sub	sp, sp, #12
 376              	.LCFI22:
 377              		.cfi_def_cfa_offset 16
 378 0148 00AF     		add	r7, sp, #0
 379              	.LCFI23:
 380              		.cfi_def_cfa_register 7
 381 014a 0346     		mov	r3, r0
 382 014c FB71     		strb	r3, [r7, #7]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 14


 356:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 383              		.loc 1 358 0
 384 014e 044A     		ldr	r2, .L21
 385 0150 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 386 0152 1360     		str	r3, [r2]
 359:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 387              		.loc 1 359 0
 388 0154 00BF     		nop
 389 0156 0C37     		adds	r7, r7, #12
 390              	.LCFI24:
 391              		.cfi_def_cfa_offset 4
 392 0158 BD46     		mov	sp, r7
 393              	.LCFI25:
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
 396 015a 80BC     		pop	{r7}
 397              	.LCFI26:
 398              		.cfi_restore 7
 399              		.cfi_def_cfa_offset 0
 400 015c 7047     		bx	lr
 401              	.L22:
 402 015e 00BF     		.align	2
 403              	.L21:
 404 0160 00004242 		.word	1111621632
 405              		.cfi_endproc
 406              	.LFE33:
 407              		.size	RCC_HSICmd, .-RCC_HSICmd
 408              		.align	1
 409              		.global	RCC_PLLConfig
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu softvfp
 414              		.type	RCC_PLLConfig, %function
 415              	RCC_PLLConfig:
 416              	.LFB34:
 360:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 361:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 362:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 377:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 378:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 15


 379:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 417              		.loc 1 379 0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 16
 420              		@ frame_needed = 1, uses_anonymous_args = 0
 421              		@ link register save eliminated.
 422 0164 80B4     		push	{r7}
 423              	.LCFI27:
 424              		.cfi_def_cfa_offset 4
 425              		.cfi_offset 7, -4
 426 0166 85B0     		sub	sp, sp, #20
 427              	.LCFI28:
 428              		.cfi_def_cfa_offset 24
 429 0168 00AF     		add	r7, sp, #0
 430              	.LCFI29:
 431              		.cfi_def_cfa_register 7
 432 016a 7860     		str	r0, [r7, #4]
 433 016c 3960     		str	r1, [r7]
 380:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 434              		.loc 1 380 0
 435 016e 0023     		movs	r3, #0
 436 0170 FB60     		str	r3, [r7, #12]
 381:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 382:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 386:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 437              		.loc 1 386 0
 438 0172 0A4B     		ldr	r3, .L24
 439 0174 5B68     		ldr	r3, [r3, #4]
 440 0176 FB60     		str	r3, [r7, #12]
 387:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 441              		.loc 1 388 0
 442 0178 FB68     		ldr	r3, [r7, #12]
 443 017a 23F47C13 		bic	r3, r3, #4128768
 444 017e FB60     		str	r3, [r7, #12]
 389:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 445              		.loc 1 390 0
 446 0180 7A68     		ldr	r2, [r7, #4]
 447 0182 3B68     		ldr	r3, [r7]
 448 0184 1343     		orrs	r3, r3, r2
 449 0186 FA68     		ldr	r2, [r7, #12]
 450 0188 1343     		orrs	r3, r3, r2
 451 018a FB60     		str	r3, [r7, #12]
 391:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 452              		.loc 1 392 0
 453 018c 034A     		ldr	r2, .L24
 454 018e FB68     		ldr	r3, [r7, #12]
 455 0190 5360     		str	r3, [r2, #4]
 393:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 456              		.loc 1 393 0
 457 0192 00BF     		nop
 458 0194 1437     		adds	r7, r7, #20
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 16


 459              	.LCFI30:
 460              		.cfi_def_cfa_offset 4
 461 0196 BD46     		mov	sp, r7
 462              	.LCFI31:
 463              		.cfi_def_cfa_register 13
 464              		@ sp needed
 465 0198 80BC     		pop	{r7}
 466              	.LCFI32:
 467              		.cfi_restore 7
 468              		.cfi_def_cfa_offset 0
 469 019a 7047     		bx	lr
 470              	.L25:
 471              		.align	2
 472              	.L24:
 473 019c 00100240 		.word	1073876992
 474              		.cfi_endproc
 475              	.LFE34:
 476              		.size	RCC_PLLConfig, .-RCC_PLLConfig
 477              		.align	1
 478              		.global	RCC_PLLCmd
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 482              		.fpu softvfp
 483              		.type	RCC_PLLCmd, %function
 484              	RCC_PLLCmd:
 485              	.LFB35:
 394:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 395:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 396:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 400:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 401:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 486              		.loc 1 402 0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 8
 489              		@ frame_needed = 1, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 491 01a0 80B4     		push	{r7}
 492              	.LCFI33:
 493              		.cfi_def_cfa_offset 4
 494              		.cfi_offset 7, -4
 495 01a2 83B0     		sub	sp, sp, #12
 496              	.LCFI34:
 497              		.cfi_def_cfa_offset 16
 498 01a4 00AF     		add	r7, sp, #0
 499              	.LCFI35:
 500              		.cfi_def_cfa_register 7
 501 01a6 0346     		mov	r3, r0
 502 01a8 FB71     		strb	r3, [r7, #7]
 403:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 406:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 17


 503              		.loc 1 406 0
 504 01aa 044A     		ldr	r2, .L27
 505 01ac FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 506 01ae 1360     		str	r3, [r2]
 407:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 507              		.loc 1 407 0
 508 01b0 00BF     		nop
 509 01b2 0C37     		adds	r7, r7, #12
 510              	.LCFI36:
 511              		.cfi_def_cfa_offset 4
 512 01b4 BD46     		mov	sp, r7
 513              	.LCFI37:
 514              		.cfi_def_cfa_register 13
 515              		@ sp needed
 516 01b6 80BC     		pop	{r7}
 517              	.LCFI38:
 518              		.cfi_restore 7
 519              		.cfi_def_cfa_offset 0
 520 01b8 7047     		bx	lr
 521              	.L28:
 522 01ba 00BF     		.align	2
 523              	.L27:
 524 01bc 60004242 		.word	1111621728
 525              		.cfi_endproc
 526              	.LFE35:
 527              		.size	RCC_PLLCmd, .-RCC_PLLCmd
 528              		.align	1
 529              		.global	RCC_SYSCLKConfig
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 533              		.fpu softvfp
 534              		.type	RCC_SYSCLKConfig, %function
 535              	RCC_SYSCLKConfig:
 536              	.LFB36:
 408:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 409:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 411:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 413:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     devices.
 416:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 421:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 425:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 426:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 428:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 18


 430:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 434:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 439:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 442:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif
 443:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 444:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 446:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 448:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 453:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 454:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 456:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 458:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 461:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 469:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 470:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 471:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note
 473:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 478:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 479:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 481:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 483:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 486:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 19


 487:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 494:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 495:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 496:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 497:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 499:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 504:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 505:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 507:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 510:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 512:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 513:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 514:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 515:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note 
 517:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 522:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 523:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 525:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 527:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 530:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 538:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 539:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 540:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 541:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 20


 544:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 545:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 546:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 548:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 550:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 553:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 555:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 556:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 563:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 564:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 537              		.loc 1 565 0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 16
 540              		@ frame_needed = 1, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 542 01c0 80B4     		push	{r7}
 543              	.LCFI39:
 544              		.cfi_def_cfa_offset 4
 545              		.cfi_offset 7, -4
 546 01c2 85B0     		sub	sp, sp, #20
 547              	.LCFI40:
 548              		.cfi_def_cfa_offset 24
 549 01c4 00AF     		add	r7, sp, #0
 550              	.LCFI41:
 551              		.cfi_def_cfa_register 7
 552 01c6 7860     		str	r0, [r7, #4]
 566:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 553              		.loc 1 566 0
 554 01c8 0023     		movs	r3, #0
 555 01ca FB60     		str	r3, [r7, #12]
 567:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 569:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 556              		.loc 1 569 0
 557 01cc 094B     		ldr	r3, .L30
 558 01ce 5B68     		ldr	r3, [r3, #4]
 559 01d0 FB60     		str	r3, [r7, #12]
 570:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 560              		.loc 1 571 0
 561 01d2 FB68     		ldr	r3, [r7, #12]
 562 01d4 23F00303 		bic	r3, r3, #3
 563 01d8 FB60     		str	r3, [r7, #12]
 572:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 21


 564              		.loc 1 573 0
 565 01da FA68     		ldr	r2, [r7, #12]
 566 01dc 7B68     		ldr	r3, [r7, #4]
 567 01de 1343     		orrs	r3, r3, r2
 568 01e0 FB60     		str	r3, [r7, #12]
 574:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 569              		.loc 1 575 0
 570 01e2 044A     		ldr	r2, .L30
 571 01e4 FB68     		ldr	r3, [r7, #12]
 572 01e6 5360     		str	r3, [r2, #4]
 576:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 573              		.loc 1 576 0
 574 01e8 00BF     		nop
 575 01ea 1437     		adds	r7, r7, #20
 576              	.LCFI42:
 577              		.cfi_def_cfa_offset 4
 578 01ec BD46     		mov	sp, r7
 579              	.LCFI43:
 580              		.cfi_def_cfa_register 13
 581              		@ sp needed
 582 01ee 80BC     		pop	{r7}
 583              	.LCFI44:
 584              		.cfi_restore 7
 585              		.cfi_def_cfa_offset 0
 586 01f0 7047     		bx	lr
 587              	.L31:
 588 01f2 00BF     		.align	2
 589              	.L30:
 590 01f4 00100240 		.word	1073876992
 591              		.cfi_endproc
 592              	.LFE36:
 593              		.size	RCC_SYSCLKConfig, .-RCC_SYSCLKConfig
 594              		.align	1
 595              		.global	RCC_GetSYSCLKSource
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 599              		.fpu softvfp
 600              		.type	RCC_GetSYSCLKSource, %function
 601              	RCC_GetSYSCLKSource:
 602              	.LFB37:
 577:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 578:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 579:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
 581:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 587:../../source/src/FWlib/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 603              		.loc 1 588 0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 22


 606              		@ frame_needed = 1, uses_anonymous_args = 0
 607              		@ link register save eliminated.
 608 01f8 80B4     		push	{r7}
 609              	.LCFI45:
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 01fa 00AF     		add	r7, sp, #0
 613              	.LCFI46:
 614              		.cfi_def_cfa_register 7
 589:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 615              		.loc 1 589 0
 616 01fc 044B     		ldr	r3, .L34
 617 01fe 5B68     		ldr	r3, [r3, #4]
 618 0200 DBB2     		uxtb	r3, r3
 619 0202 03F00C03 		and	r3, r3, #12
 620 0206 DBB2     		uxtb	r3, r3
 590:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 621              		.loc 1 590 0
 622 0208 1846     		mov	r0, r3
 623 020a BD46     		mov	sp, r7
 624              	.LCFI47:
 625              		.cfi_def_cfa_register 13
 626              		@ sp needed
 627 020c 80BC     		pop	{r7}
 628              	.LCFI48:
 629              		.cfi_restore 7
 630              		.cfi_def_cfa_offset 0
 631 020e 7047     		bx	lr
 632              	.L35:
 633              		.align	2
 634              	.L34:
 635 0210 00100240 		.word	1073876992
 636              		.cfi_endproc
 637              	.LFE37:
 638              		.size	RCC_GetSYSCLKSource, .-RCC_GetSYSCLKSource
 639              		.align	1
 640              		.global	RCC_HCLKConfig
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu softvfp
 645              		.type	RCC_HCLKConfig, %function
 646              	RCC_HCLKConfig:
 647              	.LFB38:
 591:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 592:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 593:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 23


 604:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 607:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 608:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 648              		.loc 1 609 0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 16
 651              		@ frame_needed = 1, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 653 0214 80B4     		push	{r7}
 654              	.LCFI49:
 655              		.cfi_def_cfa_offset 4
 656              		.cfi_offset 7, -4
 657 0216 85B0     		sub	sp, sp, #20
 658              	.LCFI50:
 659              		.cfi_def_cfa_offset 24
 660 0218 00AF     		add	r7, sp, #0
 661              	.LCFI51:
 662              		.cfi_def_cfa_register 7
 663 021a 7860     		str	r0, [r7, #4]
 610:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 664              		.loc 1 610 0
 665 021c 0023     		movs	r3, #0
 666 021e FB60     		str	r3, [r7, #12]
 611:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 613:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 667              		.loc 1 613 0
 668 0220 094B     		ldr	r3, .L37
 669 0222 5B68     		ldr	r3, [r3, #4]
 670 0224 FB60     		str	r3, [r7, #12]
 614:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 671              		.loc 1 615 0
 672 0226 FB68     		ldr	r3, [r7, #12]
 673 0228 23F0F003 		bic	r3, r3, #240
 674 022c FB60     		str	r3, [r7, #12]
 616:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 675              		.loc 1 617 0
 676 022e FA68     		ldr	r2, [r7, #12]
 677 0230 7B68     		ldr	r3, [r7, #4]
 678 0232 1343     		orrs	r3, r3, r2
 679 0234 FB60     		str	r3, [r7, #12]
 618:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 680              		.loc 1 619 0
 681 0236 044A     		ldr	r2, .L37
 682 0238 FB68     		ldr	r3, [r7, #12]
 683 023a 5360     		str	r3, [r2, #4]
 620:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 684              		.loc 1 620 0
 685 023c 00BF     		nop
 686 023e 1437     		adds	r7, r7, #20
 687              	.LCFI52:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 24


 688              		.cfi_def_cfa_offset 4
 689 0240 BD46     		mov	sp, r7
 690              	.LCFI53:
 691              		.cfi_def_cfa_register 13
 692              		@ sp needed
 693 0242 80BC     		pop	{r7}
 694              	.LCFI54:
 695              		.cfi_restore 7
 696              		.cfi_def_cfa_offset 0
 697 0244 7047     		bx	lr
 698              	.L38:
 699 0246 00BF     		.align	2
 700              	.L37:
 701 0248 00100240 		.word	1073876992
 702              		.cfi_endproc
 703              	.LFE38:
 704              		.size	RCC_HCLKConfig, .-RCC_HCLKConfig
 705              		.align	1
 706              		.global	RCC_PCLK1Config
 707              		.syntax unified
 708              		.thumb
 709              		.thumb_func
 710              		.fpu softvfp
 711              		.type	RCC_PCLK1Config, %function
 712              	RCC_PCLK1Config:
 713              	.LFB39:
 621:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 622:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 623:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 633:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 634:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 714              		.loc 1 635 0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 16
 717              		@ frame_needed = 1, uses_anonymous_args = 0
 718              		@ link register save eliminated.
 719 024c 80B4     		push	{r7}
 720              	.LCFI55:
 721              		.cfi_def_cfa_offset 4
 722              		.cfi_offset 7, -4
 723 024e 85B0     		sub	sp, sp, #20
 724              	.LCFI56:
 725              		.cfi_def_cfa_offset 24
 726 0250 00AF     		add	r7, sp, #0
 727              	.LCFI57:
 728              		.cfi_def_cfa_register 7
 729 0252 7860     		str	r0, [r7, #4]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 25


 636:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 730              		.loc 1 636 0
 731 0254 0023     		movs	r3, #0
 732 0256 FB60     		str	r3, [r7, #12]
 637:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 639:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 733              		.loc 1 639 0
 734 0258 094B     		ldr	r3, .L40
 735 025a 5B68     		ldr	r3, [r3, #4]
 736 025c FB60     		str	r3, [r7, #12]
 640:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 737              		.loc 1 641 0
 738 025e FB68     		ldr	r3, [r7, #12]
 739 0260 23F4E063 		bic	r3, r3, #1792
 740 0264 FB60     		str	r3, [r7, #12]
 642:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 741              		.loc 1 643 0
 742 0266 FA68     		ldr	r2, [r7, #12]
 743 0268 7B68     		ldr	r3, [r7, #4]
 744 026a 1343     		orrs	r3, r3, r2
 745 026c FB60     		str	r3, [r7, #12]
 644:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 746              		.loc 1 645 0
 747 026e 044A     		ldr	r2, .L40
 748 0270 FB68     		ldr	r3, [r7, #12]
 749 0272 5360     		str	r3, [r2, #4]
 646:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 750              		.loc 1 646 0
 751 0274 00BF     		nop
 752 0276 1437     		adds	r7, r7, #20
 753              	.LCFI58:
 754              		.cfi_def_cfa_offset 4
 755 0278 BD46     		mov	sp, r7
 756              	.LCFI59:
 757              		.cfi_def_cfa_register 13
 758              		@ sp needed
 759 027a 80BC     		pop	{r7}
 760              	.LCFI60:
 761              		.cfi_restore 7
 762              		.cfi_def_cfa_offset 0
 763 027c 7047     		bx	lr
 764              	.L41:
 765 027e 00BF     		.align	2
 766              	.L40:
 767 0280 00100240 		.word	1073876992
 768              		.cfi_endproc
 769              	.LFE39:
 770              		.size	RCC_PCLK1Config, .-RCC_PCLK1Config
 771              		.align	1
 772              		.global	RCC_PCLK2Config
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 26


 776              		.fpu softvfp
 777              		.type	RCC_PCLK2Config, %function
 778              	RCC_PCLK2Config:
 779              	.LFB40:
 647:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 648:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 649:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 659:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 660:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 780              		.loc 1 661 0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 16
 783              		@ frame_needed = 1, uses_anonymous_args = 0
 784              		@ link register save eliminated.
 785 0284 80B4     		push	{r7}
 786              	.LCFI61:
 787              		.cfi_def_cfa_offset 4
 788              		.cfi_offset 7, -4
 789 0286 85B0     		sub	sp, sp, #20
 790              	.LCFI62:
 791              		.cfi_def_cfa_offset 24
 792 0288 00AF     		add	r7, sp, #0
 793              	.LCFI63:
 794              		.cfi_def_cfa_register 7
 795 028a 7860     		str	r0, [r7, #4]
 662:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 796              		.loc 1 662 0
 797 028c 0023     		movs	r3, #0
 798 028e FB60     		str	r3, [r7, #12]
 663:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 665:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 799              		.loc 1 665 0
 800 0290 094B     		ldr	r3, .L43
 801 0292 5B68     		ldr	r3, [r3, #4]
 802 0294 FB60     		str	r3, [r7, #12]
 666:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 803              		.loc 1 667 0
 804 0296 FB68     		ldr	r3, [r7, #12]
 805 0298 23F46053 		bic	r3, r3, #14336
 806 029c FB60     		str	r3, [r7, #12]
 668:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 807              		.loc 1 669 0
 808 029e 7B68     		ldr	r3, [r7, #4]
 809 02a0 DB00     		lsls	r3, r3, #3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 27


 810 02a2 FA68     		ldr	r2, [r7, #12]
 811 02a4 1343     		orrs	r3, r3, r2
 812 02a6 FB60     		str	r3, [r7, #12]
 670:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 813              		.loc 1 671 0
 814 02a8 034A     		ldr	r2, .L43
 815 02aa FB68     		ldr	r3, [r7, #12]
 816 02ac 5360     		str	r3, [r2, #4]
 672:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 817              		.loc 1 672 0
 818 02ae 00BF     		nop
 819 02b0 1437     		adds	r7, r7, #20
 820              	.LCFI64:
 821              		.cfi_def_cfa_offset 4
 822 02b2 BD46     		mov	sp, r7
 823              	.LCFI65:
 824              		.cfi_def_cfa_register 13
 825              		@ sp needed
 826 02b4 80BC     		pop	{r7}
 827              	.LCFI66:
 828              		.cfi_restore 7
 829              		.cfi_def_cfa_offset 0
 830 02b6 7047     		bx	lr
 831              	.L44:
 832              		.align	2
 833              	.L43:
 834 02b8 00100240 		.word	1073876992
 835              		.cfi_endproc
 836              	.LFE40:
 837              		.size	RCC_PCLK2Config, .-RCC_PCLK2Config
 838              		.align	1
 839              		.global	RCC_ITConfig
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 843              		.fpu softvfp
 844              		.type	RCC_ITConfig, %function
 845              	RCC_ITConfig:
 846              	.LFB41:
 673:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 674:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 675:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
 678:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   of the following values        
 680:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
 688:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values        
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 28


 690:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *       
 696:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 699:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 700:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 847              		.loc 1 701 0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 8
 850              		@ frame_needed = 1, uses_anonymous_args = 0
 851              		@ link register save eliminated.
 852 02bc 80B4     		push	{r7}
 853              	.LCFI67:
 854              		.cfi_def_cfa_offset 4
 855              		.cfi_offset 7, -4
 856 02be 83B0     		sub	sp, sp, #12
 857              	.LCFI68:
 858              		.cfi_def_cfa_offset 16
 859 02c0 00AF     		add	r7, sp, #0
 860              	.LCFI69:
 861              		.cfi_def_cfa_register 7
 862 02c2 0346     		mov	r3, r0
 863 02c4 0A46     		mov	r2, r1
 864 02c6 FB71     		strb	r3, [r7, #7]
 865 02c8 1346     		mov	r3, r2
 866 02ca BB71     		strb	r3, [r7, #6]
 702:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 704:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 867              		.loc 1 705 0
 868 02cc BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 869 02ce 002B     		cmp	r3, #0
 870 02d0 08D0     		beq	.L46
 706:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 707:../../source/src/FWlib/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:../../source/src/FWlib/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 871              		.loc 1 708 0
 872 02d2 0C4B     		ldr	r3, .L49
 873 02d4 1B78     		ldrb	r3, [r3]
 874 02d6 DAB2     		uxtb	r2, r3
 875 02d8 0A49     		ldr	r1, .L49
 876 02da FB79     		ldrb	r3, [r7, #7]
 877 02dc 1343     		orrs	r3, r3, r2
 878 02de DBB2     		uxtb	r3, r3
 879 02e0 0B70     		strb	r3, [r1]
 709:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 710:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
 711:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 712:../../source/src/FWlib/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:../../source/src/FWlib/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 29


 714:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 715:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 880              		.loc 1 715 0
 881 02e2 09E0     		b	.L48
 882              	.L46:
 713:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 883              		.loc 1 713 0
 884 02e4 074B     		ldr	r3, .L49
 885 02e6 1B78     		ldrb	r3, [r3]
 886 02e8 DAB2     		uxtb	r2, r3
 887 02ea FB79     		ldrb	r3, [r7, #7]
 888 02ec DB43     		mvns	r3, r3
 889 02ee DBB2     		uxtb	r3, r3
 890 02f0 0449     		ldr	r1, .L49
 891 02f2 1340     		ands	r3, r3, r2
 892 02f4 DBB2     		uxtb	r3, r3
 893 02f6 0B70     		strb	r3, [r1]
 894              	.L48:
 895              		.loc 1 715 0
 896 02f8 00BF     		nop
 897 02fa 0C37     		adds	r7, r7, #12
 898              	.LCFI70:
 899              		.cfi_def_cfa_offset 4
 900 02fc BD46     		mov	sp, r7
 901              	.LCFI71:
 902              		.cfi_def_cfa_register 13
 903              		@ sp needed
 904 02fe 80BC     		pop	{r7}
 905              	.LCFI72:
 906              		.cfi_restore 7
 907              		.cfi_def_cfa_offset 0
 908 0300 7047     		bx	lr
 909              	.L50:
 910 0302 00BF     		.align	2
 911              	.L49:
 912 0304 09100240 		.word	1073877001
 913              		.cfi_endproc
 914              	.LFE41:
 915              		.size	RCC_ITConfig, .-RCC_ITConfig
 916              		.align	1
 917              		.global	RCC_USBCLKConfig
 918              		.syntax unified
 919              		.thumb
 920              		.thumb_func
 921              		.fpu softvfp
 922              		.type	RCC_USBCLKConfig, %function
 923              	RCC_USBCLKConfig:
 924              	.LFB42:
 716:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 717:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 719:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *                                     clock source
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 30


 725:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 727:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 728:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 925              		.loc 1 729 0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 8
 928              		@ frame_needed = 1, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 930 0308 80B4     		push	{r7}
 931              	.LCFI73:
 932              		.cfi_def_cfa_offset 4
 933              		.cfi_offset 7, -4
 934 030a 83B0     		sub	sp, sp, #12
 935              	.LCFI74:
 936              		.cfi_def_cfa_offset 16
 937 030c 00AF     		add	r7, sp, #0
 938              	.LCFI75:
 939              		.cfi_def_cfa_register 7
 940 030e 7860     		str	r0, [r7, #4]
 730:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 732:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 733:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 941              		.loc 1 733 0
 942 0310 034A     		ldr	r2, .L52
 943 0312 7B68     		ldr	r3, [r7, #4]
 944 0314 1360     		str	r3, [r2]
 734:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 945              		.loc 1 734 0
 946 0316 00BF     		nop
 947 0318 0C37     		adds	r7, r7, #12
 948              	.LCFI76:
 949              		.cfi_def_cfa_offset 4
 950 031a BD46     		mov	sp, r7
 951              	.LCFI77:
 952              		.cfi_def_cfa_register 13
 953              		@ sp needed
 954 031c 80BC     		pop	{r7}
 955              	.LCFI78:
 956              		.cfi_restore 7
 957              		.cfi_def_cfa_offset 0
 958 031e 7047     		bx	lr
 959              	.L53:
 960              		.align	2
 961              	.L52:
 962 0320 D8004242 		.word	1111621848
 963              		.cfi_endproc
 964              	.LFE42:
 965              		.size	RCC_USBCLKConfig, .-RCC_USBCLKConfig
 966              		.align	1
 967              		.global	RCC_ADCCLKConfig
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 971              		.fpu softvfp
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 31


 972              		.type	RCC_ADCCLKConfig, %function
 973              	RCC_ADCCLKConfig:
 974              	.LFB43:
 735:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 736:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 737:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 745:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 746:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 748:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 751:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 753:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 755:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 756:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 765:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 766:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 975              		.loc 1 767 0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 16
 978              		@ frame_needed = 1, uses_anonymous_args = 0
 979              		@ link register save eliminated.
 980 0324 80B4     		push	{r7}
 981              	.LCFI79:
 982              		.cfi_def_cfa_offset 4
 983              		.cfi_offset 7, -4
 984 0326 85B0     		sub	sp, sp, #20
 985              	.LCFI80:
 986              		.cfi_def_cfa_offset 24
 987 0328 00AF     		add	r7, sp, #0
 988              	.LCFI81:
 989              		.cfi_def_cfa_register 7
 990 032a 7860     		str	r0, [r7, #4]
 768:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 991              		.loc 1 768 0
 992 032c 0023     		movs	r3, #0
 993 032e FB60     		str	r3, [r7, #12]
 769:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 32


 770:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 771:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 994              		.loc 1 771 0
 995 0330 094B     		ldr	r3, .L55
 996 0332 5B68     		ldr	r3, [r3, #4]
 997 0334 FB60     		str	r3, [r7, #12]
 772:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 998              		.loc 1 773 0
 999 0336 FB68     		ldr	r3, [r7, #12]
 1000 0338 23F44043 		bic	r3, r3, #49152
 1001 033c FB60     		str	r3, [r7, #12]
 774:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 1002              		.loc 1 775 0
 1003 033e FA68     		ldr	r2, [r7, #12]
 1004 0340 7B68     		ldr	r3, [r7, #4]
 1005 0342 1343     		orrs	r3, r3, r2
 1006 0344 FB60     		str	r3, [r7, #12]
 776:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 1007              		.loc 1 777 0
 1008 0346 044A     		ldr	r2, .L55
 1009 0348 FB68     		ldr	r3, [r7, #12]
 1010 034a 5360     		str	r3, [r2, #4]
 778:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1011              		.loc 1 778 0
 1012 034c 00BF     		nop
 1013 034e 1437     		adds	r7, r7, #20
 1014              	.LCFI82:
 1015              		.cfi_def_cfa_offset 4
 1016 0350 BD46     		mov	sp, r7
 1017              	.LCFI83:
 1018              		.cfi_def_cfa_register 13
 1019              		@ sp needed
 1020 0352 80BC     		pop	{r7}
 1021              	.LCFI84:
 1022              		.cfi_restore 7
 1023              		.cfi_def_cfa_offset 0
 1024 0354 7047     		bx	lr
 1025              	.L56:
 1026 0356 00BF     		.align	2
 1027              	.L55:
 1028 0358 00100240 		.word	1073876992
 1029              		.cfi_endproc
 1030              	.LFE43:
 1031              		.size	RCC_ADCCLKConfig, .-RCC_ADCCLKConfig
 1032              		.align	1
 1033              		.global	RCC_LSEConfig
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1037              		.fpu softvfp
 1038              		.type	RCC_LSEConfig, %function
 1039              	RCC_LSEConfig:
 1040              	.LFB44:
 779:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 33


 780:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 782:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note
 784:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 791:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 792:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 794:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 797:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 799:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 800:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 801:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note
 803:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 810:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 811:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 813:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 816:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 818:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 820:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 821:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 828:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 829:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1041              		.loc 1 830 0
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 8
 1044              		@ frame_needed = 1, uses_anonymous_args = 0
 1045              		@ link register save eliminated.
 1046 035c 80B4     		push	{r7}
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 34


 1047              	.LCFI85:
 1048              		.cfi_def_cfa_offset 4
 1049              		.cfi_offset 7, -4
 1050 035e 83B0     		sub	sp, sp, #12
 1051              	.LCFI86:
 1052              		.cfi_def_cfa_offset 16
 1053 0360 00AF     		add	r7, sp, #0
 1054              	.LCFI87:
 1055              		.cfi_def_cfa_register 7
 1056 0362 0346     		mov	r3, r0
 1057 0364 FB71     		strb	r3, [r7, #7]
 831:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 833:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1058              		.loc 1 835 0
 1059 0366 0C4B     		ldr	r3, .L62
 1060 0368 0022     		movs	r2, #0
 1061 036a 1A70     		strb	r2, [r3]
 836:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 1062              		.loc 1 837 0
 1063 036c 0A4B     		ldr	r3, .L62
 1064 036e 0022     		movs	r2, #0
 1065 0370 1A70     		strb	r2, [r3]
 838:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:../../source/src/FWlib/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 1066              		.loc 1 839 0
 1067 0372 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1068 0374 012B     		cmp	r3, #1
 1069 0376 02D0     		beq	.L59
 1070 0378 042B     		cmp	r3, #4
 1071 037a 04D0     		beq	.L60
 840:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 841:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:../../source/src/FWlib/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 844:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 845:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 846:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:../../source/src/FWlib/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 849:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;            
 850:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 851:../../source/src/FWlib/src/stm32f10x_rcc.c ****     default:
 852:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;      
 1072              		.loc 1 852 0
 1073 037c 07E0     		b	.L61
 1074              	.L59:
 843:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 1075              		.loc 1 843 0
 1076 037e 064B     		ldr	r3, .L62
 1077 0380 0122     		movs	r2, #1
 1078 0382 1A70     		strb	r2, [r3]
 844:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 1079              		.loc 1 844 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 35


 1080 0384 03E0     		b	.L61
 1081              	.L60:
 848:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;            
 1082              		.loc 1 848 0
 1083 0386 044B     		ldr	r3, .L62
 1084 0388 0522     		movs	r2, #5
 1085 038a 1A70     		strb	r2, [r3]
 849:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 1086              		.loc 1 849 0
 1087 038c 00BF     		nop
 1088              	.L61:
 853:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 854:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1089              		.loc 1 854 0
 1090 038e 00BF     		nop
 1091 0390 0C37     		adds	r7, r7, #12
 1092              	.LCFI88:
 1093              		.cfi_def_cfa_offset 4
 1094 0392 BD46     		mov	sp, r7
 1095              	.LCFI89:
 1096              		.cfi_def_cfa_register 13
 1097              		@ sp needed
 1098 0394 80BC     		pop	{r7}
 1099              	.LCFI90:
 1100              		.cfi_restore 7
 1101              		.cfi_def_cfa_offset 0
 1102 0396 7047     		bx	lr
 1103              	.L63:
 1104              		.align	2
 1105              	.L62:
 1106 0398 20100240 		.word	1073877024
 1107              		.cfi_endproc
 1108              	.LFE44:
 1109              		.size	RCC_LSEConfig, .-RCC_LSEConfig
 1110              		.align	1
 1111              		.global	RCC_LSICmd
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1115              		.fpu softvfp
 1116              		.type	RCC_LSICmd, %function
 1117              	RCC_LSICmd:
 1118              	.LFB45:
 855:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 856:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 857:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 861:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 862:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1119              		.loc 1 863 0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 8
 1122              		@ frame_needed = 1, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 36


 1124 039c 80B4     		push	{r7}
 1125              	.LCFI91:
 1126              		.cfi_def_cfa_offset 4
 1127              		.cfi_offset 7, -4
 1128 039e 83B0     		sub	sp, sp, #12
 1129              	.LCFI92:
 1130              		.cfi_def_cfa_offset 16
 1131 03a0 00AF     		add	r7, sp, #0
 1132              	.LCFI93:
 1133              		.cfi_def_cfa_register 7
 1134 03a2 0346     		mov	r3, r0
 1135 03a4 FB71     		strb	r3, [r7, #7]
 864:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 866:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 1136              		.loc 1 866 0
 1137 03a6 044A     		ldr	r2, .L65
 1138 03a8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1139 03aa 1360     		str	r3, [r2]
 867:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1140              		.loc 1 867 0
 1141 03ac 00BF     		nop
 1142 03ae 0C37     		adds	r7, r7, #12
 1143              	.LCFI94:
 1144              		.cfi_def_cfa_offset 4
 1145 03b0 BD46     		mov	sp, r7
 1146              	.LCFI95:
 1147              		.cfi_def_cfa_register 13
 1148              		@ sp needed
 1149 03b2 80BC     		pop	{r7}
 1150              	.LCFI96:
 1151              		.cfi_restore 7
 1152              		.cfi_def_cfa_offset 0
 1153 03b4 7047     		bx	lr
 1154              	.L66:
 1155 03b6 00BF     		.align	2
 1156              	.L65:
 1157 03b8 80044242 		.word	1111622784
 1158              		.cfi_endproc
 1159              	.LFE45:
 1160              		.size	RCC_LSICmd, .-RCC_LSICmd
 1161              		.align	1
 1162              		.global	RCC_RTCCLKConfig
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1166              		.fpu softvfp
 1167              		.type	RCC_RTCCLKConfig, %function
 1168              	RCC_RTCCLKConfig:
 1169              	.LFB46:
 868:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 869:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 870:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 37


 875:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 878:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 879:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1170              		.loc 1 880 0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 8
 1173              		@ frame_needed = 1, uses_anonymous_args = 0
 1174              		@ link register save eliminated.
 1175 03bc 80B4     		push	{r7}
 1176              	.LCFI97:
 1177              		.cfi_def_cfa_offset 4
 1178              		.cfi_offset 7, -4
 1179 03be 83B0     		sub	sp, sp, #12
 1180              	.LCFI98:
 1181              		.cfi_def_cfa_offset 16
 1182 03c0 00AF     		add	r7, sp, #0
 1183              	.LCFI99:
 1184              		.cfi_def_cfa_register 7
 1185 03c2 7860     		str	r0, [r7, #4]
 881:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 883:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1186              		.loc 1 884 0
 1187 03c4 054B     		ldr	r3, .L68
 1188 03c6 1A6A     		ldr	r2, [r3, #32]
 1189 03c8 0449     		ldr	r1, .L68
 1190 03ca 7B68     		ldr	r3, [r7, #4]
 1191 03cc 1343     		orrs	r3, r3, r2
 1192 03ce 0B62     		str	r3, [r1, #32]
 885:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1193              		.loc 1 885 0
 1194 03d0 00BF     		nop
 1195 03d2 0C37     		adds	r7, r7, #12
 1196              	.LCFI100:
 1197              		.cfi_def_cfa_offset 4
 1198 03d4 BD46     		mov	sp, r7
 1199              	.LCFI101:
 1200              		.cfi_def_cfa_register 13
 1201              		@ sp needed
 1202 03d6 80BC     		pop	{r7}
 1203              	.LCFI102:
 1204              		.cfi_restore 7
 1205              		.cfi_def_cfa_offset 0
 1206 03d8 7047     		bx	lr
 1207              	.L69:
 1208 03da 00BF     		.align	2
 1209              	.L68:
 1210 03dc 00100240 		.word	1073876992
 1211              		.cfi_endproc
 1212              	.LFE46:
 1213              		.size	RCC_RTCCLKConfig, .-RCC_RTCCLKConfig
 1214              		.align	1
 1215              		.global	RCC_RTCCLKCmd
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 38


 1216              		.syntax unified
 1217              		.thumb
 1218              		.thumb_func
 1219              		.fpu softvfp
 1220              		.type	RCC_RTCCLKCmd, %function
 1221              	RCC_RTCCLKCmd:
 1222              	.LFB47:
 886:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 887:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 888:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 892:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 893:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1223              		.loc 1 894 0
 1224              		.cfi_startproc
 1225              		@ args = 0, pretend = 0, frame = 8
 1226              		@ frame_needed = 1, uses_anonymous_args = 0
 1227              		@ link register save eliminated.
 1228 03e0 80B4     		push	{r7}
 1229              	.LCFI103:
 1230              		.cfi_def_cfa_offset 4
 1231              		.cfi_offset 7, -4
 1232 03e2 83B0     		sub	sp, sp, #12
 1233              	.LCFI104:
 1234              		.cfi_def_cfa_offset 16
 1235 03e4 00AF     		add	r7, sp, #0
 1236              	.LCFI105:
 1237              		.cfi_def_cfa_register 7
 1238 03e6 0346     		mov	r3, r0
 1239 03e8 FB71     		strb	r3, [r7, #7]
 895:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1240              		.loc 1 897 0
 1241 03ea 044A     		ldr	r2, .L71
 1242 03ec FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1243 03ee 1360     		str	r3, [r2]
 898:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1244              		.loc 1 898 0
 1245 03f0 00BF     		nop
 1246 03f2 0C37     		adds	r7, r7, #12
 1247              	.LCFI106:
 1248              		.cfi_def_cfa_offset 4
 1249 03f4 BD46     		mov	sp, r7
 1250              	.LCFI107:
 1251              		.cfi_def_cfa_register 13
 1252              		@ sp needed
 1253 03f6 80BC     		pop	{r7}
 1254              	.LCFI108:
 1255              		.cfi_restore 7
 1256              		.cfi_def_cfa_offset 0
 1257 03f8 7047     		bx	lr
 1258              	.L72:
 1259 03fa 00BF     		.align	2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 39


 1260              	.L71:
 1261 03fc 3C044242 		.word	1111622716
 1262              		.cfi_endproc
 1263              	.LFE47:
 1264              		.size	RCC_RTCCLKCmd, .-RCC_RTCCLKCmd
 1265              		.align	1
 1266              		.global	RCC_GetClocksFreq
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu softvfp
 1271              		.type	RCC_GetClocksFreq, %function
 1272              	RCC_GetClocksFreq:
 1273              	.LFB48:
 899:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 900:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
 901:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
 907:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
 908:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1274              		.loc 1 909 0
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 24
 1277              		@ frame_needed = 1, uses_anonymous_args = 0
 1278              		@ link register save eliminated.
 1279 0400 80B4     		push	{r7}
 1280              	.LCFI109:
 1281              		.cfi_def_cfa_offset 4
 1282              		.cfi_offset 7, -4
 1283 0402 87B0     		sub	sp, sp, #28
 1284              	.LCFI110:
 1285              		.cfi_def_cfa_offset 32
 1286 0404 00AF     		add	r7, sp, #0
 1287              	.LCFI111:
 1288              		.cfi_def_cfa_register 7
 1289 0406 7860     		str	r0, [r7, #4]
 910:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1290              		.loc 1 910 0
 1291 0408 0023     		movs	r3, #0
 1292 040a 7B61     		str	r3, [r7, #20]
 1293 040c 0023     		movs	r3, #0
 1294 040e 3B61     		str	r3, [r7, #16]
 1295 0410 0023     		movs	r3, #0
 1296 0412 FB60     		str	r3, [r7, #12]
 1297 0414 0023     		movs	r3, #0
 1298 0416 BB60     		str	r3, [r7, #8]
 911:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 912:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 916:../../source/src/FWlib/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 40


 917:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif
 919:../../source/src/FWlib/src/stm32f10x_rcc.c ****     
 920:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1299              		.loc 1 921 0
 1300 0418 4C4B     		ldr	r3, .L83
 1301 041a 5B68     		ldr	r3, [r3, #4]
 1302 041c 03F00C03 		and	r3, r3, #12
 1303 0420 7B61     		str	r3, [r7, #20]
 922:../../source/src/FWlib/src/stm32f10x_rcc.c ****   
 923:../../source/src/FWlib/src/stm32f10x_rcc.c ****   switch (tmp)
 1304              		.loc 1 923 0
 1305 0422 7B69     		ldr	r3, [r7, #20]
 1306 0424 042B     		cmp	r3, #4
 1307 0426 07D0     		beq	.L75
 1308 0428 082B     		cmp	r3, #8
 1309 042a 09D0     		beq	.L76
 1310 042c 002B     		cmp	r3, #0
 1311 042e 33D1     		bne	.L82
 924:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
 925:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1312              		.loc 1 926 0
 1313 0430 7B68     		ldr	r3, [r7, #4]
 1314 0432 474A     		ldr	r2, .L83+4
 1315 0434 1A60     		str	r2, [r3]
 927:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 1316              		.loc 1 927 0
 1317 0436 33E0     		b	.L78
 1318              	.L75:
 928:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1319              		.loc 1 929 0
 1320 0438 7B68     		ldr	r3, [r7, #4]
 1321 043a 454A     		ldr	r2, .L83+4
 1322 043c 1A60     		str	r2, [r3]
 930:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 1323              		.loc 1 930 0
 1324 043e 2FE0     		b	.L78
 1325              	.L76:
 931:../../source/src/FWlib/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
 933:../../source/src/FWlib/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1326              		.loc 1 934 0
 1327 0440 424B     		ldr	r3, .L83
 1328 0442 5B68     		ldr	r3, [r3, #4]
 1329 0444 03F47013 		and	r3, r3, #3932160
 1330 0448 3B61     		str	r3, [r7, #16]
 935:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1331              		.loc 1 935 0
 1332 044a 404B     		ldr	r3, .L83
 1333 044c 5B68     		ldr	r3, [r3, #4]
 1334 044e 03F48033 		and	r3, r3, #65536
 1335 0452 FB60     		str	r3, [r7, #12]
 936:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 41


 937:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1336              		.loc 1 938 0
 1337 0454 3B69     		ldr	r3, [r7, #16]
 1338 0456 9B0C     		lsrs	r3, r3, #18
 1339 0458 0233     		adds	r3, r3, #2
 1340 045a 3B61     		str	r3, [r7, #16]
 939:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 940:../../source/src/FWlib/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1341              		.loc 1 940 0
 1342 045c FB68     		ldr	r3, [r7, #12]
 1343 045e 002B     		cmp	r3, #0
 1344 0460 06D1     		bne	.L79
 941:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:../../source/src/FWlib/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 1345              		.loc 1 942 0
 1346 0462 3B69     		ldr	r3, [r7, #16]
 1347 0464 3B4A     		ldr	r2, .L83+8
 1348 0466 02FB03F2 		mul	r2, r2, r3
 1349 046a 7B68     		ldr	r3, [r7, #4]
 1350 046c 1A60     		str	r2, [r3]
 943:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 944:../../source/src/FWlib/src/stm32f10x_rcc.c ****       else
 945:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {
 946:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:../../source/src/FWlib/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:../../source/src/FWlib/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:../../source/src/FWlib/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #else
 951:../../source/src/FWlib/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:../../source/src/FWlib/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 956:../../source/src/FWlib/src/stm32f10x_rcc.c ****         else
 957:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {
 958:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 959:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 960:../../source/src/FWlib/src/stm32f10x_rcc.c ****  #endif
 961:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 962:../../source/src/FWlib/src/stm32f10x_rcc.c **** #else
 963:../../source/src/FWlib/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:../../source/src/FWlib/src/stm32f10x_rcc.c ****       
 965:../../source/src/FWlib/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {
 967:../../source/src/FWlib/src/stm32f10x_rcc.c ****          pllmull += 2;
 968:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 969:../../source/src/FWlib/src/stm32f10x_rcc.c ****       else
 970:../../source/src/FWlib/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:../../source/src/FWlib/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 973:../../source/src/FWlib/src/stm32f10x_rcc.c ****             
 974:../../source/src/FWlib/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:../../source/src/FWlib/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 978:../../source/src/FWlib/src/stm32f10x_rcc.c ****       else
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 42


 979:../../source/src/FWlib/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:../../source/src/FWlib/src/stm32f10x_rcc.c ****         
 981:../../source/src/FWlib/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:../../source/src/FWlib/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:../../source/src/FWlib/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:../../source/src/FWlib/src/stm32f10x_rcc.c ****         
 985:../../source/src/FWlib/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:../../source/src/FWlib/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 989:../../source/src/FWlib/src/stm32f10x_rcc.c ****         else
 990:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:../../source/src/FWlib/src/stm32f10x_rcc.c ****           
 992:../../source/src/FWlib/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:../../source/src/FWlib/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:../../source/src/FWlib/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:../../source/src/FWlib/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 997:../../source/src/FWlib/src/stm32f10x_rcc.c ****       }
 998:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 1351              		.loc 1 999 0
 1352 046e 17E0     		b	.L78
 1353              	.L79:
 952:../../source/src/FWlib/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 1354              		.loc 1 952 0
 1355 0470 364B     		ldr	r3, .L83
 1356 0472 5B68     		ldr	r3, [r3, #4]
 1357 0474 03F40033 		and	r3, r3, #131072
 1358 0478 002B     		cmp	r3, #0
 1359 047a 06D0     		beq	.L81
 954:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 1360              		.loc 1 954 0
 1361 047c 3B69     		ldr	r3, [r7, #16]
 1362 047e 354A     		ldr	r2, .L83+8
 1363 0480 02FB03F2 		mul	r2, r2, r3
 1364 0484 7B68     		ldr	r3, [r7, #4]
 1365 0486 1A60     		str	r2, [r3]
 1366              		.loc 1 999 0
 1367 0488 0AE0     		b	.L78
 1368              	.L81:
 958:../../source/src/FWlib/src/stm32f10x_rcc.c ****         }
 1369              		.loc 1 958 0
 1370 048a 3B69     		ldr	r3, [r7, #16]
 1371 048c 304A     		ldr	r2, .L83+4
 1372 048e 02FB03F2 		mul	r2, r2, r3
 1373 0492 7B68     		ldr	r3, [r7, #4]
 1374 0494 1A60     		str	r2, [r3]
 1375              		.loc 1 999 0
 1376 0496 03E0     		b	.L78
 1377              	.L82:
1000:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1001:../../source/src/FWlib/src/stm32f10x_rcc.c ****     default:
1002:../../source/src/FWlib/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1378              		.loc 1 1002 0
 1379 0498 7B68     		ldr	r3, [r7, #4]
 1380 049a 2D4A     		ldr	r2, .L83+4
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 43


 1381 049c 1A60     		str	r2, [r3]
1003:../../source/src/FWlib/src/stm32f10x_rcc.c ****       break;
 1382              		.loc 1 1003 0
 1383 049e 00BF     		nop
 1384              	.L78:
1004:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1005:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1006:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1385              		.loc 1 1008 0
 1386 04a0 2A4B     		ldr	r3, .L83
 1387 04a2 5B68     		ldr	r3, [r3, #4]
 1388 04a4 03F0F003 		and	r3, r3, #240
 1389 04a8 7B61     		str	r3, [r7, #20]
1009:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1390              		.loc 1 1009 0
 1391 04aa 7B69     		ldr	r3, [r7, #20]
 1392 04ac 1B09     		lsrs	r3, r3, #4
 1393 04ae 7B61     		str	r3, [r7, #20]
1010:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1394              		.loc 1 1010 0
 1395 04b0 294A     		ldr	r2, .L83+12
 1396 04b2 7B69     		ldr	r3, [r7, #20]
 1397 04b4 1344     		add	r3, r3, r2
 1398 04b6 1B78     		ldrb	r3, [r3]
 1399 04b8 DBB2     		uxtb	r3, r3
 1400 04ba BB60     		str	r3, [r7, #8]
1011:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1401              		.loc 1 1012 0
 1402 04bc 7B68     		ldr	r3, [r7, #4]
 1403 04be 1A68     		ldr	r2, [r3]
 1404 04c0 BB68     		ldr	r3, [r7, #8]
 1405 04c2 DA40     		lsrs	r2, r2, r3
 1406 04c4 7B68     		ldr	r3, [r7, #4]
 1407 04c6 5A60     		str	r2, [r3, #4]
1013:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1408              		.loc 1 1014 0
 1409 04c8 204B     		ldr	r3, .L83
 1410 04ca 5B68     		ldr	r3, [r3, #4]
 1411 04cc 03F4E063 		and	r3, r3, #1792
 1412 04d0 7B61     		str	r3, [r7, #20]
1015:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1413              		.loc 1 1015 0
 1414 04d2 7B69     		ldr	r3, [r7, #20]
 1415 04d4 1B0A     		lsrs	r3, r3, #8
 1416 04d6 7B61     		str	r3, [r7, #20]
1016:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1417              		.loc 1 1016 0
 1418 04d8 1F4A     		ldr	r2, .L83+12
 1419 04da 7B69     		ldr	r3, [r7, #20]
 1420 04dc 1344     		add	r3, r3, r2
 1421 04de 1B78     		ldrb	r3, [r3]
 1422 04e0 DBB2     		uxtb	r3, r3
 1423 04e2 BB60     		str	r3, [r7, #8]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 44


1017:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1424              		.loc 1 1018 0
 1425 04e4 7B68     		ldr	r3, [r7, #4]
 1426 04e6 5A68     		ldr	r2, [r3, #4]
 1427 04e8 BB68     		ldr	r3, [r7, #8]
 1428 04ea DA40     		lsrs	r2, r2, r3
 1429 04ec 7B68     		ldr	r3, [r7, #4]
 1430 04ee 9A60     		str	r2, [r3, #8]
1019:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1431              		.loc 1 1020 0
 1432 04f0 164B     		ldr	r3, .L83
 1433 04f2 5B68     		ldr	r3, [r3, #4]
 1434 04f4 03F46053 		and	r3, r3, #14336
 1435 04f8 7B61     		str	r3, [r7, #20]
1021:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1436              		.loc 1 1021 0
 1437 04fa 7B69     		ldr	r3, [r7, #20]
 1438 04fc DB0A     		lsrs	r3, r3, #11
 1439 04fe 7B61     		str	r3, [r7, #20]
1022:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1440              		.loc 1 1022 0
 1441 0500 154A     		ldr	r2, .L83+12
 1442 0502 7B69     		ldr	r3, [r7, #20]
 1443 0504 1344     		add	r3, r3, r2
 1444 0506 1B78     		ldrb	r3, [r3]
 1445 0508 DBB2     		uxtb	r3, r3
 1446 050a BB60     		str	r3, [r7, #8]
1023:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1447              		.loc 1 1024 0
 1448 050c 7B68     		ldr	r3, [r7, #4]
 1449 050e 5A68     		ldr	r2, [r3, #4]
 1450 0510 BB68     		ldr	r3, [r7, #8]
 1451 0512 DA40     		lsrs	r2, r2, r3
 1452 0514 7B68     		ldr	r3, [r7, #4]
 1453 0516 DA60     		str	r2, [r3, #12]
1025:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1454              		.loc 1 1026 0
 1455 0518 0C4B     		ldr	r3, .L83
 1456 051a 5B68     		ldr	r3, [r3, #4]
 1457 051c 03F44043 		and	r3, r3, #49152
 1458 0520 7B61     		str	r3, [r7, #20]
1027:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1459              		.loc 1 1027 0
 1460 0522 7B69     		ldr	r3, [r7, #20]
 1461 0524 9B0B     		lsrs	r3, r3, #14
 1462 0526 7B61     		str	r3, [r7, #20]
1028:../../source/src/FWlib/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1463              		.loc 1 1028 0
 1464 0528 0C4A     		ldr	r2, .L83+16
 1465 052a 7B69     		ldr	r3, [r7, #20]
 1466 052c 1344     		add	r3, r3, r2
 1467 052e 1B78     		ldrb	r3, [r3]
 1468 0530 DBB2     		uxtb	r3, r3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 45


 1469 0532 BB60     		str	r3, [r7, #8]
1029:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1470              		.loc 1 1030 0
 1471 0534 7B68     		ldr	r3, [r7, #4]
 1472 0536 DA68     		ldr	r2, [r3, #12]
 1473 0538 BB68     		ldr	r3, [r7, #8]
 1474 053a B2FBF3F2 		udiv	r2, r2, r3
 1475 053e 7B68     		ldr	r3, [r7, #4]
 1476 0540 1A61     		str	r2, [r3, #16]
1031:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1477              		.loc 1 1031 0
 1478 0542 00BF     		nop
 1479 0544 1C37     		adds	r7, r7, #28
 1480              	.LCFI112:
 1481              		.cfi_def_cfa_offset 4
 1482 0546 BD46     		mov	sp, r7
 1483              	.LCFI113:
 1484              		.cfi_def_cfa_register 13
 1485              		@ sp needed
 1486 0548 80BC     		pop	{r7}
 1487              	.LCFI114:
 1488              		.cfi_restore 7
 1489              		.cfi_def_cfa_offset 0
 1490 054a 7047     		bx	lr
 1491              	.L84:
 1492              		.align	2
 1493              	.L83:
 1494 054c 00100240 		.word	1073876992
 1495 0550 00127A00 		.word	8000000
 1496 0554 00093D00 		.word	4000000
 1497 0558 00000000 		.word	APBAHBPrescTable
 1498 055c 10000000 		.word	ADCPrescTable
 1499              		.cfi_endproc
 1500              	.LFE48:
 1501              		.size	RCC_GetClocksFreq, .-RCC_GetClocksFreq
 1502              		.align	1
 1503              		.global	RCC_AHBPeriphClockCmd
 1504              		.syntax unified
 1505              		.thumb
 1506              		.thumb_func
 1507              		.fpu softvfp
 1508              		.type	RCC_AHBPeriphClockCmd, %function
 1509              	RCC_AHBPeriphClockCmd:
 1510              	.LFB49:
1032:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1033:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1034:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1037:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 46


1044:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1049:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:        
1051:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1059:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1063:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1064:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1511              		.loc 1 1065 0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 8
 1514              		@ frame_needed = 1, uses_anonymous_args = 0
 1515              		@ link register save eliminated.
 1516 0560 80B4     		push	{r7}
 1517              	.LCFI115:
 1518              		.cfi_def_cfa_offset 4
 1519              		.cfi_offset 7, -4
 1520 0562 83B0     		sub	sp, sp, #12
 1521              	.LCFI116:
 1522              		.cfi_def_cfa_offset 16
 1523 0564 00AF     		add	r7, sp, #0
 1524              	.LCFI117:
 1525              		.cfi_def_cfa_register 7
 1526 0566 7860     		str	r0, [r7, #4]
 1527 0568 0B46     		mov	r3, r1
 1528 056a FB70     		strb	r3, [r7, #3]
1066:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1068:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1069:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1070:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1529              		.loc 1 1070 0
 1530 056c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1531 056e 002B     		cmp	r3, #0
 1532 0570 06D0     		beq	.L86
1071:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1072:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1533              		.loc 1 1072 0
 1534 0572 094B     		ldr	r3, .L89
 1535 0574 5A69     		ldr	r2, [r3, #20]
 1536 0576 0849     		ldr	r1, .L89
 1537 0578 7B68     		ldr	r3, [r7, #4]
 1538 057a 1343     		orrs	r3, r3, r2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 47


 1539 057c 4B61     		str	r3, [r1, #20]
1073:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1074:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1075:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1076:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
1077:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1078:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1540              		.loc 1 1078 0
 1541 057e 06E0     		b	.L88
 1542              	.L86:
1076:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1543              		.loc 1 1076 0
 1544 0580 054B     		ldr	r3, .L89
 1545 0582 5A69     		ldr	r2, [r3, #20]
 1546 0584 7B68     		ldr	r3, [r7, #4]
 1547 0586 DB43     		mvns	r3, r3
 1548 0588 0349     		ldr	r1, .L89
 1549 058a 1340     		ands	r3, r3, r2
 1550 058c 4B61     		str	r3, [r1, #20]
 1551              	.L88:
 1552              		.loc 1 1078 0
 1553 058e 00BF     		nop
 1554 0590 0C37     		adds	r7, r7, #12
 1555              	.LCFI118:
 1556              		.cfi_def_cfa_offset 4
 1557 0592 BD46     		mov	sp, r7
 1558              	.LCFI119:
 1559              		.cfi_def_cfa_register 13
 1560              		@ sp needed
 1561 0594 80BC     		pop	{r7}
 1562              	.LCFI120:
 1563              		.cfi_restore 7
 1564              		.cfi_def_cfa_offset 0
 1565 0596 7047     		bx	lr
 1566              	.L90:
 1567              		.align	2
 1568              	.L89:
 1569 0598 00100240 		.word	1073876992
 1570              		.cfi_endproc
 1571              	.LFE49:
 1572              		.size	RCC_AHBPeriphClockCmd, .-RCC_AHBPeriphClockCmd
 1573              		.align	1
 1574              		.global	RCC_APB2PeriphClockCmd
 1575              		.syntax unified
 1576              		.thumb
 1577              		.thumb_func
 1578              		.fpu softvfp
 1579              		.type	RCC_APB2PeriphClockCmd, %function
 1580              	RCC_APB2PeriphClockCmd:
 1581              	.LFB50:
1079:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1080:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1081:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 48


1086:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1094:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1095:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1582              		.loc 1 1096 0
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 8
 1585              		@ frame_needed = 1, uses_anonymous_args = 0
 1586              		@ link register save eliminated.
 1587 059c 80B4     		push	{r7}
 1588              	.LCFI121:
 1589              		.cfi_def_cfa_offset 4
 1590              		.cfi_offset 7, -4
 1591 059e 83B0     		sub	sp, sp, #12
 1592              	.LCFI122:
 1593              		.cfi_def_cfa_offset 16
 1594 05a0 00AF     		add	r7, sp, #0
 1595              	.LCFI123:
 1596              		.cfi_def_cfa_register 7
 1597 05a2 7860     		str	r0, [r7, #4]
 1598 05a4 0B46     		mov	r3, r1
 1599 05a6 FB70     		strb	r3, [r7, #3]
1097:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1099:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1100:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1600              		.loc 1 1100 0
 1601 05a8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1602 05aa 002B     		cmp	r3, #0
 1603 05ac 06D0     		beq	.L92
1101:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1102:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1604              		.loc 1 1102 0
 1605 05ae 094B     		ldr	r3, .L95
 1606 05b0 9A69     		ldr	r2, [r3, #24]
 1607 05b2 0849     		ldr	r1, .L95
 1608 05b4 7B68     		ldr	r3, [r7, #4]
 1609 05b6 1343     		orrs	r3, r3, r2
 1610 05b8 8B61     		str	r3, [r1, #24]
1103:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1104:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1105:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1106:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1107:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1108:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1611              		.loc 1 1108 0
 1612 05ba 06E0     		b	.L94
 1613              	.L92:
1106:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1614              		.loc 1 1106 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 49


 1615 05bc 054B     		ldr	r3, .L95
 1616 05be 9A69     		ldr	r2, [r3, #24]
 1617 05c0 7B68     		ldr	r3, [r7, #4]
 1618 05c2 DB43     		mvns	r3, r3
 1619 05c4 0349     		ldr	r1, .L95
 1620 05c6 1340     		ands	r3, r3, r2
 1621 05c8 8B61     		str	r3, [r1, #24]
 1622              	.L94:
 1623              		.loc 1 1108 0
 1624 05ca 00BF     		nop
 1625 05cc 0C37     		adds	r7, r7, #12
 1626              	.LCFI124:
 1627              		.cfi_def_cfa_offset 4
 1628 05ce BD46     		mov	sp, r7
 1629              	.LCFI125:
 1630              		.cfi_def_cfa_register 13
 1631              		@ sp needed
 1632 05d0 80BC     		pop	{r7}
 1633              	.LCFI126:
 1634              		.cfi_restore 7
 1635              		.cfi_def_cfa_offset 0
 1636 05d2 7047     		bx	lr
 1637              	.L96:
 1638              		.align	2
 1639              	.L95:
 1640 05d4 00100240 		.word	1073876992
 1641              		.cfi_endproc
 1642              	.LFE50:
 1643              		.size	RCC_APB2PeriphClockCmd, .-RCC_APB2PeriphClockCmd
 1644              		.align	1
 1645              		.global	RCC_APB1PeriphClockCmd
 1646              		.syntax unified
 1647              		.thumb
 1648              		.thumb_func
 1649              		.fpu softvfp
 1650              		.type	RCC_APB1PeriphClockCmd, %function
 1651              	RCC_APB1PeriphClockCmd:
 1652              	.LFB51:
1109:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1110:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1111:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1125:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1126:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 50


 1653              		.loc 1 1127 0
 1654              		.cfi_startproc
 1655              		@ args = 0, pretend = 0, frame = 8
 1656              		@ frame_needed = 1, uses_anonymous_args = 0
 1657              		@ link register save eliminated.
 1658 05d8 80B4     		push	{r7}
 1659              	.LCFI127:
 1660              		.cfi_def_cfa_offset 4
 1661              		.cfi_offset 7, -4
 1662 05da 83B0     		sub	sp, sp, #12
 1663              	.LCFI128:
 1664              		.cfi_def_cfa_offset 16
 1665 05dc 00AF     		add	r7, sp, #0
 1666              	.LCFI129:
 1667              		.cfi_def_cfa_register 7
 1668 05de 7860     		str	r0, [r7, #4]
 1669 05e0 0B46     		mov	r3, r1
 1670 05e2 FB70     		strb	r3, [r7, #3]
1128:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1130:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1131:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1671              		.loc 1 1131 0
 1672 05e4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1673 05e6 002B     		cmp	r3, #0
 1674 05e8 06D0     		beq	.L98
1132:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1133:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1675              		.loc 1 1133 0
 1676 05ea 094B     		ldr	r3, .L101
 1677 05ec DA69     		ldr	r2, [r3, #28]
 1678 05ee 0849     		ldr	r1, .L101
 1679 05f0 7B68     		ldr	r3, [r7, #4]
 1680 05f2 1343     		orrs	r3, r3, r2
 1681 05f4 CB61     		str	r3, [r1, #28]
1134:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1135:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1136:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1137:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1138:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1139:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1682              		.loc 1 1139 0
 1683 05f6 06E0     		b	.L100
 1684              	.L98:
1137:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1685              		.loc 1 1137 0
 1686 05f8 054B     		ldr	r3, .L101
 1687 05fa DA69     		ldr	r2, [r3, #28]
 1688 05fc 7B68     		ldr	r3, [r7, #4]
 1689 05fe DB43     		mvns	r3, r3
 1690 0600 0349     		ldr	r1, .L101
 1691 0602 1340     		ands	r3, r3, r2
 1692 0604 CB61     		str	r3, [r1, #28]
 1693              	.L100:
 1694              		.loc 1 1139 0
 1695 0606 00BF     		nop
 1696 0608 0C37     		adds	r7, r7, #12
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 51


 1697              	.LCFI130:
 1698              		.cfi_def_cfa_offset 4
 1699 060a BD46     		mov	sp, r7
 1700              	.LCFI131:
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 060c 80BC     		pop	{r7}
 1704              	.LCFI132:
 1705              		.cfi_restore 7
 1706              		.cfi_def_cfa_offset 0
 1707 060e 7047     		bx	lr
 1708              	.L102:
 1709              		.align	2
 1710              	.L101:
 1711 0610 00100240 		.word	1073876992
 1712              		.cfi_endproc
 1713              	.LFE51:
 1714              		.size	RCC_APB1PeriphClockCmd, .-RCC_APB1PeriphClockCmd
 1715              		.align	1
 1716              		.global	RCC_APB2PeriphResetCmd
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1720              		.fpu softvfp
 1721              		.type	RCC_APB2PeriphResetCmd, %function
 1722              	RCC_APB2PeriphResetCmd:
 1723              	.LFB52:
1140:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1141:../../source/src/FWlib/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1143:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1152:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1153:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
1155:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1159:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1161:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1163:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1164:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1165:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1167:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
1168:../../source/src/FWlib/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 52


1170:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1171:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1174:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1184:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1185:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1724              		.loc 1 1186 0
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 8
 1727              		@ frame_needed = 1, uses_anonymous_args = 0
 1728              		@ link register save eliminated.
 1729 0614 80B4     		push	{r7}
 1730              	.LCFI133:
 1731              		.cfi_def_cfa_offset 4
 1732              		.cfi_offset 7, -4
 1733 0616 83B0     		sub	sp, sp, #12
 1734              	.LCFI134:
 1735              		.cfi_def_cfa_offset 16
 1736 0618 00AF     		add	r7, sp, #0
 1737              	.LCFI135:
 1738              		.cfi_def_cfa_register 7
 1739 061a 7860     		str	r0, [r7, #4]
 1740 061c 0B46     		mov	r3, r1
 1741 061e FB70     		strb	r3, [r7, #3]
1187:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1189:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1190:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1742              		.loc 1 1190 0
 1743 0620 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1744 0622 002B     		cmp	r3, #0
 1745 0624 06D0     		beq	.L104
1191:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1192:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1746              		.loc 1 1192 0
 1747 0626 094B     		ldr	r3, .L107
 1748 0628 DA68     		ldr	r2, [r3, #12]
 1749 062a 0849     		ldr	r1, .L107
 1750 062c 7B68     		ldr	r3, [r7, #4]
 1751 062e 1343     		orrs	r3, r3, r2
 1752 0630 CB60     		str	r3, [r1, #12]
1193:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1194:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1195:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1196:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1197:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 53


1198:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1753              		.loc 1 1198 0
 1754 0632 06E0     		b	.L106
 1755              	.L104:
1196:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1756              		.loc 1 1196 0
 1757 0634 054B     		ldr	r3, .L107
 1758 0636 DA68     		ldr	r2, [r3, #12]
 1759 0638 7B68     		ldr	r3, [r7, #4]
 1760 063a DB43     		mvns	r3, r3
 1761 063c 0349     		ldr	r1, .L107
 1762 063e 1340     		ands	r3, r3, r2
 1763 0640 CB60     		str	r3, [r1, #12]
 1764              	.L106:
 1765              		.loc 1 1198 0
 1766 0642 00BF     		nop
 1767 0644 0C37     		adds	r7, r7, #12
 1768              	.LCFI136:
 1769              		.cfi_def_cfa_offset 4
 1770 0646 BD46     		mov	sp, r7
 1771              	.LCFI137:
 1772              		.cfi_def_cfa_register 13
 1773              		@ sp needed
 1774 0648 80BC     		pop	{r7}
 1775              	.LCFI138:
 1776              		.cfi_restore 7
 1777              		.cfi_def_cfa_offset 0
 1778 064a 7047     		bx	lr
 1779              	.L108:
 1780              		.align	2
 1781              	.L107:
 1782 064c 00100240 		.word	1073876992
 1783              		.cfi_endproc
 1784              	.LFE52:
 1785              		.size	RCC_APB2PeriphResetCmd, .-RCC_APB2PeriphResetCmd
 1786              		.align	1
 1787              		.global	RCC_APB1PeriphResetCmd
 1788              		.syntax unified
 1789              		.thumb
 1790              		.thumb_func
 1791              		.fpu softvfp
 1792              		.type	RCC_APB1PeriphResetCmd, %function
 1793              	RCC_APB1PeriphResetCmd:
 1794              	.LFB53:
1199:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1200:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1201:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 54


1212:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1215:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1216:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1795              		.loc 1 1217 0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 8
 1798              		@ frame_needed = 1, uses_anonymous_args = 0
 1799              		@ link register save eliminated.
 1800 0650 80B4     		push	{r7}
 1801              	.LCFI139:
 1802              		.cfi_def_cfa_offset 4
 1803              		.cfi_offset 7, -4
 1804 0652 83B0     		sub	sp, sp, #12
 1805              	.LCFI140:
 1806              		.cfi_def_cfa_offset 16
 1807 0654 00AF     		add	r7, sp, #0
 1808              	.LCFI141:
 1809              		.cfi_def_cfa_register 7
 1810 0656 7860     		str	r0, [r7, #4]
 1811 0658 0B46     		mov	r3, r1
 1812 065a FB70     		strb	r3, [r7, #3]
1218:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1220:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1221:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1813              		.loc 1 1221 0
 1814 065c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1815 065e 002B     		cmp	r3, #0
 1816 0660 06D0     		beq	.L110
1222:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1223:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1817              		.loc 1 1223 0
 1818 0662 094B     		ldr	r3, .L113
 1819 0664 1A69     		ldr	r2, [r3, #16]
 1820 0666 0849     		ldr	r1, .L113
 1821 0668 7B68     		ldr	r3, [r7, #4]
 1822 066a 1343     		orrs	r3, r3, r2
 1823 066c 0B61     		str	r3, [r1, #16]
1224:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1225:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1226:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1227:../../source/src/FWlib/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1228:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1229:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1824              		.loc 1 1229 0
 1825 066e 06E0     		b	.L112
 1826              	.L110:
1227:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
 1827              		.loc 1 1227 0
 1828 0670 054B     		ldr	r3, .L113
 1829 0672 1A69     		ldr	r2, [r3, #16]
 1830 0674 7B68     		ldr	r3, [r7, #4]
 1831 0676 DB43     		mvns	r3, r3
 1832 0678 0349     		ldr	r1, .L113
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 55


 1833 067a 1340     		ands	r3, r3, r2
 1834 067c 0B61     		str	r3, [r1, #16]
 1835              	.L112:
 1836              		.loc 1 1229 0
 1837 067e 00BF     		nop
 1838 0680 0C37     		adds	r7, r7, #12
 1839              	.LCFI142:
 1840              		.cfi_def_cfa_offset 4
 1841 0682 BD46     		mov	sp, r7
 1842              	.LCFI143:
 1843              		.cfi_def_cfa_register 13
 1844              		@ sp needed
 1845 0684 80BC     		pop	{r7}
 1846              	.LCFI144:
 1847              		.cfi_restore 7
 1848              		.cfi_def_cfa_offset 0
 1849 0686 7047     		bx	lr
 1850              	.L114:
 1851              		.align	2
 1852              	.L113:
 1853 0688 00100240 		.word	1073876992
 1854              		.cfi_endproc
 1855              	.LFE53:
 1856              		.size	RCC_APB1PeriphResetCmd, .-RCC_APB1PeriphResetCmd
 1857              		.align	1
 1858              		.global	RCC_BackupResetCmd
 1859              		.syntax unified
 1860              		.thumb
 1861              		.thumb_func
 1862              		.fpu softvfp
 1863              		.type	RCC_BackupResetCmd, %function
 1864              	RCC_BackupResetCmd:
 1865              	.LFB54:
1230:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1231:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1232:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1236:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1237:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1866              		.loc 1 1238 0
 1867              		.cfi_startproc
 1868              		@ args = 0, pretend = 0, frame = 8
 1869              		@ frame_needed = 1, uses_anonymous_args = 0
 1870              		@ link register save eliminated.
 1871 068c 80B4     		push	{r7}
 1872              	.LCFI145:
 1873              		.cfi_def_cfa_offset 4
 1874              		.cfi_offset 7, -4
 1875 068e 83B0     		sub	sp, sp, #12
 1876              	.LCFI146:
 1877              		.cfi_def_cfa_offset 16
 1878 0690 00AF     		add	r7, sp, #0
 1879              	.LCFI147:
 1880              		.cfi_def_cfa_register 7
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 56


 1881 0692 0346     		mov	r3, r0
 1882 0694 FB71     		strb	r3, [r7, #7]
1239:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1241:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1883              		.loc 1 1241 0
 1884 0696 044A     		ldr	r2, .L116
 1885 0698 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1886 069a 1360     		str	r3, [r2]
1242:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1887              		.loc 1 1242 0
 1888 069c 00BF     		nop
 1889 069e 0C37     		adds	r7, r7, #12
 1890              	.LCFI148:
 1891              		.cfi_def_cfa_offset 4
 1892 06a0 BD46     		mov	sp, r7
 1893              	.LCFI149:
 1894              		.cfi_def_cfa_register 13
 1895              		@ sp needed
 1896 06a2 80BC     		pop	{r7}
 1897              	.LCFI150:
 1898              		.cfi_restore 7
 1899              		.cfi_def_cfa_offset 0
 1900 06a4 7047     		bx	lr
 1901              	.L117:
 1902 06a6 00BF     		.align	2
 1903              	.L116:
 1904 06a8 40044242 		.word	1111622720
 1905              		.cfi_endproc
 1906              	.LFE54:
 1907              		.size	RCC_BackupResetCmd, .-RCC_BackupResetCmd
 1908              		.align	1
 1909              		.global	RCC_ClockSecuritySystemCmd
 1910              		.syntax unified
 1911              		.thumb
 1912              		.thumb_func
 1913              		.fpu softvfp
 1914              		.type	RCC_ClockSecuritySystemCmd, %function
 1915              	RCC_ClockSecuritySystemCmd:
 1916              	.LFB55:
1243:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1244:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1245:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1249:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1250:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1917              		.loc 1 1251 0
 1918              		.cfi_startproc
 1919              		@ args = 0, pretend = 0, frame = 8
 1920              		@ frame_needed = 1, uses_anonymous_args = 0
 1921              		@ link register save eliminated.
 1922 06ac 80B4     		push	{r7}
 1923              	.LCFI151:
 1924              		.cfi_def_cfa_offset 4
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 57


 1925              		.cfi_offset 7, -4
 1926 06ae 83B0     		sub	sp, sp, #12
 1927              	.LCFI152:
 1928              		.cfi_def_cfa_offset 16
 1929 06b0 00AF     		add	r7, sp, #0
 1930              	.LCFI153:
 1931              		.cfi_def_cfa_register 7
 1932 06b2 0346     		mov	r3, r0
 1933 06b4 FB71     		strb	r3, [r7, #7]
1252:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1254:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 1934              		.loc 1 1254 0
 1935 06b6 044A     		ldr	r2, .L119
 1936 06b8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1937 06ba 1360     		str	r3, [r2]
1255:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1938              		.loc 1 1255 0
 1939 06bc 00BF     		nop
 1940 06be 0C37     		adds	r7, r7, #12
 1941              	.LCFI154:
 1942              		.cfi_def_cfa_offset 4
 1943 06c0 BD46     		mov	sp, r7
 1944              	.LCFI155:
 1945              		.cfi_def_cfa_register 13
 1946              		@ sp needed
 1947 06c2 80BC     		pop	{r7}
 1948              	.LCFI156:
 1949              		.cfi_restore 7
 1950              		.cfi_def_cfa_offset 0
 1951 06c4 7047     		bx	lr
 1952              	.L120:
 1953 06c6 00BF     		.align	2
 1954              	.L119:
 1955 06c8 4C004242 		.word	1111621708
 1956              		.cfi_endproc
 1957              	.LFE55:
 1958              		.size	RCC_ClockSecuritySystemCmd, .-RCC_ClockSecuritySystemCmd
 1959              		.align	1
 1960              		.global	RCC_MCOConfig
 1961              		.syntax unified
 1962              		.thumb
 1963              		.thumb_func
 1964              		.fpu softvfp
 1965              		.type	RCC_MCOConfig, %function
 1966              	RCC_MCOConfig:
 1967              	.LFB56:
1256:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1257:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1258:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1261:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:       
1263:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 58


1266:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1273:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1280:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1281:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1282:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 1968              		.loc 1 1283 0
 1969              		.cfi_startproc
 1970              		@ args = 0, pretend = 0, frame = 8
 1971              		@ frame_needed = 1, uses_anonymous_args = 0
 1972              		@ link register save eliminated.
 1973 06cc 80B4     		push	{r7}
 1974              	.LCFI157:
 1975              		.cfi_def_cfa_offset 4
 1976              		.cfi_offset 7, -4
 1977 06ce 83B0     		sub	sp, sp, #12
 1978              	.LCFI158:
 1979              		.cfi_def_cfa_offset 16
 1980 06d0 00AF     		add	r7, sp, #0
 1981              	.LCFI159:
 1982              		.cfi_def_cfa_register 7
 1983 06d2 0346     		mov	r3, r0
 1984 06d4 FB71     		strb	r3, [r7, #7]
1284:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1286:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1287:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 1985              		.loc 1 1288 0
 1986 06d6 044A     		ldr	r2, .L122
 1987 06d8 FB79     		ldrb	r3, [r7, #7]
 1988 06da 1370     		strb	r3, [r2]
1289:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 1989              		.loc 1 1289 0
 1990 06dc 00BF     		nop
 1991 06de 0C37     		adds	r7, r7, #12
 1992              	.LCFI160:
 1993              		.cfi_def_cfa_offset 4
 1994 06e0 BD46     		mov	sp, r7
 1995              	.LCFI161:
 1996              		.cfi_def_cfa_register 13
 1997              		@ sp needed
 1998 06e2 80BC     		pop	{r7}
 1999              	.LCFI162:
 2000              		.cfi_restore 7
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 59


 2001              		.cfi_def_cfa_offset 0
 2002 06e4 7047     		bx	lr
 2003              	.L123:
 2004 06e6 00BF     		.align	2
 2005              	.L122:
 2006 06e8 07100240 		.word	1073876999
 2007              		.cfi_endproc
 2008              	.LFE56:
 2009              		.size	RCC_MCOConfig, .-RCC_MCOConfig
 2010              		.align	1
 2011              		.global	RCC_GetFlagStatus
 2012              		.syntax unified
 2013              		.thumb
 2014              		.thumb_func
 2015              		.fpu softvfp
 2016              		.type	RCC_GetFlagStatus, %function
 2017              	RCC_GetFlagStatus:
 2018              	.LFB57:
1290:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1291:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1292:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1295:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:
1297:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1311:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1324:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1325:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1326:../../source/src/FWlib/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 2019              		.loc 1 1327 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 60


 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 24
 2022              		@ frame_needed = 1, uses_anonymous_args = 0
 2023              		@ link register save eliminated.
 2024 06ec 80B4     		push	{r7}
 2025              	.LCFI163:
 2026              		.cfi_def_cfa_offset 4
 2027              		.cfi_offset 7, -4
 2028 06ee 87B0     		sub	sp, sp, #28
 2029              	.LCFI164:
 2030              		.cfi_def_cfa_offset 32
 2031 06f0 00AF     		add	r7, sp, #0
 2032              	.LCFI165:
 2033              		.cfi_def_cfa_register 7
 2034 06f2 0346     		mov	r3, r0
 2035 06f4 FB71     		strb	r3, [r7, #7]
1328:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 2036              		.loc 1 1328 0
 2037 06f6 0023     		movs	r3, #0
 2038 06f8 FB60     		str	r3, [r7, #12]
1329:../../source/src/FWlib/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 2039              		.loc 1 1329 0
 2040 06fa 0023     		movs	r3, #0
 2041 06fc 7B61     		str	r3, [r7, #20]
1330:../../source/src/FWlib/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 2042              		.loc 1 1330 0
 2043 06fe 0023     		movs	r3, #0
 2044 0700 FB74     		strb	r3, [r7, #19]
1331:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1333:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1334:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 2045              		.loc 1 1335 0
 2046 0702 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2047 0704 5B09     		lsrs	r3, r3, #5
 2048 0706 DBB2     		uxtb	r3, r3
 2049 0708 FB60     		str	r3, [r7, #12]
1336:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2050              		.loc 1 1336 0
 2051 070a FB68     		ldr	r3, [r7, #12]
 2052 070c 012B     		cmp	r3, #1
 2053 070e 03D1     		bne	.L125
1337:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1338:../../source/src/FWlib/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 2054              		.loc 1 1338 0
 2055 0710 124B     		ldr	r3, .L131
 2056 0712 1B68     		ldr	r3, [r3]
 2057 0714 7B61     		str	r3, [r7, #20]
 2058 0716 09E0     		b	.L126
 2059              	.L125:
1339:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1340:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2060              		.loc 1 1340 0
 2061 0718 FB68     		ldr	r3, [r7, #12]
 2062 071a 022B     		cmp	r3, #2
 2063 071c 03D1     		bne	.L127
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 61


1341:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1342:../../source/src/FWlib/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 2064              		.loc 1 1342 0
 2065 071e 0F4B     		ldr	r3, .L131
 2066 0720 1B6A     		ldr	r3, [r3, #32]
 2067 0722 7B61     		str	r3, [r7, #20]
 2068 0724 02E0     		b	.L126
 2069              	.L127:
1343:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1344:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1346:../../source/src/FWlib/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 2070              		.loc 1 1346 0
 2071 0726 0D4B     		ldr	r3, .L131
 2072 0728 5B6A     		ldr	r3, [r3, #36]
 2073 072a 7B61     		str	r3, [r7, #20]
 2074              	.L126:
1347:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1348:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1349:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:../../source/src/FWlib/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 2075              		.loc 1 1350 0
 2076 072c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2077 072e 03F01F03 		and	r3, r3, #31
 2078 0732 FB60     		str	r3, [r7, #12]
1351:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2079              		.loc 1 1351 0
 2080 0734 7A69     		ldr	r2, [r7, #20]
 2081 0736 FB68     		ldr	r3, [r7, #12]
 2082 0738 22FA03F3 		lsr	r3, r2, r3
 2083 073c 03F00103 		and	r3, r3, #1
 2084 0740 002B     		cmp	r3, #0
 2085 0742 02D0     		beq	.L128
1352:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1353:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = SET;
 2086              		.loc 1 1353 0
 2087 0744 0123     		movs	r3, #1
 2088 0746 FB74     		strb	r3, [r7, #19]
 2089 0748 01E0     		b	.L129
 2090              	.L128:
1354:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1355:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1356:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1357:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 2091              		.loc 1 1357 0
 2092 074a 0023     		movs	r3, #0
 2093 074c FB74     		strb	r3, [r7, #19]
 2094              	.L129:
1358:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1359:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1360:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return bitstatus;
 2095              		.loc 1 1361 0
 2096 074e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1362:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 2097              		.loc 1 1362 0
 2098 0750 1846     		mov	r0, r3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 62


 2099 0752 1C37     		adds	r7, r7, #28
 2100              	.LCFI166:
 2101              		.cfi_def_cfa_offset 4
 2102 0754 BD46     		mov	sp, r7
 2103              	.LCFI167:
 2104              		.cfi_def_cfa_register 13
 2105              		@ sp needed
 2106 0756 80BC     		pop	{r7}
 2107              	.LCFI168:
 2108              		.cfi_restore 7
 2109              		.cfi_def_cfa_offset 0
 2110 0758 7047     		bx	lr
 2111              	.L132:
 2112 075a 00BF     		.align	2
 2113              	.L131:
 2114 075c 00100240 		.word	1073876992
 2115              		.cfi_endproc
 2116              	.LFE57:
 2117              		.size	RCC_GetFlagStatus, .-RCC_GetFlagStatus
 2118              		.align	1
 2119              		.global	RCC_ClearFlag
 2120              		.syntax unified
 2121              		.thumb
 2122              		.thumb_func
 2123              		.fpu softvfp
 2124              		.type	RCC_ClearFlag, %function
 2125              	RCC_ClearFlag:
 2126              	.LFB58:
1363:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1364:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1365:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  None
1369:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1370:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1371:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
 2127              		.loc 1 1372 0
 2128              		.cfi_startproc
 2129              		@ args = 0, pretend = 0, frame = 0
 2130              		@ frame_needed = 1, uses_anonymous_args = 0
 2131              		@ link register save eliminated.
 2132 0760 80B4     		push	{r7}
 2133              	.LCFI169:
 2134              		.cfi_def_cfa_offset 4
 2135              		.cfi_offset 7, -4
 2136 0762 00AF     		add	r7, sp, #0
 2137              	.LCFI170:
 2138              		.cfi_def_cfa_register 7
1373:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:../../source/src/FWlib/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 2139              		.loc 1 1374 0
 2140 0764 044B     		ldr	r3, .L134
 2141 0766 5B6A     		ldr	r3, [r3, #36]
 2142 0768 034A     		ldr	r2, .L134
 2143 076a 43F08073 		orr	r3, r3, #16777216
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 63


 2144 076e 5362     		str	r3, [r2, #36]
1375:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 2145              		.loc 1 1375 0
 2146 0770 00BF     		nop
 2147 0772 BD46     		mov	sp, r7
 2148              	.LCFI171:
 2149              		.cfi_def_cfa_register 13
 2150              		@ sp needed
 2151 0774 80BC     		pop	{r7}
 2152              	.LCFI172:
 2153              		.cfi_restore 7
 2154              		.cfi_def_cfa_offset 0
 2155 0776 7047     		bx	lr
 2156              	.L135:
 2157              		.align	2
 2158              	.L134:
 2159 0778 00100240 		.word	1073876992
 2160              		.cfi_endproc
 2161              	.LFE58:
 2162              		.size	RCC_ClearFlag, .-RCC_ClearFlag
 2163              		.align	1
 2164              		.global	RCC_GetITStatus
 2165              		.syntax unified
 2166              		.thumb
 2167              		.thumb_func
 2168              		.fpu softvfp
 2169              		.type	RCC_GetITStatus, %function
 2170              	RCC_GetITStatus:
 2171              	.LFB59:
1376:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1377:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1378:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1381:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:
1383:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1392:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1400:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1402:../../source/src/FWlib/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 64


 2172              		.loc 1 1403 0
 2173              		.cfi_startproc
 2174              		@ args = 0, pretend = 0, frame = 16
 2175              		@ frame_needed = 1, uses_anonymous_args = 0
 2176              		@ link register save eliminated.
 2177 077c 80B4     		push	{r7}
 2178              	.LCFI173:
 2179              		.cfi_def_cfa_offset 4
 2180              		.cfi_offset 7, -4
 2181 077e 85B0     		sub	sp, sp, #20
 2182              	.LCFI174:
 2183              		.cfi_def_cfa_offset 24
 2184 0780 00AF     		add	r7, sp, #0
 2185              	.LCFI175:
 2186              		.cfi_def_cfa_register 7
 2187 0782 0346     		mov	r3, r0
 2188 0784 FB71     		strb	r3, [r7, #7]
1404:../../source/src/FWlib/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 2189              		.loc 1 1404 0
 2190 0786 0023     		movs	r3, #0
 2191 0788 FB73     		strb	r3, [r7, #15]
1405:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1407:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1408:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:../../source/src/FWlib/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2192              		.loc 1 1409 0
 2193 078a 084B     		ldr	r3, .L140
 2194 078c 9A68     		ldr	r2, [r3, #8]
 2195 078e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2196 0790 1340     		ands	r3, r3, r2
 2197 0792 002B     		cmp	r3, #0
 2198 0794 02D0     		beq	.L137
1410:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1411:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = SET;
 2199              		.loc 1 1411 0
 2200 0796 0123     		movs	r3, #1
 2201 0798 FB73     		strb	r3, [r7, #15]
 2202 079a 01E0     		b	.L138
 2203              	.L137:
1412:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1413:../../source/src/FWlib/src/stm32f10x_rcc.c ****   else
1414:../../source/src/FWlib/src/stm32f10x_rcc.c ****   {
1415:../../source/src/FWlib/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 2204              		.loc 1 1415 0
 2205 079c 0023     		movs	r3, #0
 2206 079e FB73     		strb	r3, [r7, #15]
 2207              	.L138:
1416:../../source/src/FWlib/src/stm32f10x_rcc.c ****   }
1417:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1418:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:../../source/src/FWlib/src/stm32f10x_rcc.c ****   return  bitstatus;
 2208              		.loc 1 1419 0
 2209 07a0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1420:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 2210              		.loc 1 1420 0
 2211 07a2 1846     		mov	r0, r3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 65


 2212 07a4 1437     		adds	r7, r7, #20
 2213              	.LCFI176:
 2214              		.cfi_def_cfa_offset 4
 2215 07a6 BD46     		mov	sp, r7
 2216              	.LCFI177:
 2217              		.cfi_def_cfa_register 13
 2218              		@ sp needed
 2219 07a8 80BC     		pop	{r7}
 2220              	.LCFI178:
 2221              		.cfi_restore 7
 2222              		.cfi_def_cfa_offset 0
 2223 07aa 7047     		bx	lr
 2224              	.L141:
 2225              		.align	2
 2226              	.L140:
 2227 07ac 00100240 		.word	1073876992
 2228              		.cfi_endproc
 2229              	.LFE59:
 2230              		.size	RCC_GetITStatus, .-RCC_GetITStatus
 2231              		.align	1
 2232              		.global	RCC_ClearITPendingBit
 2233              		.syntax unified
 2234              		.thumb
 2235              		.thumb_func
 2236              		.fpu softvfp
 2237              		.type	RCC_ClearITPendingBit, %function
 2238              	RCC_ClearITPendingBit:
 2239              	.LFB60:
1421:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1422:../../source/src/FWlib/src/stm32f10x_rcc.c **** /**
1423:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1426:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   of the following values:
1428:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * 
1437:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   following values:        
1439:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *   
1445:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:../../source/src/FWlib/src/stm32f10x_rcc.c ****   * @retval None
1447:../../source/src/FWlib/src/stm32f10x_rcc.c ****   */
1448:../../source/src/FWlib/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:../../source/src/FWlib/src/stm32f10x_rcc.c **** {
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 66


 2240              		.loc 1 1449 0
 2241              		.cfi_startproc
 2242              		@ args = 0, pretend = 0, frame = 8
 2243              		@ frame_needed = 1, uses_anonymous_args = 0
 2244              		@ link register save eliminated.
 2245 07b0 80B4     		push	{r7}
 2246              	.LCFI179:
 2247              		.cfi_def_cfa_offset 4
 2248              		.cfi_offset 7, -4
 2249 07b2 83B0     		sub	sp, sp, #12
 2250              	.LCFI180:
 2251              		.cfi_def_cfa_offset 16
 2252 07b4 00AF     		add	r7, sp, #0
 2253              	.LCFI181:
 2254              		.cfi_def_cfa_register 7
 2255 07b6 0346     		mov	r3, r0
 2256 07b8 FB71     		strb	r3, [r7, #7]
1450:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:../../source/src/FWlib/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1452:../../source/src/FWlib/src/stm32f10x_rcc.c **** 
1453:../../source/src/FWlib/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:../../source/src/FWlib/src/stm32f10x_rcc.c ****      pending bits */
1455:../../source/src/FWlib/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2257              		.loc 1 1455 0
 2258 07ba 044A     		ldr	r2, .L143
 2259 07bc FB79     		ldrb	r3, [r7, #7]
 2260 07be 1370     		strb	r3, [r2]
1456:../../source/src/FWlib/src/stm32f10x_rcc.c **** }
 2261              		.loc 1 1456 0
 2262 07c0 00BF     		nop
 2263 07c2 0C37     		adds	r7, r7, #12
 2264              	.LCFI182:
 2265              		.cfi_def_cfa_offset 4
 2266 07c4 BD46     		mov	sp, r7
 2267              	.LCFI183:
 2268              		.cfi_def_cfa_register 13
 2269              		@ sp needed
 2270 07c6 80BC     		pop	{r7}
 2271              	.LCFI184:
 2272              		.cfi_restore 7
 2273              		.cfi_def_cfa_offset 0
 2274 07c8 7047     		bx	lr
 2275              	.L144:
 2276 07ca 00BF     		.align	2
 2277              	.L143:
 2278 07cc 0A100240 		.word	1073877002
 2279              		.cfi_endproc
 2280              	.LFE60:
 2281              		.size	RCC_ClearITPendingBit, .-RCC_ClearITPendingBit
 2282              	.Letext0:
 2283              		.file 2 "f:\\arm\\gcc2018\\arm-none-eabi\\include\\machine\\_default_types.h"
 2284              		.file 3 "f:\\arm\\gcc2018\\arm-none-eabi\\include\\sys\\_stdint.h"
 2285              		.file 4 "../../source/include/core_cm3.h"
 2286              		.file 5 "../../source/include/system_stm32f10x.h"
 2287              		.file 6 "../../source/include/stm32f10x.h"
 2288              		.file 7 "../../source/src/FWlib/inc/stm32f10x_rcc.h"
 2289              		.section	.debug_info,"",%progbits
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 67


 2290              	.Ldebug_info0:
 2291 0000 56090000 		.4byte	0x956
 2292 0004 0200     		.2byte	0x2
 2293 0006 00000000 		.4byte	.Ldebug_abbrev0
 2294 000a 04       		.byte	0x4
 2295 000b 01       		.uleb128 0x1
 2296 000c 28050000 		.4byte	.LASF101
 2297 0010 0C       		.byte	0xc
 2298 0011 79040000 		.4byte	.LASF102
 2299 0015 8F010000 		.4byte	.LASF103
 2300 0019 00000000 		.4byte	.Ltext0
 2301 001d D0070000 		.4byte	.Letext0
 2302 0021 00000000 		.4byte	.Ldebug_line0
 2303 0025 02       		.uleb128 0x2
 2304 0026 01       		.byte	0x1
 2305 0027 06       		.byte	0x6
 2306 0028 D1020000 		.4byte	.LASF0
 2307 002c 03       		.uleb128 0x3
 2308 002d 49020000 		.4byte	.LASF3
 2309 0031 02       		.byte	0x2
 2310 0032 2B       		.byte	0x2b
 2311 0033 37000000 		.4byte	0x37
 2312 0037 02       		.uleb128 0x2
 2313 0038 01       		.byte	0x1
 2314 0039 08       		.byte	0x8
 2315 003a AC020000 		.4byte	.LASF1
 2316 003e 02       		.uleb128 0x2
 2317 003f 02       		.byte	0x2
 2318 0040 05       		.byte	0x5
 2319 0041 74010000 		.4byte	.LASF2
 2320 0045 03       		.uleb128 0x3
 2321 0046 AB000000 		.4byte	.LASF4
 2322 004a 02       		.byte	0x2
 2323 004b 39       		.byte	0x39
 2324 004c 50000000 		.4byte	0x50
 2325 0050 02       		.uleb128 0x2
 2326 0051 02       		.byte	0x2
 2327 0052 07       		.byte	0x7
 2328 0053 87030000 		.4byte	.LASF5
 2329 0057 02       		.uleb128 0x2
 2330 0058 04       		.byte	0x4
 2331 0059 05       		.byte	0x5
 2332 005a F3010000 		.4byte	.LASF6
 2333 005e 03       		.uleb128 0x3
 2334 005f A0000000 		.4byte	.LASF7
 2335 0063 02       		.byte	0x2
 2336 0064 4F       		.byte	0x4f
 2337 0065 69000000 		.4byte	0x69
 2338 0069 02       		.uleb128 0x2
 2339 006a 04       		.byte	0x4
 2340 006b 07       		.byte	0x7
 2341 006c 3E040000 		.4byte	.LASF8
 2342 0070 02       		.uleb128 0x2
 2343 0071 08       		.byte	0x8
 2344 0072 05       		.byte	0x5
 2345 0073 92000000 		.4byte	.LASF9
 2346 0077 02       		.uleb128 0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 68


 2347 0078 08       		.byte	0x8
 2348 0079 07       		.byte	0x7
 2349 007a F0020000 		.4byte	.LASF10
 2350 007e 04       		.uleb128 0x4
 2351 007f 04       		.byte	0x4
 2352 0080 05       		.byte	0x5
 2353 0081 696E7400 		.ascii	"int\000"
 2354 0085 05       		.uleb128 0x5
 2355 0086 7E000000 		.4byte	0x7e
 2356 008a 02       		.uleb128 0x2
 2357 008b 04       		.byte	0x4
 2358 008c 07       		.byte	0x7
 2359 008d 19030000 		.4byte	.LASF11
 2360 0091 03       		.uleb128 0x3
 2361 0092 1E010000 		.4byte	.LASF12
 2362 0096 03       		.byte	0x3
 2363 0097 18       		.byte	0x18
 2364 0098 2C000000 		.4byte	0x2c
 2365 009c 06       		.uleb128 0x6
 2366 009d 91000000 		.4byte	0x91
 2367 00a1 05       		.uleb128 0x5
 2368 00a2 9C000000 		.4byte	0x9c
 2369 00a6 03       		.uleb128 0x3
 2370 00a7 B6030000 		.4byte	.LASF13
 2371 00ab 03       		.byte	0x3
 2372 00ac 24       		.byte	0x24
 2373 00ad 45000000 		.4byte	0x45
 2374 00b1 03       		.uleb128 0x3
 2375 00b2 07030000 		.4byte	.LASF14
 2376 00b6 03       		.byte	0x3
 2377 00b7 30       		.byte	0x30
 2378 00b8 5E000000 		.4byte	0x5e
 2379 00bc 05       		.uleb128 0x5
 2380 00bd B1000000 		.4byte	0xb1
 2381 00c1 07       		.uleb128 0x7
 2382 00c2 E8050000 		.4byte	.LASF15
 2383 00c6 04       		.byte	0x4
 2384 00c7 CE06     		.2byte	0x6ce
 2385 00c9 85000000 		.4byte	0x85
 2386 00cd 01       		.byte	0x1
 2387 00ce 01       		.byte	0x1
 2388 00cf 08       		.uleb128 0x8
 2389 00d0 FA030000 		.4byte	.LASF16
 2390 00d4 05       		.byte	0x5
 2391 00d5 35       		.byte	0x35
 2392 00d6 B1000000 		.4byte	0xb1
 2393 00da 01       		.byte	0x1
 2394 00db 01       		.byte	0x1
 2395 00dc 09       		.uleb128 0x9
 2396 00dd 07       		.byte	0x7
 2397 00de 01       		.byte	0x1
 2398 00df 37000000 		.4byte	0x37
 2399 00e3 06       		.byte	0x6
 2400 00e4 0702     		.2byte	0x207
 2401 00e6 F7000000 		.4byte	0xf7
 2402 00ea 0A       		.uleb128 0xa
 2403 00eb F9040000 		.4byte	.LASF17
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 69


 2404 00ef 00       		.byte	0
 2405 00f0 0B       		.uleb128 0xb
 2406 00f1 53455400 		.ascii	"SET\000"
 2407 00f5 01       		.byte	0x1
 2408 00f6 00       		.byte	0
 2409 00f7 0C       		.uleb128 0xc
 2410 00f8 04060000 		.4byte	.LASF18
 2411 00fc 06       		.byte	0x6
 2412 00fd 0702     		.2byte	0x207
 2413 00ff DC000000 		.4byte	0xdc
 2414 0103 0C       		.uleb128 0xc
 2415 0104 EA010000 		.4byte	.LASF19
 2416 0108 06       		.byte	0x6
 2417 0109 0702     		.2byte	0x207
 2418 010b DC000000 		.4byte	0xdc
 2419 010f 09       		.uleb128 0x9
 2420 0110 07       		.byte	0x7
 2421 0111 01       		.byte	0x1
 2422 0112 37000000 		.4byte	0x37
 2423 0116 06       		.byte	0x6
 2424 0117 0902     		.2byte	0x209
 2425 0119 2A010000 		.4byte	0x12a
 2426 011d 0A       		.uleb128 0xa
 2427 011e 6C010000 		.4byte	.LASF20
 2428 0122 00       		.byte	0
 2429 0123 0A       		.uleb128 0xa
 2430 0124 F9000000 		.4byte	.LASF21
 2431 0128 01       		.byte	0x1
 2432 0129 00       		.byte	0
 2433 012a 0C       		.uleb128 0xc
 2434 012b 69040000 		.4byte	.LASF22
 2435 012f 06       		.byte	0x6
 2436 0130 0902     		.2byte	0x209
 2437 0132 0F010000 		.4byte	0x10f
 2438 0136 09       		.uleb128 0x9
 2439 0137 07       		.byte	0x7
 2440 0138 01       		.byte	0x1
 2441 0139 37000000 		.4byte	0x37
 2442 013d 06       		.byte	0x6
 2443 013e 0C02     		.2byte	0x20c
 2444 0140 51010000 		.4byte	0x151
 2445 0144 0A       		.uleb128 0xa
 2446 0145 53020000 		.4byte	.LASF23
 2447 0149 00       		.byte	0
 2448 014a 0A       		.uleb128 0xa
 2449 014b BD010000 		.4byte	.LASF24
 2450 014f 01       		.byte	0x1
 2451 0150 00       		.byte	0
 2452 0151 0C       		.uleb128 0xc
 2453 0152 FC010000 		.4byte	.LASF25
 2454 0156 06       		.byte	0x6
 2455 0157 0C02     		.2byte	0x20c
 2456 0159 36010000 		.4byte	0x136
 2457 015d 0D       		.uleb128 0xd
 2458 015e 28       		.byte	0x28
 2459 015f 06       		.byte	0x6
 2460 0160 3404     		.2byte	0x434
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 70


 2461 0162 FC010000 		.4byte	0x1fc
 2462 0166 0E       		.uleb128 0xe
 2463 0167 435200   		.ascii	"CR\000"
 2464 016a 06       		.byte	0x6
 2465 016b 3604     		.2byte	0x436
 2466 016d BC000000 		.4byte	0xbc
 2467 0171 02       		.byte	0x2
 2468 0172 23       		.byte	0x23
 2469 0173 00       		.uleb128 0
 2470 0174 0F       		.uleb128 0xf
 2471 0175 F4000000 		.4byte	.LASF26
 2472 0179 06       		.byte	0x6
 2473 017a 3704     		.2byte	0x437
 2474 017c BC000000 		.4byte	0xbc
 2475 0180 02       		.byte	0x2
 2476 0181 23       		.byte	0x23
 2477 0182 04       		.uleb128 0x4
 2478 0183 0E       		.uleb128 0xe
 2479 0184 43495200 		.ascii	"CIR\000"
 2480 0188 06       		.byte	0x6
 2481 0189 3804     		.2byte	0x438
 2482 018b BC000000 		.4byte	0xbc
 2483 018f 02       		.byte	0x2
 2484 0190 23       		.byte	0x23
 2485 0191 08       		.uleb128 0x8
 2486 0192 0F       		.uleb128 0xf
 2487 0193 40020000 		.4byte	.LASF27
 2488 0197 06       		.byte	0x6
 2489 0198 3904     		.2byte	0x439
 2490 019a BC000000 		.4byte	0xbc
 2491 019e 02       		.byte	0x2
 2492 019f 23       		.byte	0x23
 2493 01a0 0C       		.uleb128 0xc
 2494 01a1 0F       		.uleb128 0xf
 2495 01a2 0C000000 		.4byte	.LASF28
 2496 01a6 06       		.byte	0x6
 2497 01a7 3A04     		.2byte	0x43a
 2498 01a9 BC000000 		.4byte	0xbc
 2499 01ad 02       		.byte	0x2
 2500 01ae 23       		.byte	0x23
 2501 01af 10       		.uleb128 0x10
 2502 01b0 0F       		.uleb128 0xf
 2503 01b1 63020000 		.4byte	.LASF29
 2504 01b5 06       		.byte	0x6
 2505 01b6 3B04     		.2byte	0x43b
 2506 01b8 BC000000 		.4byte	0xbc
 2507 01bc 02       		.byte	0x2
 2508 01bd 23       		.byte	0x23
 2509 01be 14       		.uleb128 0x14
 2510 01bf 0F       		.uleb128 0xf
 2511 01c0 BA020000 		.4byte	.LASF30
 2512 01c4 06       		.byte	0x6
 2513 01c5 3C04     		.2byte	0x43c
 2514 01c7 BC000000 		.4byte	0xbc
 2515 01cb 02       		.byte	0x2
 2516 01cc 23       		.byte	0x23
 2517 01cd 18       		.uleb128 0x18
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 71


 2518 01ce 0F       		.uleb128 0xf
 2519 01cf 26010000 		.4byte	.LASF31
 2520 01d3 06       		.byte	0x6
 2521 01d4 3D04     		.2byte	0x43d
 2522 01d6 BC000000 		.4byte	0xbc
 2523 01da 02       		.byte	0x2
 2524 01db 23       		.byte	0x23
 2525 01dc 1C       		.uleb128 0x1c
 2526 01dd 0F       		.uleb128 0xf
 2527 01de 74000000 		.4byte	.LASF32
 2528 01e2 06       		.byte	0x6
 2529 01e3 3E04     		.2byte	0x43e
 2530 01e5 BC000000 		.4byte	0xbc
 2531 01e9 02       		.byte	0x2
 2532 01ea 23       		.byte	0x23
 2533 01eb 20       		.uleb128 0x20
 2534 01ec 0E       		.uleb128 0xe
 2535 01ed 43535200 		.ascii	"CSR\000"
 2536 01f1 06       		.byte	0x6
 2537 01f2 3F04     		.2byte	0x43f
 2538 01f4 BC000000 		.4byte	0xbc
 2539 01f8 02       		.byte	0x2
 2540 01f9 23       		.byte	0x23
 2541 01fa 24       		.uleb128 0x24
 2542 01fb 00       		.byte	0
 2543 01fc 0C       		.uleb128 0xc
 2544 01fd 00000000 		.4byte	.LASF33
 2545 0201 06       		.byte	0x6
 2546 0202 4A04     		.2byte	0x44a
 2547 0204 5D010000 		.4byte	0x15d
 2548 0208 10       		.uleb128 0x10
 2549 0209 14       		.byte	0x14
 2550 020a 07       		.byte	0x7
 2551 020b 2E       		.byte	0x2e
 2552 020c 57020000 		.4byte	0x257
 2553 0210 11       		.uleb128 0x11
 2554 0211 DE030000 		.4byte	.LASF34
 2555 0215 07       		.byte	0x7
 2556 0216 30       		.byte	0x30
 2557 0217 B1000000 		.4byte	0xb1
 2558 021b 02       		.byte	0x2
 2559 021c 23       		.byte	0x23
 2560 021d 00       		.uleb128 0
 2561 021e 11       		.uleb128 0x11
 2562 021f 00010000 		.4byte	.LASF35
 2563 0223 07       		.byte	0x7
 2564 0224 31       		.byte	0x31
 2565 0225 B1000000 		.4byte	0xb1
 2566 0229 02       		.byte	0x2
 2567 022a 23       		.byte	0x23
 2568 022b 04       		.uleb128 0x4
 2569 022c 11       		.uleb128 0x11
 2570 022d A4040000 		.4byte	.LASF36
 2571 0231 07       		.byte	0x7
 2572 0232 32       		.byte	0x32
 2573 0233 B1000000 		.4byte	0xb1
 2574 0237 02       		.byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 72


 2575 0238 23       		.byte	0x23
 2576 0239 08       		.uleb128 0x8
 2577 023a 11       		.uleb128 0x11
 2578 023b 0A040000 		.4byte	.LASF37
 2579 023f 07       		.byte	0x7
 2580 0240 33       		.byte	0x33
 2581 0241 B1000000 		.4byte	0xb1
 2582 0245 02       		.byte	0x2
 2583 0246 23       		.byte	0x23
 2584 0247 0C       		.uleb128 0xc
 2585 0248 11       		.uleb128 0x11
 2586 0249 BF030000 		.4byte	.LASF38
 2587 024d 07       		.byte	0x7
 2588 024e 34       		.byte	0x34
 2589 024f B1000000 		.4byte	0xb1
 2590 0253 02       		.byte	0x2
 2591 0254 23       		.byte	0x23
 2592 0255 10       		.uleb128 0x10
 2593 0256 00       		.byte	0
 2594 0257 03       		.uleb128 0x3
 2595 0258 C1000000 		.4byte	.LASF39
 2596 025c 07       		.byte	0x7
 2597 025d 35       		.byte	0x35
 2598 025e 08020000 		.4byte	0x208
 2599 0262 12       		.uleb128 0x12
 2600 0263 A1000000 		.4byte	0xa1
 2601 0267 72020000 		.4byte	0x272
 2602 026b 13       		.uleb128 0x13
 2603 026c 8A000000 		.4byte	0x8a
 2604 0270 0F       		.byte	0xf
 2605 0271 00       		.byte	0
 2606 0272 06       		.uleb128 0x6
 2607 0273 62020000 		.4byte	0x262
 2608 0277 05       		.uleb128 0x5
 2609 0278 72020000 		.4byte	0x272
 2610 027c 14       		.uleb128 0x14
 2611 027d C2040000 		.4byte	.LASF40
 2612 0281 01       		.byte	0x1
 2613 0282 C1       		.byte	0xc1
 2614 0283 77020000 		.4byte	0x277
 2615 0287 05       		.byte	0x5
 2616 0288 03       		.byte	0x3
 2617 0289 00000000 		.4byte	APBAHBPrescTable
 2618 028d 12       		.uleb128 0x12
 2619 028e A1000000 		.4byte	0xa1
 2620 0292 9D020000 		.4byte	0x29d
 2621 0296 13       		.uleb128 0x13
 2622 0297 8A000000 		.4byte	0x8a
 2623 029b 03       		.byte	0x3
 2624 029c 00       		.byte	0
 2625 029d 06       		.uleb128 0x6
 2626 029e 8D020000 		.4byte	0x28d
 2627 02a2 05       		.uleb128 0x5
 2628 02a3 9D020000 		.4byte	0x29d
 2629 02a7 14       		.uleb128 0x14
 2630 02a8 4B060000 		.4byte	.LASF41
 2631 02ac 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 73


 2632 02ad C2       		.byte	0xc2
 2633 02ae A2020000 		.4byte	0x2a2
 2634 02b2 05       		.byte	0x5
 2635 02b3 03       		.byte	0x3
 2636 02b4 10000000 		.4byte	ADCPrescTable
 2637 02b8 15       		.uleb128 0x15
 2638 02b9 01       		.byte	0x1
 2639 02ba 2F000000 		.4byte	.LASF48
 2640 02be 01       		.byte	0x1
 2641 02bf A805     		.2byte	0x5a8
 2642 02c1 01       		.byte	0x1
 2643 02c2 B0070000 		.4byte	.LFB60
 2644 02c6 D0070000 		.4byte	.LFE60
 2645 02ca 00000000 		.4byte	.LLST31
 2646 02ce 01       		.byte	0x1
 2647 02cf E3020000 		.4byte	0x2e3
 2648 02d3 16       		.uleb128 0x16
 2649 02d4 FD050000 		.4byte	.LASF42
 2650 02d8 01       		.byte	0x1
 2651 02d9 A805     		.2byte	0x5a8
 2652 02db 91000000 		.4byte	0x91
 2653 02df 02       		.byte	0x2
 2654 02e0 91       		.byte	0x91
 2655 02e1 77       		.sleb128 -9
 2656 02e2 00       		.byte	0
 2657 02e3 17       		.uleb128 0x17
 2658 02e4 01       		.byte	0x1
 2659 02e5 64000000 		.4byte	.LASF44
 2660 02e9 01       		.byte	0x1
 2661 02ea 7A05     		.2byte	0x57a
 2662 02ec 01       		.byte	0x1
 2663 02ed 03010000 		.4byte	0x103
 2664 02f1 7C070000 		.4byte	.LFB59
 2665 02f5 B0070000 		.4byte	.LFE59
 2666 02f9 5C000000 		.4byte	.LLST30
 2667 02fd 01       		.byte	0x1
 2668 02fe 21030000 		.4byte	0x321
 2669 0302 16       		.uleb128 0x16
 2670 0303 FD050000 		.4byte	.LASF42
 2671 0307 01       		.byte	0x1
 2672 0308 7A05     		.2byte	0x57a
 2673 030a 91000000 		.4byte	0x91
 2674 030e 02       		.byte	0x2
 2675 030f 91       		.byte	0x91
 2676 0310 6F       		.sleb128 -17
 2677 0311 18       		.uleb128 0x18
 2678 0312 81020000 		.4byte	.LASF43
 2679 0316 01       		.byte	0x1
 2680 0317 7C05     		.2byte	0x57c
 2681 0319 03010000 		.4byte	0x103
 2682 031d 02       		.byte	0x2
 2683 031e 91       		.byte	0x91
 2684 031f 77       		.sleb128 -9
 2685 0320 00       		.byte	0
 2686 0321 19       		.uleb128 0x19
 2687 0322 01       		.byte	0x1
 2688 0323 79030000 		.4byte	.LASF99
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 74


 2689 0327 01       		.byte	0x1
 2690 0328 5B05     		.2byte	0x55b
 2691 032a 01       		.byte	0x1
 2692 032b 60070000 		.4byte	.LFB58
 2693 032f 7C070000 		.4byte	.LFE58
 2694 0333 B8000000 		.4byte	.LLST29
 2695 0337 01       		.byte	0x1
 2696 0338 17       		.uleb128 0x17
 2697 0339 01       		.byte	0x1
 2698 033a 45030000 		.4byte	.LASF45
 2699 033e 01       		.byte	0x1
 2700 033f 2E05     		.2byte	0x52e
 2701 0341 01       		.byte	0x1
 2702 0342 F7000000 		.4byte	0xf7
 2703 0346 EC060000 		.4byte	.LFB57
 2704 034a 60070000 		.4byte	.LFE57
 2705 034e FC000000 		.4byte	.LLST28
 2706 0352 01       		.byte	0x1
 2707 0353 94030000 		.4byte	0x394
 2708 0357 16       		.uleb128 0x16
 2709 0358 10030000 		.4byte	.LASF46
 2710 035c 01       		.byte	0x1
 2711 035d 2E05     		.2byte	0x52e
 2712 035f 91000000 		.4byte	0x91
 2713 0363 02       		.byte	0x2
 2714 0364 91       		.byte	0x91
 2715 0365 67       		.sleb128 -25
 2716 0366 1A       		.uleb128 0x1a
 2717 0367 746D7000 		.ascii	"tmp\000"
 2718 036b 01       		.byte	0x1
 2719 036c 3005     		.2byte	0x530
 2720 036e B1000000 		.4byte	0xb1
 2721 0372 02       		.byte	0x2
 2722 0373 91       		.byte	0x91
 2723 0374 6C       		.sleb128 -20
 2724 0375 18       		.uleb128 0x18
 2725 0376 8B020000 		.4byte	.LASF47
 2726 037a 01       		.byte	0x1
 2727 037b 3105     		.2byte	0x531
 2728 037d B1000000 		.4byte	0xb1
 2729 0381 02       		.byte	0x2
 2730 0382 91       		.byte	0x91
 2731 0383 74       		.sleb128 -12
 2732 0384 18       		.uleb128 0x18
 2733 0385 81020000 		.4byte	.LASF43
 2734 0389 01       		.byte	0x1
 2735 038a 3205     		.2byte	0x532
 2736 038c F7000000 		.4byte	0xf7
 2737 0390 02       		.byte	0x2
 2738 0391 91       		.byte	0x91
 2739 0392 73       		.sleb128 -13
 2740 0393 00       		.byte	0
 2741 0394 15       		.uleb128 0x15
 2742 0395 01       		.byte	0x1
 2743 0396 3D010000 		.4byte	.LASF49
 2744 039a 01       		.byte	0x1
 2745 039b 0205     		.2byte	0x502
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 75


 2746 039d 01       		.byte	0x1
 2747 039e CC060000 		.4byte	.LFB56
 2748 03a2 EC060000 		.4byte	.LFE56
 2749 03a6 58010000 		.4byte	.LLST27
 2750 03aa 01       		.byte	0x1
 2751 03ab BF030000 		.4byte	0x3bf
 2752 03af 16       		.uleb128 0x16
 2753 03b0 F5050000 		.4byte	.LASF50
 2754 03b4 01       		.byte	0x1
 2755 03b5 0205     		.2byte	0x502
 2756 03b7 91000000 		.4byte	0x91
 2757 03bb 02       		.byte	0x2
 2758 03bc 91       		.byte	0x91
 2759 03bd 77       		.sleb128 -9
 2760 03be 00       		.byte	0
 2761 03bf 15       		.uleb128 0x15
 2762 03c0 01       		.byte	0x1
 2763 03c1 0D050000 		.4byte	.LASF51
 2764 03c5 01       		.byte	0x1
 2765 03c6 E204     		.2byte	0x4e2
 2766 03c8 01       		.byte	0x1
 2767 03c9 AC060000 		.4byte	.LFB55
 2768 03cd CC060000 		.4byte	.LFE55
 2769 03d1 B4010000 		.4byte	.LLST26
 2770 03d5 01       		.byte	0x1
 2771 03d6 EA030000 		.4byte	0x3ea
 2772 03da 16       		.uleb128 0x16
 2773 03db 34010000 		.4byte	.LASF52
 2774 03df 01       		.byte	0x1
 2775 03e0 E204     		.2byte	0x4e2
 2776 03e2 2A010000 		.4byte	0x12a
 2777 03e6 02       		.byte	0x2
 2778 03e7 91       		.byte	0x91
 2779 03e8 77       		.sleb128 -9
 2780 03e9 00       		.byte	0
 2781 03ea 15       		.uleb128 0x15
 2782 03eb 01       		.byte	0x1
 2783 03ec DD020000 		.4byte	.LASF53
 2784 03f0 01       		.byte	0x1
 2785 03f1 D504     		.2byte	0x4d5
 2786 03f3 01       		.byte	0x1
 2787 03f4 8C060000 		.4byte	.LFB54
 2788 03f8 AC060000 		.4byte	.LFE54
 2789 03fc 10020000 		.4byte	.LLST25
 2790 0400 01       		.byte	0x1
 2791 0401 15040000 		.4byte	0x415
 2792 0405 16       		.uleb128 0x16
 2793 0406 34010000 		.4byte	.LASF52
 2794 040a 01       		.byte	0x1
 2795 040b D504     		.2byte	0x4d5
 2796 040d 2A010000 		.4byte	0x12a
 2797 0411 02       		.byte	0x2
 2798 0412 91       		.byte	0x91
 2799 0413 77       		.sleb128 -9
 2800 0414 00       		.byte	0
 2801 0415 15       		.uleb128 0x15
 2802 0416 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 76


 2803 0417 C5010000 		.4byte	.LASF54
 2804 041b 01       		.byte	0x1
 2805 041c C004     		.2byte	0x4c0
 2806 041e 01       		.byte	0x1
 2807 041f 50060000 		.4byte	.LFB53
 2808 0423 8C060000 		.4byte	.LFE53
 2809 0427 6C020000 		.4byte	.LLST24
 2810 042b 01       		.byte	0x1
 2811 042c 4F040000 		.4byte	0x44f
 2812 0430 16       		.uleb128 0x16
 2813 0431 0F010000 		.4byte	.LASF55
 2814 0435 01       		.byte	0x1
 2815 0436 C004     		.2byte	0x4c0
 2816 0438 B1000000 		.4byte	0xb1
 2817 043c 02       		.byte	0x2
 2818 043d 91       		.byte	0x91
 2819 043e 74       		.sleb128 -12
 2820 043f 16       		.uleb128 0x16
 2821 0440 34010000 		.4byte	.LASF52
 2822 0444 01       		.byte	0x1
 2823 0445 C004     		.2byte	0x4c0
 2824 0447 2A010000 		.4byte	0x12a
 2825 044b 02       		.byte	0x2
 2826 044c 91       		.byte	0x91
 2827 044d 73       		.sleb128 -13
 2828 044e 00       		.byte	0
 2829 044f 15       		.uleb128 0x15
 2830 0450 01       		.byte	0x1
 2831 0451 45000000 		.4byte	.LASF56
 2832 0455 01       		.byte	0x1
 2833 0456 A104     		.2byte	0x4a1
 2834 0458 01       		.byte	0x1
 2835 0459 14060000 		.4byte	.LFB52
 2836 045d 50060000 		.4byte	.LFE52
 2837 0461 C8020000 		.4byte	.LLST23
 2838 0465 01       		.byte	0x1
 2839 0466 89040000 		.4byte	0x489
 2840 046a 16       		.uleb128 0x16
 2841 046b 79000000 		.4byte	.LASF57
 2842 046f 01       		.byte	0x1
 2843 0470 A104     		.2byte	0x4a1
 2844 0472 B1000000 		.4byte	0xb1
 2845 0476 02       		.byte	0x2
 2846 0477 91       		.byte	0x91
 2847 0478 74       		.sleb128 -12
 2848 0479 16       		.uleb128 0x16
 2849 047a 34010000 		.4byte	.LASF52
 2850 047e 01       		.byte	0x1
 2851 047f A104     		.2byte	0x4a1
 2852 0481 2A010000 		.4byte	0x12a
 2853 0485 02       		.byte	0x2
 2854 0486 91       		.byte	0x91
 2855 0487 73       		.sleb128 -13
 2856 0488 00       		.byte	0
 2857 0489 15       		.uleb128 0x15
 2858 048a 01       		.byte	0x1
 2859 048b 95020000 		.4byte	.LASF58
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 77


 2860 048f 01       		.byte	0x1
 2861 0490 6604     		.2byte	0x466
 2862 0492 01       		.byte	0x1
 2863 0493 D8050000 		.4byte	.LFB51
 2864 0497 14060000 		.4byte	.LFE51
 2865 049b 24030000 		.4byte	.LLST22
 2866 049f 01       		.byte	0x1
 2867 04a0 C3040000 		.4byte	0x4c3
 2868 04a4 16       		.uleb128 0x16
 2869 04a5 0F010000 		.4byte	.LASF55
 2870 04a9 01       		.byte	0x1
 2871 04aa 6604     		.2byte	0x466
 2872 04ac B1000000 		.4byte	0xb1
 2873 04b0 02       		.byte	0x2
 2874 04b1 91       		.byte	0x91
 2875 04b2 74       		.sleb128 -12
 2876 04b3 16       		.uleb128 0x16
 2877 04b4 34010000 		.4byte	.LASF52
 2878 04b8 01       		.byte	0x1
 2879 04b9 6604     		.2byte	0x466
 2880 04bb 2A010000 		.4byte	0x12a
 2881 04bf 02       		.byte	0x2
 2882 04c0 91       		.byte	0x91
 2883 04c1 73       		.sleb128 -13
 2884 04c2 00       		.byte	0
 2885 04c3 15       		.uleb128 0x15
 2886 04c4 01       		.byte	0x1
 2887 04c5 27040000 		.4byte	.LASF59
 2888 04c9 01       		.byte	0x1
 2889 04ca 4704     		.2byte	0x447
 2890 04cc 01       		.byte	0x1
 2891 04cd 9C050000 		.4byte	.LFB50
 2892 04d1 D8050000 		.4byte	.LFE50
 2893 04d5 80030000 		.4byte	.LLST21
 2894 04d9 01       		.byte	0x1
 2895 04da FD040000 		.4byte	0x4fd
 2896 04de 16       		.uleb128 0x16
 2897 04df 79000000 		.4byte	.LASF57
 2898 04e3 01       		.byte	0x1
 2899 04e4 4704     		.2byte	0x447
 2900 04e6 B1000000 		.4byte	0xb1
 2901 04ea 02       		.byte	0x2
 2902 04eb 91       		.byte	0x91
 2903 04ec 74       		.sleb128 -12
 2904 04ed 16       		.uleb128 0x16
 2905 04ee 34010000 		.4byte	.LASF52
 2906 04f2 01       		.byte	0x1
 2907 04f3 4704     		.2byte	0x447
 2908 04f5 2A010000 		.4byte	0x12a
 2909 04f9 02       		.byte	0x2
 2910 04fa 91       		.byte	0x91
 2911 04fb 73       		.sleb128 -13
 2912 04fc 00       		.byte	0
 2913 04fd 15       		.uleb128 0x15
 2914 04fe 01       		.byte	0x1
 2915 04ff DE000000 		.4byte	.LASF60
 2916 0503 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 78


 2917 0504 2804     		.2byte	0x428
 2918 0506 01       		.byte	0x1
 2919 0507 60050000 		.4byte	.LFB49
 2920 050b 9C050000 		.4byte	.LFE49
 2921 050f DC030000 		.4byte	.LLST20
 2922 0513 01       		.byte	0x1
 2923 0514 37050000 		.4byte	0x537
 2924 0518 16       		.uleb128 0x16
 2925 0519 2D060000 		.4byte	.LASF61
 2926 051d 01       		.byte	0x1
 2927 051e 2804     		.2byte	0x428
 2928 0520 B1000000 		.4byte	0xb1
 2929 0524 02       		.byte	0x2
 2930 0525 91       		.byte	0x91
 2931 0526 74       		.sleb128 -12
 2932 0527 16       		.uleb128 0x16
 2933 0528 34010000 		.4byte	.LASF52
 2934 052c 01       		.byte	0x1
 2935 052d 2804     		.2byte	0x428
 2936 052f 2A010000 		.4byte	0x12a
 2937 0533 02       		.byte	0x2
 2938 0534 91       		.byte	0x91
 2939 0535 73       		.sleb128 -13
 2940 0536 00       		.byte	0
 2941 0537 15       		.uleb128 0x15
 2942 0538 01       		.byte	0x1
 2943 0539 E7040000 		.4byte	.LASF62
 2944 053d 01       		.byte	0x1
 2945 053e 8C03     		.2byte	0x38c
 2946 0540 01       		.byte	0x1
 2947 0541 00040000 		.4byte	.LFB48
 2948 0545 60050000 		.4byte	.LFE48
 2949 0549 38040000 		.4byte	.LLST19
 2950 054d 01       		.byte	0x1
 2951 054e 9E050000 		.4byte	0x59e
 2952 0552 16       		.uleb128 0x16
 2953 0553 EF030000 		.4byte	.LASF63
 2954 0557 01       		.byte	0x1
 2955 0558 8C03     		.2byte	0x38c
 2956 055a 9E050000 		.4byte	0x59e
 2957 055e 02       		.byte	0x2
 2958 055f 91       		.byte	0x91
 2959 0560 64       		.sleb128 -28
 2960 0561 1A       		.uleb128 0x1a
 2961 0562 746D7000 		.ascii	"tmp\000"
 2962 0566 01       		.byte	0x1
 2963 0567 8E03     		.2byte	0x38e
 2964 0569 B1000000 		.4byte	0xb1
 2965 056d 02       		.byte	0x2
 2966 056e 91       		.byte	0x91
 2967 056f 74       		.sleb128 -12
 2968 0570 18       		.uleb128 0x18
 2969 0571 08020000 		.4byte	.LASF64
 2970 0575 01       		.byte	0x1
 2971 0576 8E03     		.2byte	0x38e
 2972 0578 B1000000 		.4byte	0xb1
 2973 057c 02       		.byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 79


 2974 057d 91       		.byte	0x91
 2975 057e 70       		.sleb128 -16
 2976 057f 18       		.uleb128 0x18
 2977 0580 59020000 		.4byte	.LASF65
 2978 0584 01       		.byte	0x1
 2979 0585 8E03     		.2byte	0x38e
 2980 0587 B1000000 		.4byte	0xb1
 2981 058b 02       		.byte	0x2
 2982 058c 91       		.byte	0x91
 2983 058d 6C       		.sleb128 -20
 2984 058e 18       		.uleb128 0x18
 2985 058f 2E010000 		.4byte	.LASF66
 2986 0593 01       		.byte	0x1
 2987 0594 8E03     		.2byte	0x38e
 2988 0596 B1000000 		.4byte	0xb1
 2989 059a 02       		.byte	0x2
 2990 059b 91       		.byte	0x91
 2991 059c 68       		.sleb128 -24
 2992 059d 00       		.byte	0
 2993 059e 1B       		.uleb128 0x1b
 2994 059f 04       		.byte	0x4
 2995 05a0 57020000 		.4byte	0x257
 2996 05a4 15       		.uleb128 0x15
 2997 05a5 01       		.byte	0x1
 2998 05a6 FF040000 		.4byte	.LASF67
 2999 05aa 01       		.byte	0x1
 3000 05ab 7D03     		.2byte	0x37d
 3001 05ad 01       		.byte	0x1
 3002 05ae E0030000 		.4byte	.LFB47
 3003 05b2 00040000 		.4byte	.LFE47
 3004 05b6 94040000 		.4byte	.LLST18
 3005 05ba 01       		.byte	0x1
 3006 05bb CF050000 		.4byte	0x5cf
 3007 05bf 16       		.uleb128 0x16
 3008 05c0 34010000 		.4byte	.LASF52
 3009 05c4 01       		.byte	0x1
 3010 05c5 7D03     		.2byte	0x37d
 3011 05c7 2A010000 		.4byte	0x12a
 3012 05cb 02       		.byte	0x2
 3013 05cc 91       		.byte	0x91
 3014 05cd 77       		.sleb128 -9
 3015 05ce 00       		.byte	0
 3016 05cf 15       		.uleb128 0x15
 3017 05d0 01       		.byte	0x1
 3018 05d1 57030000 		.4byte	.LASF68
 3019 05d5 01       		.byte	0x1
 3020 05d6 6F03     		.2byte	0x36f
 3021 05d8 01       		.byte	0x1
 3022 05d9 BC030000 		.4byte	.LFB46
 3023 05dd E0030000 		.4byte	.LFE46
 3024 05e1 F0040000 		.4byte	.LLST17
 3025 05e5 01       		.byte	0x1
 3026 05e6 FA050000 		.4byte	0x5fa
 3027 05ea 16       		.uleb128 0x16
 3028 05eb 7E010000 		.4byte	.LASF69
 3029 05ef 01       		.byte	0x1
 3030 05f0 6F03     		.2byte	0x36f
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 80


 3031 05f2 B1000000 		.4byte	0xb1
 3032 05f6 02       		.byte	0x2
 3033 05f7 91       		.byte	0x91
 3034 05f8 74       		.sleb128 -12
 3035 05f9 00       		.byte	0
 3036 05fa 15       		.uleb128 0x15
 3037 05fb 01       		.byte	0x1
 3038 05fc 21020000 		.4byte	.LASF70
 3039 0600 01       		.byte	0x1
 3040 0601 5E03     		.2byte	0x35e
 3041 0603 01       		.byte	0x1
 3042 0604 9C030000 		.4byte	.LFB45
 3043 0608 BC030000 		.4byte	.LFE45
 3044 060c 4C050000 		.4byte	.LLST16
 3045 0610 01       		.byte	0x1
 3046 0611 25060000 		.4byte	0x625
 3047 0615 16       		.uleb128 0x16
 3048 0616 34010000 		.4byte	.LASF52
 3049 061a 01       		.byte	0x1
 3050 061b 5E03     		.2byte	0x35e
 3051 061d 2A010000 		.4byte	0x12a
 3052 0621 02       		.byte	0x2
 3053 0622 91       		.byte	0x91
 3054 0623 77       		.sleb128 -9
 3055 0624 00       		.byte	0
 3056 0625 15       		.uleb128 0x15
 3057 0626 01       		.byte	0x1
 3058 0627 B4040000 		.4byte	.LASF71
 3059 062b 01       		.byte	0x1
 3060 062c 3D03     		.2byte	0x33d
 3061 062e 01       		.byte	0x1
 3062 062f 5C030000 		.4byte	.LFB44
 3063 0633 9C030000 		.4byte	.LFE44
 3064 0637 A8050000 		.4byte	.LLST15
 3065 063b 01       		.byte	0x1
 3066 063c 50060000 		.4byte	0x650
 3067 0640 16       		.uleb128 0x16
 3068 0641 5C000000 		.4byte	.LASF72
 3069 0645 01       		.byte	0x1
 3070 0646 3D03     		.2byte	0x33d
 3071 0648 91000000 		.4byte	0x91
 3072 064c 02       		.byte	0x2
 3073 064d 91       		.byte	0x91
 3074 064e 77       		.sleb128 -9
 3075 064f 00       		.byte	0
 3076 0650 15       		.uleb128 0x15
 3077 0651 01       		.byte	0x1
 3078 0652 1E000000 		.4byte	.LASF73
 3079 0656 01       		.byte	0x1
 3080 0657 FE02     		.2byte	0x2fe
 3081 0659 01       		.byte	0x1
 3082 065a 24030000 		.4byte	.LFB43
 3083 065e 5C030000 		.4byte	.LFE43
 3084 0662 04060000 		.4byte	.LLST14
 3085 0666 01       		.byte	0x1
 3086 0667 8A060000 		.4byte	0x68a
 3087 066b 16       		.uleb128 0x16
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 81


 3088 066c 88000000 		.4byte	.LASF74
 3089 0670 01       		.byte	0x1
 3090 0671 FE02     		.2byte	0x2fe
 3091 0673 B1000000 		.4byte	0xb1
 3092 0677 02       		.byte	0x2
 3093 0678 91       		.byte	0x91
 3094 0679 6C       		.sleb128 -20
 3095 067a 18       		.uleb128 0x18
 3096 067b 7A020000 		.4byte	.LASF75
 3097 067f 01       		.byte	0x1
 3098 0680 0003     		.2byte	0x300
 3099 0682 B1000000 		.4byte	0xb1
 3100 0686 02       		.byte	0x2
 3101 0687 91       		.byte	0x91
 3102 0688 74       		.sleb128 -12
 3103 0689 00       		.byte	0
 3104 068a 15       		.uleb128 0x15
 3105 068b 01       		.byte	0x1
 3106 068c 10020000 		.4byte	.LASF76
 3107 0690 01       		.byte	0x1
 3108 0691 D802     		.2byte	0x2d8
 3109 0693 01       		.byte	0x1
 3110 0694 08030000 		.4byte	.LFB42
 3111 0698 24030000 		.4byte	.LFE42
 3112 069c 60060000 		.4byte	.LLST13
 3113 06a0 01       		.byte	0x1
 3114 06a1 B5060000 		.4byte	0x6b5
 3115 06a5 16       		.uleb128 0x16
 3116 06a6 68030000 		.4byte	.LASF77
 3117 06aa 01       		.byte	0x1
 3118 06ab D802     		.2byte	0x2d8
 3119 06ad B1000000 		.4byte	0xb1
 3120 06b1 02       		.byte	0x2
 3121 06b2 91       		.byte	0x91
 3122 06b3 74       		.sleb128 -12
 3123 06b4 00       		.byte	0
 3124 06b5 15       		.uleb128 0x15
 3125 06b6 01       		.byte	0x1
 3126 06b7 1A040000 		.4byte	.LASF78
 3127 06bb 01       		.byte	0x1
 3128 06bc BC02     		.2byte	0x2bc
 3129 06be 01       		.byte	0x1
 3130 06bf BC020000 		.4byte	.LFB41
 3131 06c3 08030000 		.4byte	.LFE41
 3132 06c7 BC060000 		.4byte	.LLST12
 3133 06cb 01       		.byte	0x1
 3134 06cc EF060000 		.4byte	0x6ef
 3135 06d0 16       		.uleb128 0x16
 3136 06d1 FD050000 		.4byte	.LASF42
 3137 06d5 01       		.byte	0x1
 3138 06d6 BC02     		.2byte	0x2bc
 3139 06d8 91000000 		.4byte	0x91
 3140 06dc 02       		.byte	0x2
 3141 06dd 91       		.byte	0x91
 3142 06de 77       		.sleb128 -9
 3143 06df 16       		.uleb128 0x16
 3144 06e0 34010000 		.4byte	.LASF52
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 82


 3145 06e4 01       		.byte	0x1
 3146 06e5 BC02     		.2byte	0x2bc
 3147 06e7 2A010000 		.4byte	0x12a
 3148 06eb 02       		.byte	0x2
 3149 06ec 91       		.byte	0x91
 3150 06ed 76       		.sleb128 -10
 3151 06ee 00       		.byte	0
 3152 06ef 15       		.uleb128 0x15
 3153 06f0 01       		.byte	0x1
 3154 06f1 3B060000 		.4byte	.LASF79
 3155 06f5 01       		.byte	0x1
 3156 06f6 9402     		.2byte	0x294
 3157 06f8 01       		.byte	0x1
 3158 06f9 84020000 		.4byte	.LFB40
 3159 06fd BC020000 		.4byte	.LFE40
 3160 0701 18070000 		.4byte	.LLST11
 3161 0705 01       		.byte	0x1
 3162 0706 29070000 		.4byte	0x729
 3163 070a 16       		.uleb128 0x16
 3164 070b 15000000 		.4byte	.LASF80
 3165 070f 01       		.byte	0x1
 3166 0710 9402     		.2byte	0x294
 3167 0712 B1000000 		.4byte	0xb1
 3168 0716 02       		.byte	0x2
 3169 0717 91       		.byte	0x91
 3170 0718 6C       		.sleb128 -20
 3171 0719 18       		.uleb128 0x18
 3172 071a 7A020000 		.4byte	.LASF75
 3173 071e 01       		.byte	0x1
 3174 071f 9602     		.2byte	0x296
 3175 0721 B1000000 		.4byte	0xb1
 3176 0725 02       		.byte	0x2
 3177 0726 91       		.byte	0x91
 3178 0727 74       		.sleb128 -12
 3179 0728 00       		.byte	0
 3180 0729 15       		.uleb128 0x15
 3181 072a 01       		.byte	0x1
 3182 072b 6A020000 		.4byte	.LASF81
 3183 072f 01       		.byte	0x1
 3184 0730 7A02     		.2byte	0x27a
 3185 0732 01       		.byte	0x1
 3186 0733 4C020000 		.4byte	.LFB39
 3187 0737 84020000 		.4byte	.LFE39
 3188 073b 74070000 		.4byte	.LLST10
 3189 073f 01       		.byte	0x1
 3190 0740 63070000 		.4byte	0x763
 3191 0744 16       		.uleb128 0x16
 3192 0745 15000000 		.4byte	.LASF80
 3193 0749 01       		.byte	0x1
 3194 074a 7A02     		.2byte	0x27a
 3195 074c B1000000 		.4byte	0xb1
 3196 0750 02       		.byte	0x2
 3197 0751 91       		.byte	0x91
 3198 0752 6C       		.sleb128 -20
 3199 0753 18       		.uleb128 0x18
 3200 0754 7A020000 		.4byte	.LASF75
 3201 0758 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 83


 3202 0759 7C02     		.2byte	0x27c
 3203 075b B1000000 		.4byte	0xb1
 3204 075f 02       		.byte	0x2
 3205 0760 91       		.byte	0x91
 3206 0761 74       		.sleb128 -12
 3207 0762 00       		.byte	0
 3208 0763 15       		.uleb128 0x15
 3209 0764 01       		.byte	0x1
 3210 0765 CE050000 		.4byte	.LASF82
 3211 0769 01       		.byte	0x1
 3212 076a 6002     		.2byte	0x260
 3213 076c 01       		.byte	0x1
 3214 076d 14020000 		.4byte	.LFB38
 3215 0771 4C020000 		.4byte	.LFE38
 3216 0775 D0070000 		.4byte	.LLST9
 3217 0779 01       		.byte	0x1
 3218 077a 9D070000 		.4byte	0x79d
 3219 077e 16       		.uleb128 0x16
 3220 077f A1030000 		.4byte	.LASF83
 3221 0783 01       		.byte	0x1
 3222 0784 6002     		.2byte	0x260
 3223 0786 B1000000 		.4byte	0xb1
 3224 078a 02       		.byte	0x2
 3225 078b 91       		.byte	0x91
 3226 078c 6C       		.sleb128 -20
 3227 078d 18       		.uleb128 0x18
 3228 078e 7A020000 		.4byte	.LASF75
 3229 0792 01       		.byte	0x1
 3230 0793 6202     		.2byte	0x262
 3231 0795 B1000000 		.4byte	0xb1
 3232 0799 02       		.byte	0x2
 3233 079a 91       		.byte	0x91
 3234 079b 74       		.sleb128 -12
 3235 079c 00       		.byte	0
 3236 079d 1C       		.uleb128 0x1c
 3237 079e 01       		.byte	0x1
 3238 079f 2C020000 		.4byte	.LASF104
 3239 07a3 01       		.byte	0x1
 3240 07a4 4B02     		.2byte	0x24b
 3241 07a6 01       		.byte	0x1
 3242 07a7 91000000 		.4byte	0x91
 3243 07ab F8010000 		.4byte	.LFB37
 3244 07af 14020000 		.4byte	.LFE37
 3245 07b3 2C080000 		.4byte	.LLST8
 3246 07b7 01       		.byte	0x1
 3247 07b8 15       		.uleb128 0x15
 3248 07b9 01       		.byte	0x1
 3249 07ba 34030000 		.4byte	.LASF84
 3250 07be 01       		.byte	0x1
 3251 07bf 3402     		.2byte	0x234
 3252 07c1 01       		.byte	0x1
 3253 07c2 C0010000 		.4byte	.LFB36
 3254 07c6 F8010000 		.4byte	.LFE36
 3255 07ca 70080000 		.4byte	.LLST7
 3256 07ce 01       		.byte	0x1
 3257 07cf F2070000 		.4byte	0x7f2
 3258 07d3 16       		.uleb128 0x16
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 84


 3259 07d4 58040000 		.4byte	.LASF85
 3260 07d8 01       		.byte	0x1
 3261 07d9 3402     		.2byte	0x234
 3262 07db B1000000 		.4byte	0xb1
 3263 07df 02       		.byte	0x2
 3264 07e0 91       		.byte	0x91
 3265 07e1 6C       		.sleb128 -20
 3266 07e2 18       		.uleb128 0x18
 3267 07e3 7A020000 		.4byte	.LASF75
 3268 07e7 01       		.byte	0x1
 3269 07e8 3602     		.2byte	0x236
 3270 07ea B1000000 		.4byte	0xb1
 3271 07ee 02       		.byte	0x2
 3272 07ef 91       		.byte	0x91
 3273 07f0 74       		.sleb128 -12
 3274 07f1 00       		.byte	0
 3275 07f2 15       		.uleb128 0x15
 3276 07f3 01       		.byte	0x1
 3277 07f4 B6000000 		.4byte	.LASF86
 3278 07f8 01       		.byte	0x1
 3279 07f9 9101     		.2byte	0x191
 3280 07fb 01       		.byte	0x1
 3281 07fc A0010000 		.4byte	.LFB35
 3282 0800 C0010000 		.4byte	.LFE35
 3283 0804 CC080000 		.4byte	.LLST6
 3284 0808 01       		.byte	0x1
 3285 0809 1D080000 		.4byte	0x81d
 3286 080d 16       		.uleb128 0x16
 3287 080e 34010000 		.4byte	.LASF52
 3288 0812 01       		.byte	0x1
 3289 0813 9101     		.2byte	0x191
 3290 0815 2A010000 		.4byte	0x12a
 3291 0819 02       		.byte	0x2
 3292 081a 91       		.byte	0x91
 3293 081b 77       		.sleb128 -9
 3294 081c 00       		.byte	0
 3295 081d 15       		.uleb128 0x15
 3296 081e 01       		.byte	0x1
 3297 081f DC010000 		.4byte	.LASF87
 3298 0823 01       		.byte	0x1
 3299 0824 7A01     		.2byte	0x17a
 3300 0826 01       		.byte	0x1
 3301 0827 64010000 		.4byte	.LFB34
 3302 082b A0010000 		.4byte	.LFE34
 3303 082f 28090000 		.4byte	.LLST5
 3304 0833 01       		.byte	0x1
 3305 0834 66080000 		.4byte	0x866
 3306 0838 16       		.uleb128 0x16
 3307 0839 26030000 		.4byte	.LASF88
 3308 083d 01       		.byte	0x1
 3309 083e 7A01     		.2byte	0x17a
 3310 0840 B1000000 		.4byte	0xb1
 3311 0844 02       		.byte	0x2
 3312 0845 91       		.byte	0x91
 3313 0846 6C       		.sleb128 -20
 3314 0847 16       		.uleb128 0x16
 3315 0848 D3000000 		.4byte	.LASF89
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 85


 3316 084c 01       		.byte	0x1
 3317 084d 7A01     		.2byte	0x17a
 3318 084f B1000000 		.4byte	0xb1
 3319 0853 02       		.byte	0x2
 3320 0854 91       		.byte	0x91
 3321 0855 68       		.sleb128 -24
 3322 0856 18       		.uleb128 0x18
 3323 0857 7A020000 		.4byte	.LASF75
 3324 085b 01       		.byte	0x1
 3325 085c 7C01     		.2byte	0x17c
 3326 085e B1000000 		.4byte	0xb1
 3327 0862 02       		.byte	0x2
 3328 0863 91       		.byte	0x91
 3329 0864 74       		.sleb128 -12
 3330 0865 00       		.byte	0
 3331 0866 15       		.uleb128 0x15
 3332 0867 01       		.byte	0x1
 3333 0868 DD050000 		.4byte	.LASF90
 3334 086c 01       		.byte	0x1
 3335 086d 6201     		.2byte	0x162
 3336 086f 01       		.byte	0x1
 3337 0870 44010000 		.4byte	.LFB33
 3338 0874 64010000 		.4byte	.LFE33
 3339 0878 84090000 		.4byte	.LLST4
 3340 087c 01       		.byte	0x1
 3341 087d 91080000 		.4byte	0x891
 3342 0881 16       		.uleb128 0x16
 3343 0882 34010000 		.4byte	.LASF52
 3344 0886 01       		.byte	0x1
 3345 0887 6201     		.2byte	0x162
 3346 0889 2A010000 		.4byte	0x12a
 3347 088d 02       		.byte	0x2
 3348 088e 91       		.byte	0x91
 3349 088f 77       		.sleb128 -9
 3350 0890 00       		.byte	0
 3351 0891 15       		.uleb128 0x15
 3352 0892 01       		.byte	0x1
 3353 0893 0F060000 		.4byte	.LASF91
 3354 0897 01       		.byte	0x1
 3355 0898 4E01     		.2byte	0x14e
 3356 089a 01       		.byte	0x1
 3357 089b 08010000 		.4byte	.LFB32
 3358 089f 44010000 		.4byte	.LFE32
 3359 08a3 E0090000 		.4byte	.LLST3
 3360 08a7 01       		.byte	0x1
 3361 08a8 CB080000 		.4byte	0x8cb
 3362 08ac 16       		.uleb128 0x16
 3363 08ad D3040000 		.4byte	.LASF92
 3364 08b1 01       		.byte	0x1
 3365 08b2 4E01     		.2byte	0x14e
 3366 08b4 91000000 		.4byte	0x91
 3367 08b8 02       		.byte	0x2
 3368 08b9 91       		.byte	0x91
 3369 08ba 6F       		.sleb128 -17
 3370 08bb 18       		.uleb128 0x18
 3371 08bc 7A020000 		.4byte	.LASF75
 3372 08c0 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 86


 3373 08c1 5001     		.2byte	0x150
 3374 08c3 B1000000 		.4byte	0xb1
 3375 08c7 02       		.byte	0x2
 3376 08c8 91       		.byte	0x91
 3377 08c9 74       		.sleb128 -12
 3378 08ca 00       		.byte	0
 3379 08cb 1D       		.uleb128 0x1d
 3380 08cc 01       		.byte	0x1
 3381 08cd 56010000 		.4byte	.LASF93
 3382 08d1 01       		.byte	0x1
 3383 08d2 3001     		.2byte	0x130
 3384 08d4 01       		.byte	0x1
 3385 08d5 51010000 		.4byte	0x151
 3386 08d9 B8000000 		.4byte	.LFB31
 3387 08dd 08010000 		.4byte	.LFE31
 3388 08e1 3C0A0000 		.4byte	.LLST2
 3389 08e5 01       		.byte	0x1
 3390 08e6 18090000 		.4byte	0x918
 3391 08ea 18       		.uleb128 0x18
 3392 08eb C2020000 		.4byte	.LASF94
 3393 08ef 01       		.byte	0x1
 3394 08f0 3201     		.2byte	0x132
 3395 08f2 BC000000 		.4byte	0xbc
 3396 08f6 02       		.byte	0x2
 3397 08f7 91       		.byte	0x91
 3398 08f8 70       		.sleb128 -16
 3399 08f9 18       		.uleb128 0x18
 3400 08fa 9A030000 		.4byte	.LASF95
 3401 08fe 01       		.byte	0x1
 3402 08ff 3301     		.2byte	0x133
 3403 0901 51010000 		.4byte	0x151
 3404 0905 02       		.byte	0x2
 3405 0906 91       		.byte	0x91
 3406 0907 77       		.sleb128 -9
 3407 0908 18       		.uleb128 0x18
 3408 0909 AC030000 		.4byte	.LASF96
 3409 090d 01       		.byte	0x1
 3410 090e 3401     		.2byte	0x134
 3411 0910 F7000000 		.4byte	0xf7
 3412 0914 02       		.byte	0x2
 3413 0915 91       		.byte	0x91
 3414 0916 76       		.sleb128 -10
 3415 0917 00       		.byte	0
 3416 0918 15       		.uleb128 0x15
 3417 0919 01       		.byte	0x1
 3418 091a D0030000 		.4byte	.LASF97
 3419 091e 01       		.byte	0x1
 3420 091f 0E01     		.2byte	0x10e
 3421 0921 01       		.byte	0x1
 3422 0922 5C000000 		.4byte	.LFB30
 3423 0926 B8000000 		.4byte	.LFE30
 3424 092a 8C0A0000 		.4byte	.LLST1
 3425 092e 01       		.byte	0x1
 3426 092f 43090000 		.4byte	0x943
 3427 0933 16       		.uleb128 0x16
 3428 0934 50040000 		.4byte	.LASF98
 3429 0938 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 87


 3430 0939 0E01     		.2byte	0x10e
 3431 093b B1000000 		.4byte	0xb1
 3432 093f 02       		.byte	0x2
 3433 0940 91       		.byte	0x91
 3434 0941 74       		.sleb128 -12
 3435 0942 00       		.byte	0
 3436 0943 1E       		.uleb128 0x1e
 3437 0944 01       		.byte	0x1
 3438 0945 4B010000 		.4byte	.LASF100
 3439 0949 01       		.byte	0x1
 3440 094a D9       		.byte	0xd9
 3441 094b 01       		.byte	0x1
 3442 094c 00000000 		.4byte	.LFB29
 3443 0950 5C000000 		.4byte	.LFE29
 3444 0954 E80A0000 		.4byte	.LLST0
 3445 0958 01       		.byte	0x1
 3446 0959 00       		.byte	0
 3447              		.section	.debug_abbrev,"",%progbits
 3448              	.Ldebug_abbrev0:
 3449 0000 01       		.uleb128 0x1
 3450 0001 11       		.uleb128 0x11
 3451 0002 01       		.byte	0x1
 3452 0003 25       		.uleb128 0x25
 3453 0004 0E       		.uleb128 0xe
 3454 0005 13       		.uleb128 0x13
 3455 0006 0B       		.uleb128 0xb
 3456 0007 03       		.uleb128 0x3
 3457 0008 0E       		.uleb128 0xe
 3458 0009 1B       		.uleb128 0x1b
 3459 000a 0E       		.uleb128 0xe
 3460 000b 11       		.uleb128 0x11
 3461 000c 01       		.uleb128 0x1
 3462 000d 12       		.uleb128 0x12
 3463 000e 01       		.uleb128 0x1
 3464 000f 10       		.uleb128 0x10
 3465 0010 06       		.uleb128 0x6
 3466 0011 00       		.byte	0
 3467 0012 00       		.byte	0
 3468 0013 02       		.uleb128 0x2
 3469 0014 24       		.uleb128 0x24
 3470 0015 00       		.byte	0
 3471 0016 0B       		.uleb128 0xb
 3472 0017 0B       		.uleb128 0xb
 3473 0018 3E       		.uleb128 0x3e
 3474 0019 0B       		.uleb128 0xb
 3475 001a 03       		.uleb128 0x3
 3476 001b 0E       		.uleb128 0xe
 3477 001c 00       		.byte	0
 3478 001d 00       		.byte	0
 3479 001e 03       		.uleb128 0x3
 3480 001f 16       		.uleb128 0x16
 3481 0020 00       		.byte	0
 3482 0021 03       		.uleb128 0x3
 3483 0022 0E       		.uleb128 0xe
 3484 0023 3A       		.uleb128 0x3a
 3485 0024 0B       		.uleb128 0xb
 3486 0025 3B       		.uleb128 0x3b
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 88


 3487 0026 0B       		.uleb128 0xb
 3488 0027 49       		.uleb128 0x49
 3489 0028 13       		.uleb128 0x13
 3490 0029 00       		.byte	0
 3491 002a 00       		.byte	0
 3492 002b 04       		.uleb128 0x4
 3493 002c 24       		.uleb128 0x24
 3494 002d 00       		.byte	0
 3495 002e 0B       		.uleb128 0xb
 3496 002f 0B       		.uleb128 0xb
 3497 0030 3E       		.uleb128 0x3e
 3498 0031 0B       		.uleb128 0xb
 3499 0032 03       		.uleb128 0x3
 3500 0033 08       		.uleb128 0x8
 3501 0034 00       		.byte	0
 3502 0035 00       		.byte	0
 3503 0036 05       		.uleb128 0x5
 3504 0037 35       		.uleb128 0x35
 3505 0038 00       		.byte	0
 3506 0039 49       		.uleb128 0x49
 3507 003a 13       		.uleb128 0x13
 3508 003b 00       		.byte	0
 3509 003c 00       		.byte	0
 3510 003d 06       		.uleb128 0x6
 3511 003e 26       		.uleb128 0x26
 3512 003f 00       		.byte	0
 3513 0040 49       		.uleb128 0x49
 3514 0041 13       		.uleb128 0x13
 3515 0042 00       		.byte	0
 3516 0043 00       		.byte	0
 3517 0044 07       		.uleb128 0x7
 3518 0045 34       		.uleb128 0x34
 3519 0046 00       		.byte	0
 3520 0047 03       		.uleb128 0x3
 3521 0048 0E       		.uleb128 0xe
 3522 0049 3A       		.uleb128 0x3a
 3523 004a 0B       		.uleb128 0xb
 3524 004b 3B       		.uleb128 0x3b
 3525 004c 05       		.uleb128 0x5
 3526 004d 49       		.uleb128 0x49
 3527 004e 13       		.uleb128 0x13
 3528 004f 3F       		.uleb128 0x3f
 3529 0050 0C       		.uleb128 0xc
 3530 0051 3C       		.uleb128 0x3c
 3531 0052 0C       		.uleb128 0xc
 3532 0053 00       		.byte	0
 3533 0054 00       		.byte	0
 3534 0055 08       		.uleb128 0x8
 3535 0056 34       		.uleb128 0x34
 3536 0057 00       		.byte	0
 3537 0058 03       		.uleb128 0x3
 3538 0059 0E       		.uleb128 0xe
 3539 005a 3A       		.uleb128 0x3a
 3540 005b 0B       		.uleb128 0xb
 3541 005c 3B       		.uleb128 0x3b
 3542 005d 0B       		.uleb128 0xb
 3543 005e 49       		.uleb128 0x49
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 89


 3544 005f 13       		.uleb128 0x13
 3545 0060 3F       		.uleb128 0x3f
 3546 0061 0C       		.uleb128 0xc
 3547 0062 3C       		.uleb128 0x3c
 3548 0063 0C       		.uleb128 0xc
 3549 0064 00       		.byte	0
 3550 0065 00       		.byte	0
 3551 0066 09       		.uleb128 0x9
 3552 0067 04       		.uleb128 0x4
 3553 0068 01       		.byte	0x1
 3554 0069 3E       		.uleb128 0x3e
 3555 006a 0B       		.uleb128 0xb
 3556 006b 0B       		.uleb128 0xb
 3557 006c 0B       		.uleb128 0xb
 3558 006d 49       		.uleb128 0x49
 3559 006e 13       		.uleb128 0x13
 3560 006f 3A       		.uleb128 0x3a
 3561 0070 0B       		.uleb128 0xb
 3562 0071 3B       		.uleb128 0x3b
 3563 0072 05       		.uleb128 0x5
 3564 0073 01       		.uleb128 0x1
 3565 0074 13       		.uleb128 0x13
 3566 0075 00       		.byte	0
 3567 0076 00       		.byte	0
 3568 0077 0A       		.uleb128 0xa
 3569 0078 28       		.uleb128 0x28
 3570 0079 00       		.byte	0
 3571 007a 03       		.uleb128 0x3
 3572 007b 0E       		.uleb128 0xe
 3573 007c 1C       		.uleb128 0x1c
 3574 007d 0B       		.uleb128 0xb
 3575 007e 00       		.byte	0
 3576 007f 00       		.byte	0
 3577 0080 0B       		.uleb128 0xb
 3578 0081 28       		.uleb128 0x28
 3579 0082 00       		.byte	0
 3580 0083 03       		.uleb128 0x3
 3581 0084 08       		.uleb128 0x8
 3582 0085 1C       		.uleb128 0x1c
 3583 0086 0B       		.uleb128 0xb
 3584 0087 00       		.byte	0
 3585 0088 00       		.byte	0
 3586 0089 0C       		.uleb128 0xc
 3587 008a 16       		.uleb128 0x16
 3588 008b 00       		.byte	0
 3589 008c 03       		.uleb128 0x3
 3590 008d 0E       		.uleb128 0xe
 3591 008e 3A       		.uleb128 0x3a
 3592 008f 0B       		.uleb128 0xb
 3593 0090 3B       		.uleb128 0x3b
 3594 0091 05       		.uleb128 0x5
 3595 0092 49       		.uleb128 0x49
 3596 0093 13       		.uleb128 0x13
 3597 0094 00       		.byte	0
 3598 0095 00       		.byte	0
 3599 0096 0D       		.uleb128 0xd
 3600 0097 13       		.uleb128 0x13
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 90


 3601 0098 01       		.byte	0x1
 3602 0099 0B       		.uleb128 0xb
 3603 009a 0B       		.uleb128 0xb
 3604 009b 3A       		.uleb128 0x3a
 3605 009c 0B       		.uleb128 0xb
 3606 009d 3B       		.uleb128 0x3b
 3607 009e 05       		.uleb128 0x5
 3608 009f 01       		.uleb128 0x1
 3609 00a0 13       		.uleb128 0x13
 3610 00a1 00       		.byte	0
 3611 00a2 00       		.byte	0
 3612 00a3 0E       		.uleb128 0xe
 3613 00a4 0D       		.uleb128 0xd
 3614 00a5 00       		.byte	0
 3615 00a6 03       		.uleb128 0x3
 3616 00a7 08       		.uleb128 0x8
 3617 00a8 3A       		.uleb128 0x3a
 3618 00a9 0B       		.uleb128 0xb
 3619 00aa 3B       		.uleb128 0x3b
 3620 00ab 05       		.uleb128 0x5
 3621 00ac 49       		.uleb128 0x49
 3622 00ad 13       		.uleb128 0x13
 3623 00ae 38       		.uleb128 0x38
 3624 00af 0A       		.uleb128 0xa
 3625 00b0 00       		.byte	0
 3626 00b1 00       		.byte	0
 3627 00b2 0F       		.uleb128 0xf
 3628 00b3 0D       		.uleb128 0xd
 3629 00b4 00       		.byte	0
 3630 00b5 03       		.uleb128 0x3
 3631 00b6 0E       		.uleb128 0xe
 3632 00b7 3A       		.uleb128 0x3a
 3633 00b8 0B       		.uleb128 0xb
 3634 00b9 3B       		.uleb128 0x3b
 3635 00ba 05       		.uleb128 0x5
 3636 00bb 49       		.uleb128 0x49
 3637 00bc 13       		.uleb128 0x13
 3638 00bd 38       		.uleb128 0x38
 3639 00be 0A       		.uleb128 0xa
 3640 00bf 00       		.byte	0
 3641 00c0 00       		.byte	0
 3642 00c1 10       		.uleb128 0x10
 3643 00c2 13       		.uleb128 0x13
 3644 00c3 01       		.byte	0x1
 3645 00c4 0B       		.uleb128 0xb
 3646 00c5 0B       		.uleb128 0xb
 3647 00c6 3A       		.uleb128 0x3a
 3648 00c7 0B       		.uleb128 0xb
 3649 00c8 3B       		.uleb128 0x3b
 3650 00c9 0B       		.uleb128 0xb
 3651 00ca 01       		.uleb128 0x1
 3652 00cb 13       		.uleb128 0x13
 3653 00cc 00       		.byte	0
 3654 00cd 00       		.byte	0
 3655 00ce 11       		.uleb128 0x11
 3656 00cf 0D       		.uleb128 0xd
 3657 00d0 00       		.byte	0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 91


 3658 00d1 03       		.uleb128 0x3
 3659 00d2 0E       		.uleb128 0xe
 3660 00d3 3A       		.uleb128 0x3a
 3661 00d4 0B       		.uleb128 0xb
 3662 00d5 3B       		.uleb128 0x3b
 3663 00d6 0B       		.uleb128 0xb
 3664 00d7 49       		.uleb128 0x49
 3665 00d8 13       		.uleb128 0x13
 3666 00d9 38       		.uleb128 0x38
 3667 00da 0A       		.uleb128 0xa
 3668 00db 00       		.byte	0
 3669 00dc 00       		.byte	0
 3670 00dd 12       		.uleb128 0x12
 3671 00de 01       		.uleb128 0x1
 3672 00df 01       		.byte	0x1
 3673 00e0 49       		.uleb128 0x49
 3674 00e1 13       		.uleb128 0x13
 3675 00e2 01       		.uleb128 0x1
 3676 00e3 13       		.uleb128 0x13
 3677 00e4 00       		.byte	0
 3678 00e5 00       		.byte	0
 3679 00e6 13       		.uleb128 0x13
 3680 00e7 21       		.uleb128 0x21
 3681 00e8 00       		.byte	0
 3682 00e9 49       		.uleb128 0x49
 3683 00ea 13       		.uleb128 0x13
 3684 00eb 2F       		.uleb128 0x2f
 3685 00ec 0B       		.uleb128 0xb
 3686 00ed 00       		.byte	0
 3687 00ee 00       		.byte	0
 3688 00ef 14       		.uleb128 0x14
 3689 00f0 34       		.uleb128 0x34
 3690 00f1 00       		.byte	0
 3691 00f2 03       		.uleb128 0x3
 3692 00f3 0E       		.uleb128 0xe
 3693 00f4 3A       		.uleb128 0x3a
 3694 00f5 0B       		.uleb128 0xb
 3695 00f6 3B       		.uleb128 0x3b
 3696 00f7 0B       		.uleb128 0xb
 3697 00f8 49       		.uleb128 0x49
 3698 00f9 13       		.uleb128 0x13
 3699 00fa 02       		.uleb128 0x2
 3700 00fb 0A       		.uleb128 0xa
 3701 00fc 00       		.byte	0
 3702 00fd 00       		.byte	0
 3703 00fe 15       		.uleb128 0x15
 3704 00ff 2E       		.uleb128 0x2e
 3705 0100 01       		.byte	0x1
 3706 0101 3F       		.uleb128 0x3f
 3707 0102 0C       		.uleb128 0xc
 3708 0103 03       		.uleb128 0x3
 3709 0104 0E       		.uleb128 0xe
 3710 0105 3A       		.uleb128 0x3a
 3711 0106 0B       		.uleb128 0xb
 3712 0107 3B       		.uleb128 0x3b
 3713 0108 05       		.uleb128 0x5
 3714 0109 27       		.uleb128 0x27
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 92


 3715 010a 0C       		.uleb128 0xc
 3716 010b 11       		.uleb128 0x11
 3717 010c 01       		.uleb128 0x1
 3718 010d 12       		.uleb128 0x12
 3719 010e 01       		.uleb128 0x1
 3720 010f 40       		.uleb128 0x40
 3721 0110 06       		.uleb128 0x6
 3722 0111 9742     		.uleb128 0x2117
 3723 0113 0C       		.uleb128 0xc
 3724 0114 01       		.uleb128 0x1
 3725 0115 13       		.uleb128 0x13
 3726 0116 00       		.byte	0
 3727 0117 00       		.byte	0
 3728 0118 16       		.uleb128 0x16
 3729 0119 05       		.uleb128 0x5
 3730 011a 00       		.byte	0
 3731 011b 03       		.uleb128 0x3
 3732 011c 0E       		.uleb128 0xe
 3733 011d 3A       		.uleb128 0x3a
 3734 011e 0B       		.uleb128 0xb
 3735 011f 3B       		.uleb128 0x3b
 3736 0120 05       		.uleb128 0x5
 3737 0121 49       		.uleb128 0x49
 3738 0122 13       		.uleb128 0x13
 3739 0123 02       		.uleb128 0x2
 3740 0124 0A       		.uleb128 0xa
 3741 0125 00       		.byte	0
 3742 0126 00       		.byte	0
 3743 0127 17       		.uleb128 0x17
 3744 0128 2E       		.uleb128 0x2e
 3745 0129 01       		.byte	0x1
 3746 012a 3F       		.uleb128 0x3f
 3747 012b 0C       		.uleb128 0xc
 3748 012c 03       		.uleb128 0x3
 3749 012d 0E       		.uleb128 0xe
 3750 012e 3A       		.uleb128 0x3a
 3751 012f 0B       		.uleb128 0xb
 3752 0130 3B       		.uleb128 0x3b
 3753 0131 05       		.uleb128 0x5
 3754 0132 27       		.uleb128 0x27
 3755 0133 0C       		.uleb128 0xc
 3756 0134 49       		.uleb128 0x49
 3757 0135 13       		.uleb128 0x13
 3758 0136 11       		.uleb128 0x11
 3759 0137 01       		.uleb128 0x1
 3760 0138 12       		.uleb128 0x12
 3761 0139 01       		.uleb128 0x1
 3762 013a 40       		.uleb128 0x40
 3763 013b 06       		.uleb128 0x6
 3764 013c 9742     		.uleb128 0x2117
 3765 013e 0C       		.uleb128 0xc
 3766 013f 01       		.uleb128 0x1
 3767 0140 13       		.uleb128 0x13
 3768 0141 00       		.byte	0
 3769 0142 00       		.byte	0
 3770 0143 18       		.uleb128 0x18
 3771 0144 34       		.uleb128 0x34
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 93


 3772 0145 00       		.byte	0
 3773 0146 03       		.uleb128 0x3
 3774 0147 0E       		.uleb128 0xe
 3775 0148 3A       		.uleb128 0x3a
 3776 0149 0B       		.uleb128 0xb
 3777 014a 3B       		.uleb128 0x3b
 3778 014b 05       		.uleb128 0x5
 3779 014c 49       		.uleb128 0x49
 3780 014d 13       		.uleb128 0x13
 3781 014e 02       		.uleb128 0x2
 3782 014f 0A       		.uleb128 0xa
 3783 0150 00       		.byte	0
 3784 0151 00       		.byte	0
 3785 0152 19       		.uleb128 0x19
 3786 0153 2E       		.uleb128 0x2e
 3787 0154 00       		.byte	0
 3788 0155 3F       		.uleb128 0x3f
 3789 0156 0C       		.uleb128 0xc
 3790 0157 03       		.uleb128 0x3
 3791 0158 0E       		.uleb128 0xe
 3792 0159 3A       		.uleb128 0x3a
 3793 015a 0B       		.uleb128 0xb
 3794 015b 3B       		.uleb128 0x3b
 3795 015c 05       		.uleb128 0x5
 3796 015d 27       		.uleb128 0x27
 3797 015e 0C       		.uleb128 0xc
 3798 015f 11       		.uleb128 0x11
 3799 0160 01       		.uleb128 0x1
 3800 0161 12       		.uleb128 0x12
 3801 0162 01       		.uleb128 0x1
 3802 0163 40       		.uleb128 0x40
 3803 0164 06       		.uleb128 0x6
 3804 0165 9742     		.uleb128 0x2117
 3805 0167 0C       		.uleb128 0xc
 3806 0168 00       		.byte	0
 3807 0169 00       		.byte	0
 3808 016a 1A       		.uleb128 0x1a
 3809 016b 34       		.uleb128 0x34
 3810 016c 00       		.byte	0
 3811 016d 03       		.uleb128 0x3
 3812 016e 08       		.uleb128 0x8
 3813 016f 3A       		.uleb128 0x3a
 3814 0170 0B       		.uleb128 0xb
 3815 0171 3B       		.uleb128 0x3b
 3816 0172 05       		.uleb128 0x5
 3817 0173 49       		.uleb128 0x49
 3818 0174 13       		.uleb128 0x13
 3819 0175 02       		.uleb128 0x2
 3820 0176 0A       		.uleb128 0xa
 3821 0177 00       		.byte	0
 3822 0178 00       		.byte	0
 3823 0179 1B       		.uleb128 0x1b
 3824 017a 0F       		.uleb128 0xf
 3825 017b 00       		.byte	0
 3826 017c 0B       		.uleb128 0xb
 3827 017d 0B       		.uleb128 0xb
 3828 017e 49       		.uleb128 0x49
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 94


 3829 017f 13       		.uleb128 0x13
 3830 0180 00       		.byte	0
 3831 0181 00       		.byte	0
 3832 0182 1C       		.uleb128 0x1c
 3833 0183 2E       		.uleb128 0x2e
 3834 0184 00       		.byte	0
 3835 0185 3F       		.uleb128 0x3f
 3836 0186 0C       		.uleb128 0xc
 3837 0187 03       		.uleb128 0x3
 3838 0188 0E       		.uleb128 0xe
 3839 0189 3A       		.uleb128 0x3a
 3840 018a 0B       		.uleb128 0xb
 3841 018b 3B       		.uleb128 0x3b
 3842 018c 05       		.uleb128 0x5
 3843 018d 27       		.uleb128 0x27
 3844 018e 0C       		.uleb128 0xc
 3845 018f 49       		.uleb128 0x49
 3846 0190 13       		.uleb128 0x13
 3847 0191 11       		.uleb128 0x11
 3848 0192 01       		.uleb128 0x1
 3849 0193 12       		.uleb128 0x12
 3850 0194 01       		.uleb128 0x1
 3851 0195 40       		.uleb128 0x40
 3852 0196 06       		.uleb128 0x6
 3853 0197 9742     		.uleb128 0x2117
 3854 0199 0C       		.uleb128 0xc
 3855 019a 00       		.byte	0
 3856 019b 00       		.byte	0
 3857 019c 1D       		.uleb128 0x1d
 3858 019d 2E       		.uleb128 0x2e
 3859 019e 01       		.byte	0x1
 3860 019f 3F       		.uleb128 0x3f
 3861 01a0 0C       		.uleb128 0xc
 3862 01a1 03       		.uleb128 0x3
 3863 01a2 0E       		.uleb128 0xe
 3864 01a3 3A       		.uleb128 0x3a
 3865 01a4 0B       		.uleb128 0xb
 3866 01a5 3B       		.uleb128 0x3b
 3867 01a6 05       		.uleb128 0x5
 3868 01a7 27       		.uleb128 0x27
 3869 01a8 0C       		.uleb128 0xc
 3870 01a9 49       		.uleb128 0x49
 3871 01aa 13       		.uleb128 0x13
 3872 01ab 11       		.uleb128 0x11
 3873 01ac 01       		.uleb128 0x1
 3874 01ad 12       		.uleb128 0x12
 3875 01ae 01       		.uleb128 0x1
 3876 01af 40       		.uleb128 0x40
 3877 01b0 06       		.uleb128 0x6
 3878 01b1 9642     		.uleb128 0x2116
 3879 01b3 0C       		.uleb128 0xc
 3880 01b4 01       		.uleb128 0x1
 3881 01b5 13       		.uleb128 0x13
 3882 01b6 00       		.byte	0
 3883 01b7 00       		.byte	0
 3884 01b8 1E       		.uleb128 0x1e
 3885 01b9 2E       		.uleb128 0x2e
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 95


 3886 01ba 00       		.byte	0
 3887 01bb 3F       		.uleb128 0x3f
 3888 01bc 0C       		.uleb128 0xc
 3889 01bd 03       		.uleb128 0x3
 3890 01be 0E       		.uleb128 0xe
 3891 01bf 3A       		.uleb128 0x3a
 3892 01c0 0B       		.uleb128 0xb
 3893 01c1 3B       		.uleb128 0x3b
 3894 01c2 0B       		.uleb128 0xb
 3895 01c3 27       		.uleb128 0x27
 3896 01c4 0C       		.uleb128 0xc
 3897 01c5 11       		.uleb128 0x11
 3898 01c6 01       		.uleb128 0x1
 3899 01c7 12       		.uleb128 0x12
 3900 01c8 01       		.uleb128 0x1
 3901 01c9 40       		.uleb128 0x40
 3902 01ca 06       		.uleb128 0x6
 3903 01cb 9742     		.uleb128 0x2117
 3904 01cd 0C       		.uleb128 0xc
 3905 01ce 00       		.byte	0
 3906 01cf 00       		.byte	0
 3907 01d0 00       		.byte	0
 3908              		.section	.debug_loc,"",%progbits
 3909              	.Ldebug_loc0:
 3910              	.LLST31:
 3911 0000 B0070000 		.4byte	.LFB60-.Ltext0
 3912 0004 B2070000 		.4byte	.LCFI179-.Ltext0
 3913 0008 0200     		.2byte	0x2
 3914 000a 7D       		.byte	0x7d
 3915 000b 00       		.sleb128 0
 3916 000c B2070000 		.4byte	.LCFI179-.Ltext0
 3917 0010 B4070000 		.4byte	.LCFI180-.Ltext0
 3918 0014 0200     		.2byte	0x2
 3919 0016 7D       		.byte	0x7d
 3920 0017 04       		.sleb128 4
 3921 0018 B4070000 		.4byte	.LCFI180-.Ltext0
 3922 001c B6070000 		.4byte	.LCFI181-.Ltext0
 3923 0020 0200     		.2byte	0x2
 3924 0022 7D       		.byte	0x7d
 3925 0023 10       		.sleb128 16
 3926 0024 B6070000 		.4byte	.LCFI181-.Ltext0
 3927 0028 C4070000 		.4byte	.LCFI182-.Ltext0
 3928 002c 0200     		.2byte	0x2
 3929 002e 77       		.byte	0x77
 3930 002f 10       		.sleb128 16
 3931 0030 C4070000 		.4byte	.LCFI182-.Ltext0
 3932 0034 C6070000 		.4byte	.LCFI183-.Ltext0
 3933 0038 0200     		.2byte	0x2
 3934 003a 77       		.byte	0x77
 3935 003b 04       		.sleb128 4
 3936 003c C6070000 		.4byte	.LCFI183-.Ltext0
 3937 0040 C8070000 		.4byte	.LCFI184-.Ltext0
 3938 0044 0200     		.2byte	0x2
 3939 0046 7D       		.byte	0x7d
 3940 0047 04       		.sleb128 4
 3941 0048 C8070000 		.4byte	.LCFI184-.Ltext0
 3942 004c D0070000 		.4byte	.LFE60-.Ltext0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 96


 3943 0050 0200     		.2byte	0x2
 3944 0052 7D       		.byte	0x7d
 3945 0053 00       		.sleb128 0
 3946 0054 00000000 		.4byte	0
 3947 0058 00000000 		.4byte	0
 3948              	.LLST30:
 3949 005c 7C070000 		.4byte	.LFB59-.Ltext0
 3950 0060 7E070000 		.4byte	.LCFI173-.Ltext0
 3951 0064 0200     		.2byte	0x2
 3952 0066 7D       		.byte	0x7d
 3953 0067 00       		.sleb128 0
 3954 0068 7E070000 		.4byte	.LCFI173-.Ltext0
 3955 006c 80070000 		.4byte	.LCFI174-.Ltext0
 3956 0070 0200     		.2byte	0x2
 3957 0072 7D       		.byte	0x7d
 3958 0073 04       		.sleb128 4
 3959 0074 80070000 		.4byte	.LCFI174-.Ltext0
 3960 0078 82070000 		.4byte	.LCFI175-.Ltext0
 3961 007c 0200     		.2byte	0x2
 3962 007e 7D       		.byte	0x7d
 3963 007f 18       		.sleb128 24
 3964 0080 82070000 		.4byte	.LCFI175-.Ltext0
 3965 0084 A6070000 		.4byte	.LCFI176-.Ltext0
 3966 0088 0200     		.2byte	0x2
 3967 008a 77       		.byte	0x77
 3968 008b 18       		.sleb128 24
 3969 008c A6070000 		.4byte	.LCFI176-.Ltext0
 3970 0090 A8070000 		.4byte	.LCFI177-.Ltext0
 3971 0094 0200     		.2byte	0x2
 3972 0096 77       		.byte	0x77
 3973 0097 04       		.sleb128 4
 3974 0098 A8070000 		.4byte	.LCFI177-.Ltext0
 3975 009c AA070000 		.4byte	.LCFI178-.Ltext0
 3976 00a0 0200     		.2byte	0x2
 3977 00a2 7D       		.byte	0x7d
 3978 00a3 04       		.sleb128 4
 3979 00a4 AA070000 		.4byte	.LCFI178-.Ltext0
 3980 00a8 B0070000 		.4byte	.LFE59-.Ltext0
 3981 00ac 0200     		.2byte	0x2
 3982 00ae 7D       		.byte	0x7d
 3983 00af 00       		.sleb128 0
 3984 00b0 00000000 		.4byte	0
 3985 00b4 00000000 		.4byte	0
 3986              	.LLST29:
 3987 00b8 60070000 		.4byte	.LFB58-.Ltext0
 3988 00bc 62070000 		.4byte	.LCFI169-.Ltext0
 3989 00c0 0200     		.2byte	0x2
 3990 00c2 7D       		.byte	0x7d
 3991 00c3 00       		.sleb128 0
 3992 00c4 62070000 		.4byte	.LCFI169-.Ltext0
 3993 00c8 64070000 		.4byte	.LCFI170-.Ltext0
 3994 00cc 0200     		.2byte	0x2
 3995 00ce 7D       		.byte	0x7d
 3996 00cf 04       		.sleb128 4
 3997 00d0 64070000 		.4byte	.LCFI170-.Ltext0
 3998 00d4 74070000 		.4byte	.LCFI171-.Ltext0
 3999 00d8 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 97


 4000 00da 77       		.byte	0x77
 4001 00db 04       		.sleb128 4
 4002 00dc 74070000 		.4byte	.LCFI171-.Ltext0
 4003 00e0 76070000 		.4byte	.LCFI172-.Ltext0
 4004 00e4 0200     		.2byte	0x2
 4005 00e6 7D       		.byte	0x7d
 4006 00e7 04       		.sleb128 4
 4007 00e8 76070000 		.4byte	.LCFI172-.Ltext0
 4008 00ec 7C070000 		.4byte	.LFE58-.Ltext0
 4009 00f0 0200     		.2byte	0x2
 4010 00f2 7D       		.byte	0x7d
 4011 00f3 00       		.sleb128 0
 4012 00f4 00000000 		.4byte	0
 4013 00f8 00000000 		.4byte	0
 4014              	.LLST28:
 4015 00fc EC060000 		.4byte	.LFB57-.Ltext0
 4016 0100 EE060000 		.4byte	.LCFI163-.Ltext0
 4017 0104 0200     		.2byte	0x2
 4018 0106 7D       		.byte	0x7d
 4019 0107 00       		.sleb128 0
 4020 0108 EE060000 		.4byte	.LCFI163-.Ltext0
 4021 010c F0060000 		.4byte	.LCFI164-.Ltext0
 4022 0110 0200     		.2byte	0x2
 4023 0112 7D       		.byte	0x7d
 4024 0113 04       		.sleb128 4
 4025 0114 F0060000 		.4byte	.LCFI164-.Ltext0
 4026 0118 F2060000 		.4byte	.LCFI165-.Ltext0
 4027 011c 0200     		.2byte	0x2
 4028 011e 7D       		.byte	0x7d
 4029 011f 20       		.sleb128 32
 4030 0120 F2060000 		.4byte	.LCFI165-.Ltext0
 4031 0124 54070000 		.4byte	.LCFI166-.Ltext0
 4032 0128 0200     		.2byte	0x2
 4033 012a 77       		.byte	0x77
 4034 012b 20       		.sleb128 32
 4035 012c 54070000 		.4byte	.LCFI166-.Ltext0
 4036 0130 56070000 		.4byte	.LCFI167-.Ltext0
 4037 0134 0200     		.2byte	0x2
 4038 0136 77       		.byte	0x77
 4039 0137 04       		.sleb128 4
 4040 0138 56070000 		.4byte	.LCFI167-.Ltext0
 4041 013c 58070000 		.4byte	.LCFI168-.Ltext0
 4042 0140 0200     		.2byte	0x2
 4043 0142 7D       		.byte	0x7d
 4044 0143 04       		.sleb128 4
 4045 0144 58070000 		.4byte	.LCFI168-.Ltext0
 4046 0148 60070000 		.4byte	.LFE57-.Ltext0
 4047 014c 0200     		.2byte	0x2
 4048 014e 7D       		.byte	0x7d
 4049 014f 00       		.sleb128 0
 4050 0150 00000000 		.4byte	0
 4051 0154 00000000 		.4byte	0
 4052              	.LLST27:
 4053 0158 CC060000 		.4byte	.LFB56-.Ltext0
 4054 015c CE060000 		.4byte	.LCFI157-.Ltext0
 4055 0160 0200     		.2byte	0x2
 4056 0162 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 98


 4057 0163 00       		.sleb128 0
 4058 0164 CE060000 		.4byte	.LCFI157-.Ltext0
 4059 0168 D0060000 		.4byte	.LCFI158-.Ltext0
 4060 016c 0200     		.2byte	0x2
 4061 016e 7D       		.byte	0x7d
 4062 016f 04       		.sleb128 4
 4063 0170 D0060000 		.4byte	.LCFI158-.Ltext0
 4064 0174 D2060000 		.4byte	.LCFI159-.Ltext0
 4065 0178 0200     		.2byte	0x2
 4066 017a 7D       		.byte	0x7d
 4067 017b 10       		.sleb128 16
 4068 017c D2060000 		.4byte	.LCFI159-.Ltext0
 4069 0180 E0060000 		.4byte	.LCFI160-.Ltext0
 4070 0184 0200     		.2byte	0x2
 4071 0186 77       		.byte	0x77
 4072 0187 10       		.sleb128 16
 4073 0188 E0060000 		.4byte	.LCFI160-.Ltext0
 4074 018c E2060000 		.4byte	.LCFI161-.Ltext0
 4075 0190 0200     		.2byte	0x2
 4076 0192 77       		.byte	0x77
 4077 0193 04       		.sleb128 4
 4078 0194 E2060000 		.4byte	.LCFI161-.Ltext0
 4079 0198 E4060000 		.4byte	.LCFI162-.Ltext0
 4080 019c 0200     		.2byte	0x2
 4081 019e 7D       		.byte	0x7d
 4082 019f 04       		.sleb128 4
 4083 01a0 E4060000 		.4byte	.LCFI162-.Ltext0
 4084 01a4 EC060000 		.4byte	.LFE56-.Ltext0
 4085 01a8 0200     		.2byte	0x2
 4086 01aa 7D       		.byte	0x7d
 4087 01ab 00       		.sleb128 0
 4088 01ac 00000000 		.4byte	0
 4089 01b0 00000000 		.4byte	0
 4090              	.LLST26:
 4091 01b4 AC060000 		.4byte	.LFB55-.Ltext0
 4092 01b8 AE060000 		.4byte	.LCFI151-.Ltext0
 4093 01bc 0200     		.2byte	0x2
 4094 01be 7D       		.byte	0x7d
 4095 01bf 00       		.sleb128 0
 4096 01c0 AE060000 		.4byte	.LCFI151-.Ltext0
 4097 01c4 B0060000 		.4byte	.LCFI152-.Ltext0
 4098 01c8 0200     		.2byte	0x2
 4099 01ca 7D       		.byte	0x7d
 4100 01cb 04       		.sleb128 4
 4101 01cc B0060000 		.4byte	.LCFI152-.Ltext0
 4102 01d0 B2060000 		.4byte	.LCFI153-.Ltext0
 4103 01d4 0200     		.2byte	0x2
 4104 01d6 7D       		.byte	0x7d
 4105 01d7 10       		.sleb128 16
 4106 01d8 B2060000 		.4byte	.LCFI153-.Ltext0
 4107 01dc C0060000 		.4byte	.LCFI154-.Ltext0
 4108 01e0 0200     		.2byte	0x2
 4109 01e2 77       		.byte	0x77
 4110 01e3 10       		.sleb128 16
 4111 01e4 C0060000 		.4byte	.LCFI154-.Ltext0
 4112 01e8 C2060000 		.4byte	.LCFI155-.Ltext0
 4113 01ec 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 99


 4114 01ee 77       		.byte	0x77
 4115 01ef 04       		.sleb128 4
 4116 01f0 C2060000 		.4byte	.LCFI155-.Ltext0
 4117 01f4 C4060000 		.4byte	.LCFI156-.Ltext0
 4118 01f8 0200     		.2byte	0x2
 4119 01fa 7D       		.byte	0x7d
 4120 01fb 04       		.sleb128 4
 4121 01fc C4060000 		.4byte	.LCFI156-.Ltext0
 4122 0200 CC060000 		.4byte	.LFE55-.Ltext0
 4123 0204 0200     		.2byte	0x2
 4124 0206 7D       		.byte	0x7d
 4125 0207 00       		.sleb128 0
 4126 0208 00000000 		.4byte	0
 4127 020c 00000000 		.4byte	0
 4128              	.LLST25:
 4129 0210 8C060000 		.4byte	.LFB54-.Ltext0
 4130 0214 8E060000 		.4byte	.LCFI145-.Ltext0
 4131 0218 0200     		.2byte	0x2
 4132 021a 7D       		.byte	0x7d
 4133 021b 00       		.sleb128 0
 4134 021c 8E060000 		.4byte	.LCFI145-.Ltext0
 4135 0220 90060000 		.4byte	.LCFI146-.Ltext0
 4136 0224 0200     		.2byte	0x2
 4137 0226 7D       		.byte	0x7d
 4138 0227 04       		.sleb128 4
 4139 0228 90060000 		.4byte	.LCFI146-.Ltext0
 4140 022c 92060000 		.4byte	.LCFI147-.Ltext0
 4141 0230 0200     		.2byte	0x2
 4142 0232 7D       		.byte	0x7d
 4143 0233 10       		.sleb128 16
 4144 0234 92060000 		.4byte	.LCFI147-.Ltext0
 4145 0238 A0060000 		.4byte	.LCFI148-.Ltext0
 4146 023c 0200     		.2byte	0x2
 4147 023e 77       		.byte	0x77
 4148 023f 10       		.sleb128 16
 4149 0240 A0060000 		.4byte	.LCFI148-.Ltext0
 4150 0244 A2060000 		.4byte	.LCFI149-.Ltext0
 4151 0248 0200     		.2byte	0x2
 4152 024a 77       		.byte	0x77
 4153 024b 04       		.sleb128 4
 4154 024c A2060000 		.4byte	.LCFI149-.Ltext0
 4155 0250 A4060000 		.4byte	.LCFI150-.Ltext0
 4156 0254 0200     		.2byte	0x2
 4157 0256 7D       		.byte	0x7d
 4158 0257 04       		.sleb128 4
 4159 0258 A4060000 		.4byte	.LCFI150-.Ltext0
 4160 025c AC060000 		.4byte	.LFE54-.Ltext0
 4161 0260 0200     		.2byte	0x2
 4162 0262 7D       		.byte	0x7d
 4163 0263 00       		.sleb128 0
 4164 0264 00000000 		.4byte	0
 4165 0268 00000000 		.4byte	0
 4166              	.LLST24:
 4167 026c 50060000 		.4byte	.LFB53-.Ltext0
 4168 0270 52060000 		.4byte	.LCFI139-.Ltext0
 4169 0274 0200     		.2byte	0x2
 4170 0276 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 100


 4171 0277 00       		.sleb128 0
 4172 0278 52060000 		.4byte	.LCFI139-.Ltext0
 4173 027c 54060000 		.4byte	.LCFI140-.Ltext0
 4174 0280 0200     		.2byte	0x2
 4175 0282 7D       		.byte	0x7d
 4176 0283 04       		.sleb128 4
 4177 0284 54060000 		.4byte	.LCFI140-.Ltext0
 4178 0288 56060000 		.4byte	.LCFI141-.Ltext0
 4179 028c 0200     		.2byte	0x2
 4180 028e 7D       		.byte	0x7d
 4181 028f 10       		.sleb128 16
 4182 0290 56060000 		.4byte	.LCFI141-.Ltext0
 4183 0294 82060000 		.4byte	.LCFI142-.Ltext0
 4184 0298 0200     		.2byte	0x2
 4185 029a 77       		.byte	0x77
 4186 029b 10       		.sleb128 16
 4187 029c 82060000 		.4byte	.LCFI142-.Ltext0
 4188 02a0 84060000 		.4byte	.LCFI143-.Ltext0
 4189 02a4 0200     		.2byte	0x2
 4190 02a6 77       		.byte	0x77
 4191 02a7 04       		.sleb128 4
 4192 02a8 84060000 		.4byte	.LCFI143-.Ltext0
 4193 02ac 86060000 		.4byte	.LCFI144-.Ltext0
 4194 02b0 0200     		.2byte	0x2
 4195 02b2 7D       		.byte	0x7d
 4196 02b3 04       		.sleb128 4
 4197 02b4 86060000 		.4byte	.LCFI144-.Ltext0
 4198 02b8 8C060000 		.4byte	.LFE53-.Ltext0
 4199 02bc 0200     		.2byte	0x2
 4200 02be 7D       		.byte	0x7d
 4201 02bf 00       		.sleb128 0
 4202 02c0 00000000 		.4byte	0
 4203 02c4 00000000 		.4byte	0
 4204              	.LLST23:
 4205 02c8 14060000 		.4byte	.LFB52-.Ltext0
 4206 02cc 16060000 		.4byte	.LCFI133-.Ltext0
 4207 02d0 0200     		.2byte	0x2
 4208 02d2 7D       		.byte	0x7d
 4209 02d3 00       		.sleb128 0
 4210 02d4 16060000 		.4byte	.LCFI133-.Ltext0
 4211 02d8 18060000 		.4byte	.LCFI134-.Ltext0
 4212 02dc 0200     		.2byte	0x2
 4213 02de 7D       		.byte	0x7d
 4214 02df 04       		.sleb128 4
 4215 02e0 18060000 		.4byte	.LCFI134-.Ltext0
 4216 02e4 1A060000 		.4byte	.LCFI135-.Ltext0
 4217 02e8 0200     		.2byte	0x2
 4218 02ea 7D       		.byte	0x7d
 4219 02eb 10       		.sleb128 16
 4220 02ec 1A060000 		.4byte	.LCFI135-.Ltext0
 4221 02f0 46060000 		.4byte	.LCFI136-.Ltext0
 4222 02f4 0200     		.2byte	0x2
 4223 02f6 77       		.byte	0x77
 4224 02f7 10       		.sleb128 16
 4225 02f8 46060000 		.4byte	.LCFI136-.Ltext0
 4226 02fc 48060000 		.4byte	.LCFI137-.Ltext0
 4227 0300 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 101


 4228 0302 77       		.byte	0x77
 4229 0303 04       		.sleb128 4
 4230 0304 48060000 		.4byte	.LCFI137-.Ltext0
 4231 0308 4A060000 		.4byte	.LCFI138-.Ltext0
 4232 030c 0200     		.2byte	0x2
 4233 030e 7D       		.byte	0x7d
 4234 030f 04       		.sleb128 4
 4235 0310 4A060000 		.4byte	.LCFI138-.Ltext0
 4236 0314 50060000 		.4byte	.LFE52-.Ltext0
 4237 0318 0200     		.2byte	0x2
 4238 031a 7D       		.byte	0x7d
 4239 031b 00       		.sleb128 0
 4240 031c 00000000 		.4byte	0
 4241 0320 00000000 		.4byte	0
 4242              	.LLST22:
 4243 0324 D8050000 		.4byte	.LFB51-.Ltext0
 4244 0328 DA050000 		.4byte	.LCFI127-.Ltext0
 4245 032c 0200     		.2byte	0x2
 4246 032e 7D       		.byte	0x7d
 4247 032f 00       		.sleb128 0
 4248 0330 DA050000 		.4byte	.LCFI127-.Ltext0
 4249 0334 DC050000 		.4byte	.LCFI128-.Ltext0
 4250 0338 0200     		.2byte	0x2
 4251 033a 7D       		.byte	0x7d
 4252 033b 04       		.sleb128 4
 4253 033c DC050000 		.4byte	.LCFI128-.Ltext0
 4254 0340 DE050000 		.4byte	.LCFI129-.Ltext0
 4255 0344 0200     		.2byte	0x2
 4256 0346 7D       		.byte	0x7d
 4257 0347 10       		.sleb128 16
 4258 0348 DE050000 		.4byte	.LCFI129-.Ltext0
 4259 034c 0A060000 		.4byte	.LCFI130-.Ltext0
 4260 0350 0200     		.2byte	0x2
 4261 0352 77       		.byte	0x77
 4262 0353 10       		.sleb128 16
 4263 0354 0A060000 		.4byte	.LCFI130-.Ltext0
 4264 0358 0C060000 		.4byte	.LCFI131-.Ltext0
 4265 035c 0200     		.2byte	0x2
 4266 035e 77       		.byte	0x77
 4267 035f 04       		.sleb128 4
 4268 0360 0C060000 		.4byte	.LCFI131-.Ltext0
 4269 0364 0E060000 		.4byte	.LCFI132-.Ltext0
 4270 0368 0200     		.2byte	0x2
 4271 036a 7D       		.byte	0x7d
 4272 036b 04       		.sleb128 4
 4273 036c 0E060000 		.4byte	.LCFI132-.Ltext0
 4274 0370 14060000 		.4byte	.LFE51-.Ltext0
 4275 0374 0200     		.2byte	0x2
 4276 0376 7D       		.byte	0x7d
 4277 0377 00       		.sleb128 0
 4278 0378 00000000 		.4byte	0
 4279 037c 00000000 		.4byte	0
 4280              	.LLST21:
 4281 0380 9C050000 		.4byte	.LFB50-.Ltext0
 4282 0384 9E050000 		.4byte	.LCFI121-.Ltext0
 4283 0388 0200     		.2byte	0x2
 4284 038a 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 102


 4285 038b 00       		.sleb128 0
 4286 038c 9E050000 		.4byte	.LCFI121-.Ltext0
 4287 0390 A0050000 		.4byte	.LCFI122-.Ltext0
 4288 0394 0200     		.2byte	0x2
 4289 0396 7D       		.byte	0x7d
 4290 0397 04       		.sleb128 4
 4291 0398 A0050000 		.4byte	.LCFI122-.Ltext0
 4292 039c A2050000 		.4byte	.LCFI123-.Ltext0
 4293 03a0 0200     		.2byte	0x2
 4294 03a2 7D       		.byte	0x7d
 4295 03a3 10       		.sleb128 16
 4296 03a4 A2050000 		.4byte	.LCFI123-.Ltext0
 4297 03a8 CE050000 		.4byte	.LCFI124-.Ltext0
 4298 03ac 0200     		.2byte	0x2
 4299 03ae 77       		.byte	0x77
 4300 03af 10       		.sleb128 16
 4301 03b0 CE050000 		.4byte	.LCFI124-.Ltext0
 4302 03b4 D0050000 		.4byte	.LCFI125-.Ltext0
 4303 03b8 0200     		.2byte	0x2
 4304 03ba 77       		.byte	0x77
 4305 03bb 04       		.sleb128 4
 4306 03bc D0050000 		.4byte	.LCFI125-.Ltext0
 4307 03c0 D2050000 		.4byte	.LCFI126-.Ltext0
 4308 03c4 0200     		.2byte	0x2
 4309 03c6 7D       		.byte	0x7d
 4310 03c7 04       		.sleb128 4
 4311 03c8 D2050000 		.4byte	.LCFI126-.Ltext0
 4312 03cc D8050000 		.4byte	.LFE50-.Ltext0
 4313 03d0 0200     		.2byte	0x2
 4314 03d2 7D       		.byte	0x7d
 4315 03d3 00       		.sleb128 0
 4316 03d4 00000000 		.4byte	0
 4317 03d8 00000000 		.4byte	0
 4318              	.LLST20:
 4319 03dc 60050000 		.4byte	.LFB49-.Ltext0
 4320 03e0 62050000 		.4byte	.LCFI115-.Ltext0
 4321 03e4 0200     		.2byte	0x2
 4322 03e6 7D       		.byte	0x7d
 4323 03e7 00       		.sleb128 0
 4324 03e8 62050000 		.4byte	.LCFI115-.Ltext0
 4325 03ec 64050000 		.4byte	.LCFI116-.Ltext0
 4326 03f0 0200     		.2byte	0x2
 4327 03f2 7D       		.byte	0x7d
 4328 03f3 04       		.sleb128 4
 4329 03f4 64050000 		.4byte	.LCFI116-.Ltext0
 4330 03f8 66050000 		.4byte	.LCFI117-.Ltext0
 4331 03fc 0200     		.2byte	0x2
 4332 03fe 7D       		.byte	0x7d
 4333 03ff 10       		.sleb128 16
 4334 0400 66050000 		.4byte	.LCFI117-.Ltext0
 4335 0404 92050000 		.4byte	.LCFI118-.Ltext0
 4336 0408 0200     		.2byte	0x2
 4337 040a 77       		.byte	0x77
 4338 040b 10       		.sleb128 16
 4339 040c 92050000 		.4byte	.LCFI118-.Ltext0
 4340 0410 94050000 		.4byte	.LCFI119-.Ltext0
 4341 0414 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 103


 4342 0416 77       		.byte	0x77
 4343 0417 04       		.sleb128 4
 4344 0418 94050000 		.4byte	.LCFI119-.Ltext0
 4345 041c 96050000 		.4byte	.LCFI120-.Ltext0
 4346 0420 0200     		.2byte	0x2
 4347 0422 7D       		.byte	0x7d
 4348 0423 04       		.sleb128 4
 4349 0424 96050000 		.4byte	.LCFI120-.Ltext0
 4350 0428 9C050000 		.4byte	.LFE49-.Ltext0
 4351 042c 0200     		.2byte	0x2
 4352 042e 7D       		.byte	0x7d
 4353 042f 00       		.sleb128 0
 4354 0430 00000000 		.4byte	0
 4355 0434 00000000 		.4byte	0
 4356              	.LLST19:
 4357 0438 00040000 		.4byte	.LFB48-.Ltext0
 4358 043c 02040000 		.4byte	.LCFI109-.Ltext0
 4359 0440 0200     		.2byte	0x2
 4360 0442 7D       		.byte	0x7d
 4361 0443 00       		.sleb128 0
 4362 0444 02040000 		.4byte	.LCFI109-.Ltext0
 4363 0448 04040000 		.4byte	.LCFI110-.Ltext0
 4364 044c 0200     		.2byte	0x2
 4365 044e 7D       		.byte	0x7d
 4366 044f 04       		.sleb128 4
 4367 0450 04040000 		.4byte	.LCFI110-.Ltext0
 4368 0454 06040000 		.4byte	.LCFI111-.Ltext0
 4369 0458 0200     		.2byte	0x2
 4370 045a 7D       		.byte	0x7d
 4371 045b 20       		.sleb128 32
 4372 045c 06040000 		.4byte	.LCFI111-.Ltext0
 4373 0460 46050000 		.4byte	.LCFI112-.Ltext0
 4374 0464 0200     		.2byte	0x2
 4375 0466 77       		.byte	0x77
 4376 0467 20       		.sleb128 32
 4377 0468 46050000 		.4byte	.LCFI112-.Ltext0
 4378 046c 48050000 		.4byte	.LCFI113-.Ltext0
 4379 0470 0200     		.2byte	0x2
 4380 0472 77       		.byte	0x77
 4381 0473 04       		.sleb128 4
 4382 0474 48050000 		.4byte	.LCFI113-.Ltext0
 4383 0478 4A050000 		.4byte	.LCFI114-.Ltext0
 4384 047c 0200     		.2byte	0x2
 4385 047e 7D       		.byte	0x7d
 4386 047f 04       		.sleb128 4
 4387 0480 4A050000 		.4byte	.LCFI114-.Ltext0
 4388 0484 60050000 		.4byte	.LFE48-.Ltext0
 4389 0488 0200     		.2byte	0x2
 4390 048a 7D       		.byte	0x7d
 4391 048b 00       		.sleb128 0
 4392 048c 00000000 		.4byte	0
 4393 0490 00000000 		.4byte	0
 4394              	.LLST18:
 4395 0494 E0030000 		.4byte	.LFB47-.Ltext0
 4396 0498 E2030000 		.4byte	.LCFI103-.Ltext0
 4397 049c 0200     		.2byte	0x2
 4398 049e 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 104


 4399 049f 00       		.sleb128 0
 4400 04a0 E2030000 		.4byte	.LCFI103-.Ltext0
 4401 04a4 E4030000 		.4byte	.LCFI104-.Ltext0
 4402 04a8 0200     		.2byte	0x2
 4403 04aa 7D       		.byte	0x7d
 4404 04ab 04       		.sleb128 4
 4405 04ac E4030000 		.4byte	.LCFI104-.Ltext0
 4406 04b0 E6030000 		.4byte	.LCFI105-.Ltext0
 4407 04b4 0200     		.2byte	0x2
 4408 04b6 7D       		.byte	0x7d
 4409 04b7 10       		.sleb128 16
 4410 04b8 E6030000 		.4byte	.LCFI105-.Ltext0
 4411 04bc F4030000 		.4byte	.LCFI106-.Ltext0
 4412 04c0 0200     		.2byte	0x2
 4413 04c2 77       		.byte	0x77
 4414 04c3 10       		.sleb128 16
 4415 04c4 F4030000 		.4byte	.LCFI106-.Ltext0
 4416 04c8 F6030000 		.4byte	.LCFI107-.Ltext0
 4417 04cc 0200     		.2byte	0x2
 4418 04ce 77       		.byte	0x77
 4419 04cf 04       		.sleb128 4
 4420 04d0 F6030000 		.4byte	.LCFI107-.Ltext0
 4421 04d4 F8030000 		.4byte	.LCFI108-.Ltext0
 4422 04d8 0200     		.2byte	0x2
 4423 04da 7D       		.byte	0x7d
 4424 04db 04       		.sleb128 4
 4425 04dc F8030000 		.4byte	.LCFI108-.Ltext0
 4426 04e0 00040000 		.4byte	.LFE47-.Ltext0
 4427 04e4 0200     		.2byte	0x2
 4428 04e6 7D       		.byte	0x7d
 4429 04e7 00       		.sleb128 0
 4430 04e8 00000000 		.4byte	0
 4431 04ec 00000000 		.4byte	0
 4432              	.LLST17:
 4433 04f0 BC030000 		.4byte	.LFB46-.Ltext0
 4434 04f4 BE030000 		.4byte	.LCFI97-.Ltext0
 4435 04f8 0200     		.2byte	0x2
 4436 04fa 7D       		.byte	0x7d
 4437 04fb 00       		.sleb128 0
 4438 04fc BE030000 		.4byte	.LCFI97-.Ltext0
 4439 0500 C0030000 		.4byte	.LCFI98-.Ltext0
 4440 0504 0200     		.2byte	0x2
 4441 0506 7D       		.byte	0x7d
 4442 0507 04       		.sleb128 4
 4443 0508 C0030000 		.4byte	.LCFI98-.Ltext0
 4444 050c C2030000 		.4byte	.LCFI99-.Ltext0
 4445 0510 0200     		.2byte	0x2
 4446 0512 7D       		.byte	0x7d
 4447 0513 10       		.sleb128 16
 4448 0514 C2030000 		.4byte	.LCFI99-.Ltext0
 4449 0518 D4030000 		.4byte	.LCFI100-.Ltext0
 4450 051c 0200     		.2byte	0x2
 4451 051e 77       		.byte	0x77
 4452 051f 10       		.sleb128 16
 4453 0520 D4030000 		.4byte	.LCFI100-.Ltext0
 4454 0524 D6030000 		.4byte	.LCFI101-.Ltext0
 4455 0528 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 105


 4456 052a 77       		.byte	0x77
 4457 052b 04       		.sleb128 4
 4458 052c D6030000 		.4byte	.LCFI101-.Ltext0
 4459 0530 D8030000 		.4byte	.LCFI102-.Ltext0
 4460 0534 0200     		.2byte	0x2
 4461 0536 7D       		.byte	0x7d
 4462 0537 04       		.sleb128 4
 4463 0538 D8030000 		.4byte	.LCFI102-.Ltext0
 4464 053c E0030000 		.4byte	.LFE46-.Ltext0
 4465 0540 0200     		.2byte	0x2
 4466 0542 7D       		.byte	0x7d
 4467 0543 00       		.sleb128 0
 4468 0544 00000000 		.4byte	0
 4469 0548 00000000 		.4byte	0
 4470              	.LLST16:
 4471 054c 9C030000 		.4byte	.LFB45-.Ltext0
 4472 0550 9E030000 		.4byte	.LCFI91-.Ltext0
 4473 0554 0200     		.2byte	0x2
 4474 0556 7D       		.byte	0x7d
 4475 0557 00       		.sleb128 0
 4476 0558 9E030000 		.4byte	.LCFI91-.Ltext0
 4477 055c A0030000 		.4byte	.LCFI92-.Ltext0
 4478 0560 0200     		.2byte	0x2
 4479 0562 7D       		.byte	0x7d
 4480 0563 04       		.sleb128 4
 4481 0564 A0030000 		.4byte	.LCFI92-.Ltext0
 4482 0568 A2030000 		.4byte	.LCFI93-.Ltext0
 4483 056c 0200     		.2byte	0x2
 4484 056e 7D       		.byte	0x7d
 4485 056f 10       		.sleb128 16
 4486 0570 A2030000 		.4byte	.LCFI93-.Ltext0
 4487 0574 B0030000 		.4byte	.LCFI94-.Ltext0
 4488 0578 0200     		.2byte	0x2
 4489 057a 77       		.byte	0x77
 4490 057b 10       		.sleb128 16
 4491 057c B0030000 		.4byte	.LCFI94-.Ltext0
 4492 0580 B2030000 		.4byte	.LCFI95-.Ltext0
 4493 0584 0200     		.2byte	0x2
 4494 0586 77       		.byte	0x77
 4495 0587 04       		.sleb128 4
 4496 0588 B2030000 		.4byte	.LCFI95-.Ltext0
 4497 058c B4030000 		.4byte	.LCFI96-.Ltext0
 4498 0590 0200     		.2byte	0x2
 4499 0592 7D       		.byte	0x7d
 4500 0593 04       		.sleb128 4
 4501 0594 B4030000 		.4byte	.LCFI96-.Ltext0
 4502 0598 BC030000 		.4byte	.LFE45-.Ltext0
 4503 059c 0200     		.2byte	0x2
 4504 059e 7D       		.byte	0x7d
 4505 059f 00       		.sleb128 0
 4506 05a0 00000000 		.4byte	0
 4507 05a4 00000000 		.4byte	0
 4508              	.LLST15:
 4509 05a8 5C030000 		.4byte	.LFB44-.Ltext0
 4510 05ac 5E030000 		.4byte	.LCFI85-.Ltext0
 4511 05b0 0200     		.2byte	0x2
 4512 05b2 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 106


 4513 05b3 00       		.sleb128 0
 4514 05b4 5E030000 		.4byte	.LCFI85-.Ltext0
 4515 05b8 60030000 		.4byte	.LCFI86-.Ltext0
 4516 05bc 0200     		.2byte	0x2
 4517 05be 7D       		.byte	0x7d
 4518 05bf 04       		.sleb128 4
 4519 05c0 60030000 		.4byte	.LCFI86-.Ltext0
 4520 05c4 62030000 		.4byte	.LCFI87-.Ltext0
 4521 05c8 0200     		.2byte	0x2
 4522 05ca 7D       		.byte	0x7d
 4523 05cb 10       		.sleb128 16
 4524 05cc 62030000 		.4byte	.LCFI87-.Ltext0
 4525 05d0 92030000 		.4byte	.LCFI88-.Ltext0
 4526 05d4 0200     		.2byte	0x2
 4527 05d6 77       		.byte	0x77
 4528 05d7 10       		.sleb128 16
 4529 05d8 92030000 		.4byte	.LCFI88-.Ltext0
 4530 05dc 94030000 		.4byte	.LCFI89-.Ltext0
 4531 05e0 0200     		.2byte	0x2
 4532 05e2 77       		.byte	0x77
 4533 05e3 04       		.sleb128 4
 4534 05e4 94030000 		.4byte	.LCFI89-.Ltext0
 4535 05e8 96030000 		.4byte	.LCFI90-.Ltext0
 4536 05ec 0200     		.2byte	0x2
 4537 05ee 7D       		.byte	0x7d
 4538 05ef 04       		.sleb128 4
 4539 05f0 96030000 		.4byte	.LCFI90-.Ltext0
 4540 05f4 9C030000 		.4byte	.LFE44-.Ltext0
 4541 05f8 0200     		.2byte	0x2
 4542 05fa 7D       		.byte	0x7d
 4543 05fb 00       		.sleb128 0
 4544 05fc 00000000 		.4byte	0
 4545 0600 00000000 		.4byte	0
 4546              	.LLST14:
 4547 0604 24030000 		.4byte	.LFB43-.Ltext0
 4548 0608 26030000 		.4byte	.LCFI79-.Ltext0
 4549 060c 0200     		.2byte	0x2
 4550 060e 7D       		.byte	0x7d
 4551 060f 00       		.sleb128 0
 4552 0610 26030000 		.4byte	.LCFI79-.Ltext0
 4553 0614 28030000 		.4byte	.LCFI80-.Ltext0
 4554 0618 0200     		.2byte	0x2
 4555 061a 7D       		.byte	0x7d
 4556 061b 04       		.sleb128 4
 4557 061c 28030000 		.4byte	.LCFI80-.Ltext0
 4558 0620 2A030000 		.4byte	.LCFI81-.Ltext0
 4559 0624 0200     		.2byte	0x2
 4560 0626 7D       		.byte	0x7d
 4561 0627 18       		.sleb128 24
 4562 0628 2A030000 		.4byte	.LCFI81-.Ltext0
 4563 062c 50030000 		.4byte	.LCFI82-.Ltext0
 4564 0630 0200     		.2byte	0x2
 4565 0632 77       		.byte	0x77
 4566 0633 18       		.sleb128 24
 4567 0634 50030000 		.4byte	.LCFI82-.Ltext0
 4568 0638 52030000 		.4byte	.LCFI83-.Ltext0
 4569 063c 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 107


 4570 063e 77       		.byte	0x77
 4571 063f 04       		.sleb128 4
 4572 0640 52030000 		.4byte	.LCFI83-.Ltext0
 4573 0644 54030000 		.4byte	.LCFI84-.Ltext0
 4574 0648 0200     		.2byte	0x2
 4575 064a 7D       		.byte	0x7d
 4576 064b 04       		.sleb128 4
 4577 064c 54030000 		.4byte	.LCFI84-.Ltext0
 4578 0650 5C030000 		.4byte	.LFE43-.Ltext0
 4579 0654 0200     		.2byte	0x2
 4580 0656 7D       		.byte	0x7d
 4581 0657 00       		.sleb128 0
 4582 0658 00000000 		.4byte	0
 4583 065c 00000000 		.4byte	0
 4584              	.LLST13:
 4585 0660 08030000 		.4byte	.LFB42-.Ltext0
 4586 0664 0A030000 		.4byte	.LCFI73-.Ltext0
 4587 0668 0200     		.2byte	0x2
 4588 066a 7D       		.byte	0x7d
 4589 066b 00       		.sleb128 0
 4590 066c 0A030000 		.4byte	.LCFI73-.Ltext0
 4591 0670 0C030000 		.4byte	.LCFI74-.Ltext0
 4592 0674 0200     		.2byte	0x2
 4593 0676 7D       		.byte	0x7d
 4594 0677 04       		.sleb128 4
 4595 0678 0C030000 		.4byte	.LCFI74-.Ltext0
 4596 067c 0E030000 		.4byte	.LCFI75-.Ltext0
 4597 0680 0200     		.2byte	0x2
 4598 0682 7D       		.byte	0x7d
 4599 0683 10       		.sleb128 16
 4600 0684 0E030000 		.4byte	.LCFI75-.Ltext0
 4601 0688 1A030000 		.4byte	.LCFI76-.Ltext0
 4602 068c 0200     		.2byte	0x2
 4603 068e 77       		.byte	0x77
 4604 068f 10       		.sleb128 16
 4605 0690 1A030000 		.4byte	.LCFI76-.Ltext0
 4606 0694 1C030000 		.4byte	.LCFI77-.Ltext0
 4607 0698 0200     		.2byte	0x2
 4608 069a 77       		.byte	0x77
 4609 069b 04       		.sleb128 4
 4610 069c 1C030000 		.4byte	.LCFI77-.Ltext0
 4611 06a0 1E030000 		.4byte	.LCFI78-.Ltext0
 4612 06a4 0200     		.2byte	0x2
 4613 06a6 7D       		.byte	0x7d
 4614 06a7 04       		.sleb128 4
 4615 06a8 1E030000 		.4byte	.LCFI78-.Ltext0
 4616 06ac 24030000 		.4byte	.LFE42-.Ltext0
 4617 06b0 0200     		.2byte	0x2
 4618 06b2 7D       		.byte	0x7d
 4619 06b3 00       		.sleb128 0
 4620 06b4 00000000 		.4byte	0
 4621 06b8 00000000 		.4byte	0
 4622              	.LLST12:
 4623 06bc BC020000 		.4byte	.LFB41-.Ltext0
 4624 06c0 BE020000 		.4byte	.LCFI67-.Ltext0
 4625 06c4 0200     		.2byte	0x2
 4626 06c6 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 108


 4627 06c7 00       		.sleb128 0
 4628 06c8 BE020000 		.4byte	.LCFI67-.Ltext0
 4629 06cc C0020000 		.4byte	.LCFI68-.Ltext0
 4630 06d0 0200     		.2byte	0x2
 4631 06d2 7D       		.byte	0x7d
 4632 06d3 04       		.sleb128 4
 4633 06d4 C0020000 		.4byte	.LCFI68-.Ltext0
 4634 06d8 C2020000 		.4byte	.LCFI69-.Ltext0
 4635 06dc 0200     		.2byte	0x2
 4636 06de 7D       		.byte	0x7d
 4637 06df 10       		.sleb128 16
 4638 06e0 C2020000 		.4byte	.LCFI69-.Ltext0
 4639 06e4 FC020000 		.4byte	.LCFI70-.Ltext0
 4640 06e8 0200     		.2byte	0x2
 4641 06ea 77       		.byte	0x77
 4642 06eb 10       		.sleb128 16
 4643 06ec FC020000 		.4byte	.LCFI70-.Ltext0
 4644 06f0 FE020000 		.4byte	.LCFI71-.Ltext0
 4645 06f4 0200     		.2byte	0x2
 4646 06f6 77       		.byte	0x77
 4647 06f7 04       		.sleb128 4
 4648 06f8 FE020000 		.4byte	.LCFI71-.Ltext0
 4649 06fc 00030000 		.4byte	.LCFI72-.Ltext0
 4650 0700 0200     		.2byte	0x2
 4651 0702 7D       		.byte	0x7d
 4652 0703 04       		.sleb128 4
 4653 0704 00030000 		.4byte	.LCFI72-.Ltext0
 4654 0708 08030000 		.4byte	.LFE41-.Ltext0
 4655 070c 0200     		.2byte	0x2
 4656 070e 7D       		.byte	0x7d
 4657 070f 00       		.sleb128 0
 4658 0710 00000000 		.4byte	0
 4659 0714 00000000 		.4byte	0
 4660              	.LLST11:
 4661 0718 84020000 		.4byte	.LFB40-.Ltext0
 4662 071c 86020000 		.4byte	.LCFI61-.Ltext0
 4663 0720 0200     		.2byte	0x2
 4664 0722 7D       		.byte	0x7d
 4665 0723 00       		.sleb128 0
 4666 0724 86020000 		.4byte	.LCFI61-.Ltext0
 4667 0728 88020000 		.4byte	.LCFI62-.Ltext0
 4668 072c 0200     		.2byte	0x2
 4669 072e 7D       		.byte	0x7d
 4670 072f 04       		.sleb128 4
 4671 0730 88020000 		.4byte	.LCFI62-.Ltext0
 4672 0734 8A020000 		.4byte	.LCFI63-.Ltext0
 4673 0738 0200     		.2byte	0x2
 4674 073a 7D       		.byte	0x7d
 4675 073b 18       		.sleb128 24
 4676 073c 8A020000 		.4byte	.LCFI63-.Ltext0
 4677 0740 B2020000 		.4byte	.LCFI64-.Ltext0
 4678 0744 0200     		.2byte	0x2
 4679 0746 77       		.byte	0x77
 4680 0747 18       		.sleb128 24
 4681 0748 B2020000 		.4byte	.LCFI64-.Ltext0
 4682 074c B4020000 		.4byte	.LCFI65-.Ltext0
 4683 0750 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 109


 4684 0752 77       		.byte	0x77
 4685 0753 04       		.sleb128 4
 4686 0754 B4020000 		.4byte	.LCFI65-.Ltext0
 4687 0758 B6020000 		.4byte	.LCFI66-.Ltext0
 4688 075c 0200     		.2byte	0x2
 4689 075e 7D       		.byte	0x7d
 4690 075f 04       		.sleb128 4
 4691 0760 B6020000 		.4byte	.LCFI66-.Ltext0
 4692 0764 BC020000 		.4byte	.LFE40-.Ltext0
 4693 0768 0200     		.2byte	0x2
 4694 076a 7D       		.byte	0x7d
 4695 076b 00       		.sleb128 0
 4696 076c 00000000 		.4byte	0
 4697 0770 00000000 		.4byte	0
 4698              	.LLST10:
 4699 0774 4C020000 		.4byte	.LFB39-.Ltext0
 4700 0778 4E020000 		.4byte	.LCFI55-.Ltext0
 4701 077c 0200     		.2byte	0x2
 4702 077e 7D       		.byte	0x7d
 4703 077f 00       		.sleb128 0
 4704 0780 4E020000 		.4byte	.LCFI55-.Ltext0
 4705 0784 50020000 		.4byte	.LCFI56-.Ltext0
 4706 0788 0200     		.2byte	0x2
 4707 078a 7D       		.byte	0x7d
 4708 078b 04       		.sleb128 4
 4709 078c 50020000 		.4byte	.LCFI56-.Ltext0
 4710 0790 52020000 		.4byte	.LCFI57-.Ltext0
 4711 0794 0200     		.2byte	0x2
 4712 0796 7D       		.byte	0x7d
 4713 0797 18       		.sleb128 24
 4714 0798 52020000 		.4byte	.LCFI57-.Ltext0
 4715 079c 78020000 		.4byte	.LCFI58-.Ltext0
 4716 07a0 0200     		.2byte	0x2
 4717 07a2 77       		.byte	0x77
 4718 07a3 18       		.sleb128 24
 4719 07a4 78020000 		.4byte	.LCFI58-.Ltext0
 4720 07a8 7A020000 		.4byte	.LCFI59-.Ltext0
 4721 07ac 0200     		.2byte	0x2
 4722 07ae 77       		.byte	0x77
 4723 07af 04       		.sleb128 4
 4724 07b0 7A020000 		.4byte	.LCFI59-.Ltext0
 4725 07b4 7C020000 		.4byte	.LCFI60-.Ltext0
 4726 07b8 0200     		.2byte	0x2
 4727 07ba 7D       		.byte	0x7d
 4728 07bb 04       		.sleb128 4
 4729 07bc 7C020000 		.4byte	.LCFI60-.Ltext0
 4730 07c0 84020000 		.4byte	.LFE39-.Ltext0
 4731 07c4 0200     		.2byte	0x2
 4732 07c6 7D       		.byte	0x7d
 4733 07c7 00       		.sleb128 0
 4734 07c8 00000000 		.4byte	0
 4735 07cc 00000000 		.4byte	0
 4736              	.LLST9:
 4737 07d0 14020000 		.4byte	.LFB38-.Ltext0
 4738 07d4 16020000 		.4byte	.LCFI49-.Ltext0
 4739 07d8 0200     		.2byte	0x2
 4740 07da 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 110


 4741 07db 00       		.sleb128 0
 4742 07dc 16020000 		.4byte	.LCFI49-.Ltext0
 4743 07e0 18020000 		.4byte	.LCFI50-.Ltext0
 4744 07e4 0200     		.2byte	0x2
 4745 07e6 7D       		.byte	0x7d
 4746 07e7 04       		.sleb128 4
 4747 07e8 18020000 		.4byte	.LCFI50-.Ltext0
 4748 07ec 1A020000 		.4byte	.LCFI51-.Ltext0
 4749 07f0 0200     		.2byte	0x2
 4750 07f2 7D       		.byte	0x7d
 4751 07f3 18       		.sleb128 24
 4752 07f4 1A020000 		.4byte	.LCFI51-.Ltext0
 4753 07f8 40020000 		.4byte	.LCFI52-.Ltext0
 4754 07fc 0200     		.2byte	0x2
 4755 07fe 77       		.byte	0x77
 4756 07ff 18       		.sleb128 24
 4757 0800 40020000 		.4byte	.LCFI52-.Ltext0
 4758 0804 42020000 		.4byte	.LCFI53-.Ltext0
 4759 0808 0200     		.2byte	0x2
 4760 080a 77       		.byte	0x77
 4761 080b 04       		.sleb128 4
 4762 080c 42020000 		.4byte	.LCFI53-.Ltext0
 4763 0810 44020000 		.4byte	.LCFI54-.Ltext0
 4764 0814 0200     		.2byte	0x2
 4765 0816 7D       		.byte	0x7d
 4766 0817 04       		.sleb128 4
 4767 0818 44020000 		.4byte	.LCFI54-.Ltext0
 4768 081c 4C020000 		.4byte	.LFE38-.Ltext0
 4769 0820 0200     		.2byte	0x2
 4770 0822 7D       		.byte	0x7d
 4771 0823 00       		.sleb128 0
 4772 0824 00000000 		.4byte	0
 4773 0828 00000000 		.4byte	0
 4774              	.LLST8:
 4775 082c F8010000 		.4byte	.LFB37-.Ltext0
 4776 0830 FA010000 		.4byte	.LCFI45-.Ltext0
 4777 0834 0200     		.2byte	0x2
 4778 0836 7D       		.byte	0x7d
 4779 0837 00       		.sleb128 0
 4780 0838 FA010000 		.4byte	.LCFI45-.Ltext0
 4781 083c FC010000 		.4byte	.LCFI46-.Ltext0
 4782 0840 0200     		.2byte	0x2
 4783 0842 7D       		.byte	0x7d
 4784 0843 04       		.sleb128 4
 4785 0844 FC010000 		.4byte	.LCFI46-.Ltext0
 4786 0848 0C020000 		.4byte	.LCFI47-.Ltext0
 4787 084c 0200     		.2byte	0x2
 4788 084e 77       		.byte	0x77
 4789 084f 04       		.sleb128 4
 4790 0850 0C020000 		.4byte	.LCFI47-.Ltext0
 4791 0854 0E020000 		.4byte	.LCFI48-.Ltext0
 4792 0858 0200     		.2byte	0x2
 4793 085a 7D       		.byte	0x7d
 4794 085b 04       		.sleb128 4
 4795 085c 0E020000 		.4byte	.LCFI48-.Ltext0
 4796 0860 14020000 		.4byte	.LFE37-.Ltext0
 4797 0864 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 111


 4798 0866 7D       		.byte	0x7d
 4799 0867 00       		.sleb128 0
 4800 0868 00000000 		.4byte	0
 4801 086c 00000000 		.4byte	0
 4802              	.LLST7:
 4803 0870 C0010000 		.4byte	.LFB36-.Ltext0
 4804 0874 C2010000 		.4byte	.LCFI39-.Ltext0
 4805 0878 0200     		.2byte	0x2
 4806 087a 7D       		.byte	0x7d
 4807 087b 00       		.sleb128 0
 4808 087c C2010000 		.4byte	.LCFI39-.Ltext0
 4809 0880 C4010000 		.4byte	.LCFI40-.Ltext0
 4810 0884 0200     		.2byte	0x2
 4811 0886 7D       		.byte	0x7d
 4812 0887 04       		.sleb128 4
 4813 0888 C4010000 		.4byte	.LCFI40-.Ltext0
 4814 088c C6010000 		.4byte	.LCFI41-.Ltext0
 4815 0890 0200     		.2byte	0x2
 4816 0892 7D       		.byte	0x7d
 4817 0893 18       		.sleb128 24
 4818 0894 C6010000 		.4byte	.LCFI41-.Ltext0
 4819 0898 EC010000 		.4byte	.LCFI42-.Ltext0
 4820 089c 0200     		.2byte	0x2
 4821 089e 77       		.byte	0x77
 4822 089f 18       		.sleb128 24
 4823 08a0 EC010000 		.4byte	.LCFI42-.Ltext0
 4824 08a4 EE010000 		.4byte	.LCFI43-.Ltext0
 4825 08a8 0200     		.2byte	0x2
 4826 08aa 77       		.byte	0x77
 4827 08ab 04       		.sleb128 4
 4828 08ac EE010000 		.4byte	.LCFI43-.Ltext0
 4829 08b0 F0010000 		.4byte	.LCFI44-.Ltext0
 4830 08b4 0200     		.2byte	0x2
 4831 08b6 7D       		.byte	0x7d
 4832 08b7 04       		.sleb128 4
 4833 08b8 F0010000 		.4byte	.LCFI44-.Ltext0
 4834 08bc F8010000 		.4byte	.LFE36-.Ltext0
 4835 08c0 0200     		.2byte	0x2
 4836 08c2 7D       		.byte	0x7d
 4837 08c3 00       		.sleb128 0
 4838 08c4 00000000 		.4byte	0
 4839 08c8 00000000 		.4byte	0
 4840              	.LLST6:
 4841 08cc A0010000 		.4byte	.LFB35-.Ltext0
 4842 08d0 A2010000 		.4byte	.LCFI33-.Ltext0
 4843 08d4 0200     		.2byte	0x2
 4844 08d6 7D       		.byte	0x7d
 4845 08d7 00       		.sleb128 0
 4846 08d8 A2010000 		.4byte	.LCFI33-.Ltext0
 4847 08dc A4010000 		.4byte	.LCFI34-.Ltext0
 4848 08e0 0200     		.2byte	0x2
 4849 08e2 7D       		.byte	0x7d
 4850 08e3 04       		.sleb128 4
 4851 08e4 A4010000 		.4byte	.LCFI34-.Ltext0
 4852 08e8 A6010000 		.4byte	.LCFI35-.Ltext0
 4853 08ec 0200     		.2byte	0x2
 4854 08ee 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 112


 4855 08ef 10       		.sleb128 16
 4856 08f0 A6010000 		.4byte	.LCFI35-.Ltext0
 4857 08f4 B4010000 		.4byte	.LCFI36-.Ltext0
 4858 08f8 0200     		.2byte	0x2
 4859 08fa 77       		.byte	0x77
 4860 08fb 10       		.sleb128 16
 4861 08fc B4010000 		.4byte	.LCFI36-.Ltext0
 4862 0900 B6010000 		.4byte	.LCFI37-.Ltext0
 4863 0904 0200     		.2byte	0x2
 4864 0906 77       		.byte	0x77
 4865 0907 04       		.sleb128 4
 4866 0908 B6010000 		.4byte	.LCFI37-.Ltext0
 4867 090c B8010000 		.4byte	.LCFI38-.Ltext0
 4868 0910 0200     		.2byte	0x2
 4869 0912 7D       		.byte	0x7d
 4870 0913 04       		.sleb128 4
 4871 0914 B8010000 		.4byte	.LCFI38-.Ltext0
 4872 0918 C0010000 		.4byte	.LFE35-.Ltext0
 4873 091c 0200     		.2byte	0x2
 4874 091e 7D       		.byte	0x7d
 4875 091f 00       		.sleb128 0
 4876 0920 00000000 		.4byte	0
 4877 0924 00000000 		.4byte	0
 4878              	.LLST5:
 4879 0928 64010000 		.4byte	.LFB34-.Ltext0
 4880 092c 66010000 		.4byte	.LCFI27-.Ltext0
 4881 0930 0200     		.2byte	0x2
 4882 0932 7D       		.byte	0x7d
 4883 0933 00       		.sleb128 0
 4884 0934 66010000 		.4byte	.LCFI27-.Ltext0
 4885 0938 68010000 		.4byte	.LCFI28-.Ltext0
 4886 093c 0200     		.2byte	0x2
 4887 093e 7D       		.byte	0x7d
 4888 093f 04       		.sleb128 4
 4889 0940 68010000 		.4byte	.LCFI28-.Ltext0
 4890 0944 6A010000 		.4byte	.LCFI29-.Ltext0
 4891 0948 0200     		.2byte	0x2
 4892 094a 7D       		.byte	0x7d
 4893 094b 18       		.sleb128 24
 4894 094c 6A010000 		.4byte	.LCFI29-.Ltext0
 4895 0950 96010000 		.4byte	.LCFI30-.Ltext0
 4896 0954 0200     		.2byte	0x2
 4897 0956 77       		.byte	0x77
 4898 0957 18       		.sleb128 24
 4899 0958 96010000 		.4byte	.LCFI30-.Ltext0
 4900 095c 98010000 		.4byte	.LCFI31-.Ltext0
 4901 0960 0200     		.2byte	0x2
 4902 0962 77       		.byte	0x77
 4903 0963 04       		.sleb128 4
 4904 0964 98010000 		.4byte	.LCFI31-.Ltext0
 4905 0968 9A010000 		.4byte	.LCFI32-.Ltext0
 4906 096c 0200     		.2byte	0x2
 4907 096e 7D       		.byte	0x7d
 4908 096f 04       		.sleb128 4
 4909 0970 9A010000 		.4byte	.LCFI32-.Ltext0
 4910 0974 A0010000 		.4byte	.LFE34-.Ltext0
 4911 0978 0200     		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 113


 4912 097a 7D       		.byte	0x7d
 4913 097b 00       		.sleb128 0
 4914 097c 00000000 		.4byte	0
 4915 0980 00000000 		.4byte	0
 4916              	.LLST4:
 4917 0984 44010000 		.4byte	.LFB33-.Ltext0
 4918 0988 46010000 		.4byte	.LCFI21-.Ltext0
 4919 098c 0200     		.2byte	0x2
 4920 098e 7D       		.byte	0x7d
 4921 098f 00       		.sleb128 0
 4922 0990 46010000 		.4byte	.LCFI21-.Ltext0
 4923 0994 48010000 		.4byte	.LCFI22-.Ltext0
 4924 0998 0200     		.2byte	0x2
 4925 099a 7D       		.byte	0x7d
 4926 099b 04       		.sleb128 4
 4927 099c 48010000 		.4byte	.LCFI22-.Ltext0
 4928 09a0 4A010000 		.4byte	.LCFI23-.Ltext0
 4929 09a4 0200     		.2byte	0x2
 4930 09a6 7D       		.byte	0x7d
 4931 09a7 10       		.sleb128 16
 4932 09a8 4A010000 		.4byte	.LCFI23-.Ltext0
 4933 09ac 58010000 		.4byte	.LCFI24-.Ltext0
 4934 09b0 0200     		.2byte	0x2
 4935 09b2 77       		.byte	0x77
 4936 09b3 10       		.sleb128 16
 4937 09b4 58010000 		.4byte	.LCFI24-.Ltext0
 4938 09b8 5A010000 		.4byte	.LCFI25-.Ltext0
 4939 09bc 0200     		.2byte	0x2
 4940 09be 77       		.byte	0x77
 4941 09bf 04       		.sleb128 4
 4942 09c0 5A010000 		.4byte	.LCFI25-.Ltext0
 4943 09c4 5C010000 		.4byte	.LCFI26-.Ltext0
 4944 09c8 0200     		.2byte	0x2
 4945 09ca 7D       		.byte	0x7d
 4946 09cb 04       		.sleb128 4
 4947 09cc 5C010000 		.4byte	.LCFI26-.Ltext0
 4948 09d0 64010000 		.4byte	.LFE33-.Ltext0
 4949 09d4 0200     		.2byte	0x2
 4950 09d6 7D       		.byte	0x7d
 4951 09d7 00       		.sleb128 0
 4952 09d8 00000000 		.4byte	0
 4953 09dc 00000000 		.4byte	0
 4954              	.LLST3:
 4955 09e0 08010000 		.4byte	.LFB32-.Ltext0
 4956 09e4 0A010000 		.4byte	.LCFI15-.Ltext0
 4957 09e8 0200     		.2byte	0x2
 4958 09ea 7D       		.byte	0x7d
 4959 09eb 00       		.sleb128 0
 4960 09ec 0A010000 		.4byte	.LCFI15-.Ltext0
 4961 09f0 0C010000 		.4byte	.LCFI16-.Ltext0
 4962 09f4 0200     		.2byte	0x2
 4963 09f6 7D       		.byte	0x7d
 4964 09f7 04       		.sleb128 4
 4965 09f8 0C010000 		.4byte	.LCFI16-.Ltext0
 4966 09fc 0E010000 		.4byte	.LCFI17-.Ltext0
 4967 0a00 0200     		.2byte	0x2
 4968 0a02 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 114


 4969 0a03 18       		.sleb128 24
 4970 0a04 0E010000 		.4byte	.LCFI17-.Ltext0
 4971 0a08 38010000 		.4byte	.LCFI18-.Ltext0
 4972 0a0c 0200     		.2byte	0x2
 4973 0a0e 77       		.byte	0x77
 4974 0a0f 18       		.sleb128 24
 4975 0a10 38010000 		.4byte	.LCFI18-.Ltext0
 4976 0a14 3A010000 		.4byte	.LCFI19-.Ltext0
 4977 0a18 0200     		.2byte	0x2
 4978 0a1a 77       		.byte	0x77
 4979 0a1b 04       		.sleb128 4
 4980 0a1c 3A010000 		.4byte	.LCFI19-.Ltext0
 4981 0a20 3C010000 		.4byte	.LCFI20-.Ltext0
 4982 0a24 0200     		.2byte	0x2
 4983 0a26 7D       		.byte	0x7d
 4984 0a27 04       		.sleb128 4
 4985 0a28 3C010000 		.4byte	.LCFI20-.Ltext0
 4986 0a2c 44010000 		.4byte	.LFE32-.Ltext0
 4987 0a30 0200     		.2byte	0x2
 4988 0a32 7D       		.byte	0x7d
 4989 0a33 00       		.sleb128 0
 4990 0a34 00000000 		.4byte	0
 4991 0a38 00000000 		.4byte	0
 4992              	.LLST2:
 4993 0a3c B8000000 		.4byte	.LFB31-.Ltext0
 4994 0a40 BA000000 		.4byte	.LCFI10-.Ltext0
 4995 0a44 0200     		.2byte	0x2
 4996 0a46 7D       		.byte	0x7d
 4997 0a47 00       		.sleb128 0
 4998 0a48 BA000000 		.4byte	.LCFI10-.Ltext0
 4999 0a4c BC000000 		.4byte	.LCFI11-.Ltext0
 5000 0a50 0200     		.2byte	0x2
 5001 0a52 7D       		.byte	0x7d
 5002 0a53 08       		.sleb128 8
 5003 0a54 BC000000 		.4byte	.LCFI11-.Ltext0
 5004 0a58 BE000000 		.4byte	.LCFI12-.Ltext0
 5005 0a5c 0200     		.2byte	0x2
 5006 0a5e 7D       		.byte	0x7d
 5007 0a5f 10       		.sleb128 16
 5008 0a60 BE000000 		.4byte	.LCFI12-.Ltext0
 5009 0a64 04010000 		.4byte	.LCFI13-.Ltext0
 5010 0a68 0200     		.2byte	0x2
 5011 0a6a 77       		.byte	0x77
 5012 0a6b 10       		.sleb128 16
 5013 0a6c 04010000 		.4byte	.LCFI13-.Ltext0
 5014 0a70 06010000 		.4byte	.LCFI14-.Ltext0
 5015 0a74 0200     		.2byte	0x2
 5016 0a76 77       		.byte	0x77
 5017 0a77 08       		.sleb128 8
 5018 0a78 06010000 		.4byte	.LCFI14-.Ltext0
 5019 0a7c 08010000 		.4byte	.LFE31-.Ltext0
 5020 0a80 0200     		.2byte	0x2
 5021 0a82 7D       		.byte	0x7d
 5022 0a83 08       		.sleb128 8
 5023 0a84 00000000 		.4byte	0
 5024 0a88 00000000 		.4byte	0
 5025              	.LLST1:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 115


 5026 0a8c 5C000000 		.4byte	.LFB30-.Ltext0
 5027 0a90 5E000000 		.4byte	.LCFI4-.Ltext0
 5028 0a94 0200     		.2byte	0x2
 5029 0a96 7D       		.byte	0x7d
 5030 0a97 00       		.sleb128 0
 5031 0a98 5E000000 		.4byte	.LCFI4-.Ltext0
 5032 0a9c 60000000 		.4byte	.LCFI5-.Ltext0
 5033 0aa0 0200     		.2byte	0x2
 5034 0aa2 7D       		.byte	0x7d
 5035 0aa3 04       		.sleb128 4
 5036 0aa4 60000000 		.4byte	.LCFI5-.Ltext0
 5037 0aa8 62000000 		.4byte	.LCFI6-.Ltext0
 5038 0aac 0200     		.2byte	0x2
 5039 0aae 7D       		.byte	0x7d
 5040 0aaf 10       		.sleb128 16
 5041 0ab0 62000000 		.4byte	.LCFI6-.Ltext0
 5042 0ab4 AC000000 		.4byte	.LCFI7-.Ltext0
 5043 0ab8 0200     		.2byte	0x2
 5044 0aba 77       		.byte	0x77
 5045 0abb 10       		.sleb128 16
 5046 0abc AC000000 		.4byte	.LCFI7-.Ltext0
 5047 0ac0 AE000000 		.4byte	.LCFI8-.Ltext0
 5048 0ac4 0200     		.2byte	0x2
 5049 0ac6 77       		.byte	0x77
 5050 0ac7 04       		.sleb128 4
 5051 0ac8 AE000000 		.4byte	.LCFI8-.Ltext0
 5052 0acc B0000000 		.4byte	.LCFI9-.Ltext0
 5053 0ad0 0200     		.2byte	0x2
 5054 0ad2 7D       		.byte	0x7d
 5055 0ad3 04       		.sleb128 4
 5056 0ad4 B0000000 		.4byte	.LCFI9-.Ltext0
 5057 0ad8 B8000000 		.4byte	.LFE30-.Ltext0
 5058 0adc 0200     		.2byte	0x2
 5059 0ade 7D       		.byte	0x7d
 5060 0adf 00       		.sleb128 0
 5061 0ae0 00000000 		.4byte	0
 5062 0ae4 00000000 		.4byte	0
 5063              	.LLST0:
 5064 0ae8 00000000 		.4byte	.LFB29-.Ltext0
 5065 0aec 02000000 		.4byte	.LCFI0-.Ltext0
 5066 0af0 0200     		.2byte	0x2
 5067 0af2 7D       		.byte	0x7d
 5068 0af3 00       		.sleb128 0
 5069 0af4 02000000 		.4byte	.LCFI0-.Ltext0
 5070 0af8 04000000 		.4byte	.LCFI1-.Ltext0
 5071 0afc 0200     		.2byte	0x2
 5072 0afe 7D       		.byte	0x7d
 5073 0aff 04       		.sleb128 4
 5074 0b00 04000000 		.4byte	.LCFI1-.Ltext0
 5075 0b04 50000000 		.4byte	.LCFI2-.Ltext0
 5076 0b08 0200     		.2byte	0x2
 5077 0b0a 77       		.byte	0x77
 5078 0b0b 04       		.sleb128 4
 5079 0b0c 50000000 		.4byte	.LCFI2-.Ltext0
 5080 0b10 52000000 		.4byte	.LCFI3-.Ltext0
 5081 0b14 0200     		.2byte	0x2
 5082 0b16 7D       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 116


 5083 0b17 04       		.sleb128 4
 5084 0b18 52000000 		.4byte	.LCFI3-.Ltext0
 5085 0b1c 5C000000 		.4byte	.LFE29-.Ltext0
 5086 0b20 0200     		.2byte	0x2
 5087 0b22 7D       		.byte	0x7d
 5088 0b23 00       		.sleb128 0
 5089 0b24 00000000 		.4byte	0
 5090 0b28 00000000 		.4byte	0
 5091              		.section	.debug_aranges,"",%progbits
 5092 0000 1C000000 		.4byte	0x1c
 5093 0004 0200     		.2byte	0x2
 5094 0006 00000000 		.4byte	.Ldebug_info0
 5095 000a 04       		.byte	0x4
 5096 000b 00       		.byte	0
 5097 000c 0000     		.2byte	0
 5098 000e 0000     		.2byte	0
 5099 0010 00000000 		.4byte	.Ltext0
 5100 0014 D0070000 		.4byte	.Letext0-.Ltext0
 5101 0018 00000000 		.4byte	0
 5102 001c 00000000 		.4byte	0
 5103              		.section	.debug_line,"",%progbits
 5104              	.Ldebug_line0:
 5105 0000 89020000 		.section	.debug_str,"MS",%progbits,1
 5105      02002E01 
 5105      00000201 
 5105      FB0E0D00 
 5105      01010101 
 5106              	.LASF33:
 5107 0000 5243435F 		.ascii	"RCC_TypeDef\000"
 5107      54797065 
 5107      44656600 
 5108              	.LASF28:
 5109 000c 41504231 		.ascii	"APB1RSTR\000"
 5109      52535452 
 5109      00
 5110              	.LASF80:
 5111 0015 5243435F 		.ascii	"RCC_HCLK\000"
 5111      48434C4B 
 5111      00
 5112              	.LASF73:
 5113 001e 5243435F 		.ascii	"RCC_ADCCLKConfig\000"
 5113      41444343 
 5113      4C4B436F 
 5113      6E666967 
 5113      00
 5114              	.LASF48:
 5115 002f 5243435F 		.ascii	"RCC_ClearITPendingBit\000"
 5115      436C6561 
 5115      72495450 
 5115      656E6469 
 5115      6E674269 
 5116              	.LASF56:
 5117 0045 5243435F 		.ascii	"RCC_APB2PeriphResetCmd\000"
 5117      41504232 
 5117      50657269 
 5117      70685265 
 5117      73657443 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 117


 5118              	.LASF72:
 5119 005c 5243435F 		.ascii	"RCC_LSE\000"
 5119      4C534500 
 5120              	.LASF44:
 5121 0064 5243435F 		.ascii	"RCC_GetITStatus\000"
 5121      47657449 
 5121      54537461 
 5121      74757300 
 5122              	.LASF32:
 5123 0074 42444352 		.ascii	"BDCR\000"
 5123      00
 5124              	.LASF57:
 5125 0079 5243435F 		.ascii	"RCC_APB2Periph\000"
 5125      41504232 
 5125      50657269 
 5125      706800
 5126              	.LASF74:
 5127 0088 5243435F 		.ascii	"RCC_PCLK2\000"
 5127      50434C4B 
 5127      3200
 5128              	.LASF9:
 5129 0092 6C6F6E67 		.ascii	"long long int\000"
 5129      206C6F6E 
 5129      6720696E 
 5129      7400
 5130              	.LASF7:
 5131 00a0 5F5F7569 		.ascii	"__uint32_t\000"
 5131      6E743332 
 5131      5F7400
 5132              	.LASF4:
 5133 00ab 5F5F7569 		.ascii	"__uint16_t\000"
 5133      6E743136 
 5133      5F7400
 5134              	.LASF86:
 5135 00b6 5243435F 		.ascii	"RCC_PLLCmd\000"
 5135      504C4C43 
 5135      6D6400
 5136              	.LASF39:
 5137 00c1 5243435F 		.ascii	"RCC_ClocksTypeDef\000"
 5137      436C6F63 
 5137      6B735479 
 5137      70654465 
 5137      6600
 5138              	.LASF89:
 5139 00d3 5243435F 		.ascii	"RCC_PLLMul\000"
 5139      504C4C4D 
 5139      756C00
 5140              	.LASF60:
 5141 00de 5243435F 		.ascii	"RCC_AHBPeriphClockCmd\000"
 5141      41484250 
 5141      65726970 
 5141      68436C6F 
 5141      636B436D 
 5142              	.LASF26:
 5143 00f4 43464752 		.ascii	"CFGR\000"
 5143      00
 5144              	.LASF21:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 118


 5145 00f9 454E4142 		.ascii	"ENABLE\000"
 5145      4C4500
 5146              	.LASF35:
 5147 0100 48434C4B 		.ascii	"HCLK_Frequency\000"
 5147      5F467265 
 5147      7175656E 
 5147      637900
 5148              	.LASF55:
 5149 010f 5243435F 		.ascii	"RCC_APB1Periph\000"
 5149      41504231 
 5149      50657269 
 5149      706800
 5150              	.LASF12:
 5151 011e 75696E74 		.ascii	"uint8_t\000"
 5151      385F7400 
 5152              	.LASF31:
 5153 0126 41504231 		.ascii	"APB1ENR\000"
 5153      454E5200 
 5154              	.LASF66:
 5155 012e 70726573 		.ascii	"presc\000"
 5155      6300
 5156              	.LASF52:
 5157 0134 4E657753 		.ascii	"NewState\000"
 5157      74617465 
 5157      00
 5158              	.LASF49:
 5159 013d 5243435F 		.ascii	"RCC_MCOConfig\000"
 5159      4D434F43 
 5159      6F6E6669 
 5159      6700
 5160              	.LASF100:
 5161 014b 5243435F 		.ascii	"RCC_DeInit\000"
 5161      4465496E 
 5161      697400
 5162              	.LASF93:
 5163 0156 5243435F 		.ascii	"RCC_WaitForHSEStartUp\000"
 5163      57616974 
 5163      466F7248 
 5163      53455374 
 5163      61727455 
 5164              	.LASF20:
 5165 016c 44495341 		.ascii	"DISABLE\000"
 5165      424C4500 
 5166              	.LASF2:
 5167 0174 73686F72 		.ascii	"short int\000"
 5167      7420696E 
 5167      7400
 5168              	.LASF69:
 5169 017e 5243435F 		.ascii	"RCC_RTCCLKSource\000"
 5169      52544343 
 5169      4C4B536F 
 5169      75726365 
 5169      00
 5170              	.LASF103:
 5171 018f 463A5C6B 		.ascii	"F:\\kaka\\KAKAOS\\C\\windows\\Project\\RVMDK\243\250"
 5171      616B615C 
 5171      4B414B41 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 119


 5171      4F535C43 
 5171      5C77696E 
 5172 01b7 757635A3 		.ascii	"uv5\243\251\000"
 5172      A900
 5173              	.LASF24:
 5174 01bd 53554343 		.ascii	"SUCCESS\000"
 5174      45535300 
 5175              	.LASF54:
 5176 01c5 5243435F 		.ascii	"RCC_APB1PeriphResetCmd\000"
 5176      41504231 
 5176      50657269 
 5176      70685265 
 5176      73657443 
 5177              	.LASF87:
 5178 01dc 5243435F 		.ascii	"RCC_PLLConfig\000"
 5178      504C4C43 
 5178      6F6E6669 
 5178      6700
 5179              	.LASF19:
 5180 01ea 49545374 		.ascii	"ITStatus\000"
 5180      61747573 
 5180      00
 5181              	.LASF6:
 5182 01f3 6C6F6E67 		.ascii	"long int\000"
 5182      20696E74 
 5182      00
 5183              	.LASF25:
 5184 01fc 4572726F 		.ascii	"ErrorStatus\000"
 5184      72537461 
 5184      74757300 
 5185              	.LASF64:
 5186 0208 706C6C6D 		.ascii	"pllmull\000"
 5186      756C6C00 
 5187              	.LASF76:
 5188 0210 5243435F 		.ascii	"RCC_USBCLKConfig\000"
 5188      55534243 
 5188      4C4B436F 
 5188      6E666967 
 5188      00
 5189              	.LASF70:
 5190 0221 5243435F 		.ascii	"RCC_LSICmd\000"
 5190      4C534943 
 5190      6D6400
 5191              	.LASF104:
 5192 022c 5243435F 		.ascii	"RCC_GetSYSCLKSource\000"
 5192      47657453 
 5192      5953434C 
 5192      4B536F75 
 5192      72636500 
 5193              	.LASF27:
 5194 0240 41504232 		.ascii	"APB2RSTR\000"
 5194      52535452 
 5194      00
 5195              	.LASF3:
 5196 0249 5F5F7569 		.ascii	"__uint8_t\000"
 5196      6E74385F 
 5196      7400
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 120


 5197              	.LASF23:
 5198 0253 4552524F 		.ascii	"ERROR\000"
 5198      5200
 5199              	.LASF65:
 5200 0259 706C6C73 		.ascii	"pllsource\000"
 5200      6F757263 
 5200      6500
 5201              	.LASF29:
 5202 0263 41484245 		.ascii	"AHBENR\000"
 5202      4E5200
 5203              	.LASF81:
 5204 026a 5243435F 		.ascii	"RCC_PCLK1Config\000"
 5204      50434C4B 
 5204      31436F6E 
 5204      66696700 
 5205              	.LASF75:
 5206 027a 746D7072 		.ascii	"tmpreg\000"
 5206      656700
 5207              	.LASF43:
 5208 0281 62697473 		.ascii	"bitstatus\000"
 5208      74617475 
 5208      7300
 5209              	.LASF47:
 5210 028b 73746174 		.ascii	"statusreg\000"
 5210      75737265 
 5210      6700
 5211              	.LASF58:
 5212 0295 5243435F 		.ascii	"RCC_APB1PeriphClockCmd\000"
 5212      41504231 
 5212      50657269 
 5212      7068436C 
 5212      6F636B43 
 5213              	.LASF1:
 5214 02ac 756E7369 		.ascii	"unsigned char\000"
 5214      676E6564 
 5214      20636861 
 5214      7200
 5215              	.LASF30:
 5216 02ba 41504232 		.ascii	"APB2ENR\000"
 5216      454E5200 
 5217              	.LASF94:
 5218 02c2 53746172 		.ascii	"StartUpCounter\000"
 5218      74557043 
 5218      6F756E74 
 5218      657200
 5219              	.LASF0:
 5220 02d1 7369676E 		.ascii	"signed char\000"
 5220      65642063 
 5220      68617200 
 5221              	.LASF53:
 5222 02dd 5243435F 		.ascii	"RCC_BackupResetCmd\000"
 5222      4261636B 
 5222      75705265 
 5222      73657443 
 5222      6D6400
 5223              	.LASF10:
 5224 02f0 6C6F6E67 		.ascii	"long long unsigned int\000"
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 121


 5224      206C6F6E 
 5224      6720756E 
 5224      7369676E 
 5224      65642069 
 5225              	.LASF14:
 5226 0307 75696E74 		.ascii	"uint32_t\000"
 5226      33325F74 
 5226      00
 5227              	.LASF46:
 5228 0310 5243435F 		.ascii	"RCC_FLAG\000"
 5228      464C4147 
 5228      00
 5229              	.LASF11:
 5230 0319 756E7369 		.ascii	"unsigned int\000"
 5230      676E6564 
 5230      20696E74 
 5230      00
 5231              	.LASF88:
 5232 0326 5243435F 		.ascii	"RCC_PLLSource\000"
 5232      504C4C53 
 5232      6F757263 
 5232      6500
 5233              	.LASF84:
 5234 0334 5243435F 		.ascii	"RCC_SYSCLKConfig\000"
 5234      53595343 
 5234      4C4B436F 
 5234      6E666967 
 5234      00
 5235              	.LASF45:
 5236 0345 5243435F 		.ascii	"RCC_GetFlagStatus\000"
 5236      47657446 
 5236      6C616753 
 5236      74617475 
 5236      7300
 5237              	.LASF68:
 5238 0357 5243435F 		.ascii	"RCC_RTCCLKConfig\000"
 5238      52544343 
 5238      4C4B436F 
 5238      6E666967 
 5238      00
 5239              	.LASF77:
 5240 0368 5243435F 		.ascii	"RCC_USBCLKSource\000"
 5240      55534243 
 5240      4C4B536F 
 5240      75726365 
 5240      00
 5241              	.LASF99:
 5242 0379 5243435F 		.ascii	"RCC_ClearFlag\000"
 5242      436C6561 
 5242      72466C61 
 5242      6700
 5243              	.LASF5:
 5244 0387 73686F72 		.ascii	"short unsigned int\000"
 5244      7420756E 
 5244      7369676E 
 5244      65642069 
 5244      6E7400
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 122


 5245              	.LASF95:
 5246 039a 73746174 		.ascii	"status\000"
 5246      757300
 5247              	.LASF83:
 5248 03a1 5243435F 		.ascii	"RCC_SYSCLK\000"
 5248      53595343 
 5248      4C4B00
 5249              	.LASF96:
 5250 03ac 48534553 		.ascii	"HSEStatus\000"
 5250      74617475 
 5250      7300
 5251              	.LASF13:
 5252 03b6 75696E74 		.ascii	"uint16_t\000"
 5252      31365F74 
 5252      00
 5253              	.LASF38:
 5254 03bf 41444343 		.ascii	"ADCCLK_Frequency\000"
 5254      4C4B5F46 
 5254      72657175 
 5254      656E6379 
 5254      00
 5255              	.LASF97:
 5256 03d0 5243435F 		.ascii	"RCC_HSEConfig\000"
 5256      48534543 
 5256      6F6E6669 
 5256      6700
 5257              	.LASF34:
 5258 03de 53595343 		.ascii	"SYSCLK_Frequency\000"
 5258      4C4B5F46 
 5258      72657175 
 5258      656E6379 
 5258      00
 5259              	.LASF63:
 5260 03ef 5243435F 		.ascii	"RCC_Clocks\000"
 5260      436C6F63 
 5260      6B7300
 5261              	.LASF16:
 5262 03fa 53797374 		.ascii	"SystemCoreClock\000"
 5262      656D436F 
 5262      7265436C 
 5262      6F636B00 
 5263              	.LASF37:
 5264 040a 50434C4B 		.ascii	"PCLK2_Frequency\000"
 5264      325F4672 
 5264      65717565 
 5264      6E637900 
 5265              	.LASF78:
 5266 041a 5243435F 		.ascii	"RCC_ITConfig\000"
 5266      4954436F 
 5266      6E666967 
 5266      00
 5267              	.LASF59:
 5268 0427 5243435F 		.ascii	"RCC_APB2PeriphClockCmd\000"
 5268      41504232 
 5268      50657269 
 5268      7068436C 
 5268      6F636B43 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 123


 5269              	.LASF8:
 5270 043e 6C6F6E67 		.ascii	"long unsigned int\000"
 5270      20756E73 
 5270      69676E65 
 5270      6420696E 
 5270      7400
 5271              	.LASF98:
 5272 0450 5243435F 		.ascii	"RCC_HSE\000"
 5272      48534500 
 5273              	.LASF85:
 5274 0458 5243435F 		.ascii	"RCC_SYSCLKSource\000"
 5274      53595343 
 5274      4C4B536F 
 5274      75726365 
 5274      00
 5275              	.LASF22:
 5276 0469 46756E63 		.ascii	"FunctionalState\000"
 5276      74696F6E 
 5276      616C5374 
 5276      61746500 
 5277              	.LASF102:
 5278 0479 2E2E2F2E 		.ascii	"../../source/src/FWlib/src/stm32f10x_rcc.c\000"
 5278      2E2F736F 
 5278      75726365 
 5278      2F737263 
 5278      2F46576C 
 5279              	.LASF36:
 5280 04a4 50434C4B 		.ascii	"PCLK1_Frequency\000"
 5280      315F4672 
 5280      65717565 
 5280      6E637900 
 5281              	.LASF71:
 5282 04b4 5243435F 		.ascii	"RCC_LSEConfig\000"
 5282      4C534543 
 5282      6F6E6669 
 5282      6700
 5283              	.LASF40:
 5284 04c2 41504241 		.ascii	"APBAHBPrescTable\000"
 5284      48425072 
 5284      65736354 
 5284      61626C65 
 5284      00
 5285              	.LASF92:
 5286 04d3 48534943 		.ascii	"HSICalibrationValue\000"
 5286      616C6962 
 5286      72617469 
 5286      6F6E5661 
 5286      6C756500 
 5287              	.LASF62:
 5288 04e7 5243435F 		.ascii	"RCC_GetClocksFreq\000"
 5288      47657443 
 5288      6C6F636B 
 5288      73467265 
 5288      7100
 5289              	.LASF17:
 5290 04f9 52455345 		.ascii	"RESET\000"
 5290      5400
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 124


 5291              	.LASF67:
 5292 04ff 5243435F 		.ascii	"RCC_RTCCLKCmd\000"
 5292      52544343 
 5292      4C4B436D 
 5292      6400
 5293              	.LASF51:
 5294 050d 5243435F 		.ascii	"RCC_ClockSecuritySystemCmd\000"
 5294      436C6F63 
 5294      6B536563 
 5294      75726974 
 5294      79537973 
 5295              	.LASF101:
 5296 0528 474E5520 		.ascii	"GNU C11 7.3.1 20180622 (release) [ARM/embedded-7-br"
 5296      43313120 
 5296      372E332E 
 5296      31203230 
 5296      31383036 
 5297 055b 616E6368 		.ascii	"anch revision 261907] -mcpu=cortex-m3 -mthumb -mapc"
 5297      20726576 
 5297      6973696F 
 5297      6E203236 
 5297      31393037 
 5298 058e 732D6672 		.ascii	"s-frame -mthumb-interwork -mcpu=cortex-m3 -mthumb -"
 5298      616D6520 
 5298      2D6D7468 
 5298      756D622D 
 5298      696E7465 
 5299 05c1 67647761 		.ascii	"gdwarf-2 -O0\000"
 5299      72662D32 
 5299      202D4F30 
 5299      00
 5300              	.LASF82:
 5301 05ce 5243435F 		.ascii	"RCC_HCLKConfig\000"
 5301      48434C4B 
 5301      436F6E66 
 5301      696700
 5302              	.LASF90:
 5303 05dd 5243435F 		.ascii	"RCC_HSICmd\000"
 5303      48534943 
 5303      6D6400
 5304              	.LASF15:
 5305 05e8 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5305      52784275 
 5305      66666572 
 5305      00
 5306              	.LASF50:
 5307 05f5 5243435F 		.ascii	"RCC_MCO\000"
 5307      4D434F00 
 5308              	.LASF42:
 5309 05fd 5243435F 		.ascii	"RCC_IT\000"
 5309      495400
 5310              	.LASF18:
 5311 0604 466C6167 		.ascii	"FlagStatus\000"
 5311      53746174 
 5311      757300
 5312              	.LASF91:
 5313 060f 5243435F 		.ascii	"RCC_AdjustHSICalibrationValue\000"
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 125


 5313      41646A75 
 5313      73744853 
 5313      4943616C 
 5313      69627261 
 5314              	.LASF61:
 5315 062d 5243435F 		.ascii	"RCC_AHBPeriph\000"
 5315      41484250 
 5315      65726970 
 5315      6800
 5316              	.LASF79:
 5317 063b 5243435F 		.ascii	"RCC_PCLK2Config\000"
 5317      50434C4B 
 5317      32436F6E 
 5317      66696700 
 5318              	.LASF41:
 5319 064b 41444350 		.ascii	"ADCPrescTable\000"
 5319      72657363 
 5319      5461626C 
 5319      6500
 5320              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 7-2018-q2-update) 7.3.1 20180622 (release) [AR
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 126


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:16     .data:00000000 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:19     .data:00000000 APBAHBPrescTable
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:39     .data:00000010 ADCPrescTable
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:45     .text:00000000 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:52     .text:00000000 RCC_DeInit
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:117    .text:00000054 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:122    .text:0000005c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:129    .text:0000005c RCC_HSEConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:203    .text:000000b4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:207    .text:000000b8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:214    .text:000000b8 RCC_WaitForHSEStartUp
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2017   .text:000006ec RCC_GetFlagStatus
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:296    .text:00000108 RCC_AdjustHSICalibrationValue
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:353    .text:00000140 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:357    .text:00000144 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:364    .text:00000144 RCC_HSICmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:404    .text:00000160 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:408    .text:00000164 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:415    .text:00000164 RCC_PLLConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:473    .text:0000019c $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:477    .text:000001a0 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:484    .text:000001a0 RCC_PLLCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:524    .text:000001bc $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:528    .text:000001c0 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:535    .text:000001c0 RCC_SYSCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:590    .text:000001f4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:594    .text:000001f8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:601    .text:000001f8 RCC_GetSYSCLKSource
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:635    .text:00000210 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:639    .text:00000214 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:646    .text:00000214 RCC_HCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:701    .text:00000248 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:705    .text:0000024c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:712    .text:0000024c RCC_PCLK1Config
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:767    .text:00000280 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:771    .text:00000284 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:778    .text:00000284 RCC_PCLK2Config
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:834    .text:000002b8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:838    .text:000002bc $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:845    .text:000002bc RCC_ITConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:912    .text:00000304 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:916    .text:00000308 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:923    .text:00000308 RCC_USBCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:962    .text:00000320 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:966    .text:00000324 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:973    .text:00000324 RCC_ADCCLKConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1028   .text:00000358 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1032   .text:0000035c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1039   .text:0000035c RCC_LSEConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1106   .text:00000398 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1110   .text:0000039c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1117   .text:0000039c RCC_LSICmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1157   .text:000003b8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1161   .text:000003bc $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1168   .text:000003bc RCC_RTCCLKConfig
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s 			page 127


G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1210   .text:000003dc $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1214   .text:000003e0 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1221   .text:000003e0 RCC_RTCCLKCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1261   .text:000003fc $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1265   .text:00000400 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1272   .text:00000400 RCC_GetClocksFreq
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1494   .text:0000054c $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1502   .text:00000560 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1509   .text:00000560 RCC_AHBPeriphClockCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1569   .text:00000598 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1573   .text:0000059c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1580   .text:0000059c RCC_APB2PeriphClockCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1640   .text:000005d4 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1644   .text:000005d8 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1651   .text:000005d8 RCC_APB1PeriphClockCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1711   .text:00000610 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1715   .text:00000614 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1722   .text:00000614 RCC_APB2PeriphResetCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1782   .text:0000064c $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1786   .text:00000650 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1793   .text:00000650 RCC_APB1PeriphResetCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1853   .text:00000688 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1857   .text:0000068c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1864   .text:0000068c RCC_BackupResetCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1904   .text:000006a8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1908   .text:000006ac $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1915   .text:000006ac RCC_ClockSecuritySystemCmd
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1955   .text:000006c8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1959   .text:000006cc $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:1966   .text:000006cc RCC_MCOConfig
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2006   .text:000006e8 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2010   .text:000006ec $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2114   .text:0000075c $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2118   .text:00000760 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2125   .text:00000760 RCC_ClearFlag
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2159   .text:00000778 $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2163   .text:0000077c $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2170   .text:0000077c RCC_GetITStatus
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2227   .text:000007ac $d
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2231   .text:000007b0 $t
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2238   .text:000007b0 RCC_ClearITPendingBit
G:\Users\Jaxb\AppData\Local\Temp\ccmNLF7c.s:2278   .text:000007cc $d

NO UNDEFINED SYMBOLS
