###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Tue Nov 17 17:51:54 2020
#  Design:            myfir
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix myfir_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin output_reg_Dout_reg_2_/CK 
Endpoint:   output_reg_Dout_reg_2_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.578
- Arrival Time                  2.359
= Slack Time                    8.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.219 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.219 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.377 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.378 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.424 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.424 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.496 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.496 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.553 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.553 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.606 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.606 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.666 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.666 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.766 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.766 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.879 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.879 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.933 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.933 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.012 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.013 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.131 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.131 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.235 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.235 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.315 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.315 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.433 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.433 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.538 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.539 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.622 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.622 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.693 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.693 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.765 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.765 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.836 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.836 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.908 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.908 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |    9.979 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |    9.979 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.051 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.051 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.122 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.122 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.194 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.194 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.317 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.317 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.359 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.359 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.443 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.444 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.518 | 
     | saturation_mux_U9/A2                       |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.518 | 
     | saturation_mux_U9/ZN                       |  v   | saturation_mux_n17                          | AOI22_X1  | 0.021 |   2.321 |   10.540 | 
     | saturation_mux_U8/A                        |  v   | saturation_mux_n17                          | INV_X1    | 0.000 |   2.321 |   10.540 | 
     | saturation_mux_U8/ZN                       |  ^   | sum_final_2                                 | INV_X1    | 0.016 |   2.337 |   10.556 | 
     | output_reg_U9/A1                           |  ^   | sum_final_2                                 | NAND2_X1  | 0.000 |   2.337 |   10.556 | 
     | output_reg_U9/ZN                           |  v   | output_reg_n3                               | NAND2_X1  | 0.012 |   2.349 |   10.568 | 
     | FE_RC_220_0/A                              |  v   | output_reg_n3                               | INV_X1    | 0.000 |   2.349 |   10.568 | 
     | FE_RC_220_0/ZN                             |  ^   | output_reg_n21                              | INV_X1    | 0.010 |   2.359 |   10.578 | 
     | output_reg_Dout_reg_2_/D                   |  ^   | output_reg_n21                              | DFFR_X1   | 0.000 |   2.359 |   10.578 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.219 | 
     | output_reg_Dout_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.219 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin output_reg_Dout_reg_1_/CK 
Endpoint:   output_reg_Dout_reg_1_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.578
- Arrival Time                  2.359
= Slack Time                    8.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.219 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.219 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.378 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.379 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.425 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.425 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.497 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.497 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.554 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.554 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.606 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.607 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.667 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.667 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.767 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.767 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.880 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.880 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.934 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.934 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.013 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.013 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.132 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.132 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.235 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.236 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.316 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.316 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.434 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.434 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.539 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.540 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.622 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.622 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.694 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.694 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.766 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.766 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.837 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.837 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.909 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.909 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |    9.980 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |    9.980 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.051 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.051 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.123 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.123 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.194 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.194 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.318 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.318 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.359 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.359 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.444 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.445 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.519 | 
     | saturation_mux_U7/A2                       |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.519 | 
     | saturation_mux_U7/ZN                       |  v   | saturation_mux_n18                          | AOI22_X1  | 0.021 |   2.321 |   10.540 | 
     | saturation_mux_U6/A                        |  v   | saturation_mux_n18                          | INV_X1    | 0.000 |   2.321 |   10.540 | 
     | saturation_mux_U6/ZN                       |  ^   | sum_final_1                                 | INV_X1    | 0.016 |   2.337 |   10.556 | 
     | output_reg_U7/A1                           |  ^   | sum_final_1                                 | NAND2_X1  | 0.000 |   2.337 |   10.556 | 
     | output_reg_U7/ZN                           |  v   | output_reg_n2                               | NAND2_X1  | 0.012 |   2.349 |   10.568 | 
     | FE_RC_221_0/A                              |  v   | output_reg_n2                               | INV_X1    | 0.000 |   2.349 |   10.568 | 
     | FE_RC_221_0/ZN                             |  ^   | output_reg_n20                              | INV_X1    | 0.010 |   2.359 |   10.578 | 
     | output_reg_Dout_reg_1_/D                   |  ^   | output_reg_n20                              | DFFR_X1   | 0.000 |   2.359 |   10.578 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.219 | 
     | output_reg_Dout_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.219 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin output_reg_Dout_reg_3_/CK 
Endpoint:   output_reg_Dout_reg_3_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.578
- Arrival Time                  2.358
= Slack Time                    8.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.220 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.220 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.378 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.379 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.426 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.426 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.497 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.498 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.554 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.555 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.607 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.607 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.667 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.667 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.767 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.768 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.880 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.880 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.934 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.935 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.014 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.014 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.132 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.132 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.236 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.237 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.316 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.317 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.434 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.435 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.539 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.540 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.623 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.623 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.694 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.694 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.766 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.766 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.838 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.838 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.909 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.909 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |    9.981 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |    9.981 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.052 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.052 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.123 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.123 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.195 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.195 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.318 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.318 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.360 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.360 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.445 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.446 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.520 | 
     | saturation_mux_U11/A2                      |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.520 | 
     | saturation_mux_U11/ZN                      |  v   | saturation_mux_n16                          | AOI22_X1  | 0.020 |   2.320 |   10.540 | 
     | saturation_mux_U10/A                       |  v   | saturation_mux_n16                          | INV_X1    | 0.000 |   2.320 |   10.540 | 
     | saturation_mux_U10/ZN                      |  ^   | sum_final_3                                 | INV_X1    | 0.016 |   2.336 |   10.556 | 
     | output_reg_U11/A1                          |  ^   | sum_final_3                                 | NAND2_X1  | 0.000 |   2.336 |   10.556 | 
     | output_reg_U11/ZN                          |  v   | output_reg_n4                               | NAND2_X1  | 0.012 |   2.348 |   10.568 | 
     | FE_RC_219_0/A                              |  v   | output_reg_n4                               | INV_X1    | 0.000 |   2.348 |   10.568 | 
     | FE_RC_219_0/ZN                             |  ^   | output_reg_n22                              | INV_X1    | 0.010 |   2.358 |   10.578 | 
     | output_reg_Dout_reg_3_/D                   |  ^   | output_reg_n22                              | DFFR_X1   | 0.000 |   2.358 |   10.578 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.220 | 
     | output_reg_Dout_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.220 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin output_reg_Dout_reg_5_/CK 
Endpoint:   output_reg_Dout_reg_5_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.578
- Arrival Time                  2.358
= Slack Time                    8.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.220 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.220 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.379 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.379 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.426 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.426 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.497 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.498 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.554 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.555 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.607 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.607 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.667 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.668 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.768 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.768 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.880 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.880 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.935 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.935 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.014 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.014 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.132 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.132 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.236 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.237 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.317 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.317 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.435 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.435 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.540 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.541 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.623 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.623 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.694 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.695 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.766 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.766 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.838 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.838 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.909 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.910 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |    9.981 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |    9.981 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.052 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.052 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.124 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.124 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.195 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.195 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.318 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.318 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.360 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.360 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.445 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.446 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.520 | 
     | saturation_mux_U15/A2                      |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.520 | 
     | saturation_mux_U15/ZN                      |  v   | saturation_mux_n14                          | AOI22_X1  | 0.020 |   2.320 |   10.540 | 
     | saturation_mux_U14/A                       |  v   | saturation_mux_n14                          | INV_X1    | 0.000 |   2.320 |   10.540 | 
     | saturation_mux_U14/ZN                      |  ^   | sum_final_5                                 | INV_X1    | 0.016 |   2.336 |   10.556 | 
     | output_reg_U15/A1                          |  ^   | sum_final_5                                 | NAND2_X1  | 0.000 |   2.336 |   10.556 | 
     | output_reg_U15/ZN                          |  v   | output_reg_n6                               | NAND2_X1  | 0.012 |   2.347 |   10.567 | 
     | FE_RC_217_0/A                              |  v   | output_reg_n6                               | INV_X1    | 0.000 |   2.347 |   10.567 | 
     | FE_RC_217_0/ZN                             |  ^   | output_reg_n24                              | INV_X1    | 0.010 |   2.358 |   10.578 | 
     | output_reg_Dout_reg_5_/D                   |  ^   | output_reg_n24                              | DFFR_X1   | 0.000 |   2.358 |   10.578 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.220 | 
     | output_reg_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.220 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin output_reg_Dout_reg_8_/CK 
Endpoint:   output_reg_Dout_reg_8_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.577
- Arrival Time                  2.338
= Slack Time                    8.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.239 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.239 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.398 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.398 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.445 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.445 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.516 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.517 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.573 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.574 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.626 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.626 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.686 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.687 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.787 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.787 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.899 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.899 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.954 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.954 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.033 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.033 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.151 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.151 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.255 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.256 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.336 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.336 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.454 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.454 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.559 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.560 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.642 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.642 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.713 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.714 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.785 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.785 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.857 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.857 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.928 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.929 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |   10.000 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |   10.000 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.071 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.071 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.143 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.143 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.214 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.214 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.337 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.337 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.379 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.379 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.464 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.465 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.539 | 
     | saturation_mux_U3/A2                       |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.539 | 
     | saturation_mux_U3/ZN                       |  v   | saturation_mux_n11                          | AOI22_X1  | 0.021 |   2.321 |   10.560 | 
     | FE_RC_222_0/A                              |  v   | saturation_mux_n11                          | INV_X1    | 0.000 |   2.321 |   10.560 | 
     | FE_RC_222_0/ZN                             |  ^   | output_reg_n27                              | INV_X1    | 0.017 |   2.338 |   10.577 | 
     | output_reg_Dout_reg_8_/D                   |  ^   | output_reg_n27                              | DFFR_X1   | 0.000 |   2.338 |   10.577 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.239 | 
     | output_reg_Dout_reg_8_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.239 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin output_reg_Dout_reg_4_/CK 
Endpoint:   output_reg_Dout_reg_4_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.577
- Arrival Time                  2.337
= Slack Time                    8.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.240 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.240 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.399 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.400 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.446 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.446 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.518 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.518 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.575 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.575 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.628 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.628 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.688 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.688 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.788 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.788 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.901 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.901 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.955 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.955 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.034 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.034 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.153 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.153 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.257 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.257 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.337 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.337 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.455 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.455 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.560 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.561 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.643 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.643 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.715 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.715 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.787 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.787 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.858 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.858 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.930 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.930 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |   10.001 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |   10.001 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.072 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.072 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.144 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.144 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.215 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.216 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.339 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.339 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.381 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.381 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.465 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.466 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.540 | 
     | saturation_mux_U13/A2                      |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.540 | 
     | saturation_mux_U13/ZN                      |  v   | saturation_mux_n15                          | AOI22_X1  | 0.021 |   2.321 |   10.562 | 
     | FE_RC_218_0/A                              |  v   | saturation_mux_n15                          | INV_X1    | 0.000 |   2.321 |   10.562 | 
     | FE_RC_218_0/ZN                             |  ^   | output_reg_n23                              | INV_X1    | 0.015 |   2.337 |   10.577 | 
     | output_reg_Dout_reg_4_/D                   |  ^   | output_reg_n23                              | DFFR_X1   | 0.000 |   2.337 |   10.577 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.240 | 
     | output_reg_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.240 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin output_reg_Dout_reg_6_/CK 
Endpoint:   output_reg_Dout_reg_6_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.577
- Arrival Time                  2.336
= Slack Time                    8.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.242 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.242 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.400 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.401 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.447 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.447 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.519 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.519 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.576 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.576 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.629 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.629 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.689 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.689 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.789 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.789 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.902 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.902 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.956 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.956 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.035 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.036 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.154 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.154 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.258 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.258 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.338 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.338 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.456 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.456 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.561 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.562 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.645 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.645 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.716 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.716 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.788 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.788 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.859 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.859 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.931 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.931 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |   10.002 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |   10.002 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.074 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.074 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.145 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.145 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.217 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.217 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.340 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.340 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.382 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.382 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.466 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.467 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.541 | 
     | saturation_mux_U17/A2                      |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.541 | 
     | saturation_mux_U17/ZN                      |  v   | saturation_mux_n13                          | AOI22_X1  | 0.021 |   2.321 |   10.563 | 
     | FE_RC_216_0/A                              |  v   | saturation_mux_n13                          | INV_X1    | 0.000 |   2.321 |   10.563 | 
     | FE_RC_216_0/ZN                             |  ^   | output_reg_n25                              | INV_X1    | 0.015 |   2.336 |   10.577 | 
     | output_reg_Dout_reg_6_/D                   |  ^   | output_reg_n25                              | DFFR_X1   | 0.000 |   2.336 |   10.577 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.242 | 
     | output_reg_Dout_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.242 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin output_reg_Dout_reg_7_/CK 
Endpoint:   output_reg_Dout_reg_7_/D    (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.577
- Arrival Time                  2.336
= Slack Time                    8.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.242 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.242 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.400 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.401 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.447 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.447 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.519 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.519 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.576 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.576 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.629 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.629 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.689 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.689 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.789 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.789 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.902 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.902 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    8.956 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    8.957 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.035 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.036 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.154 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.154 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.258 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.258 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.338 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.338 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.456 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.456 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.561 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.562 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.645 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.645 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.716 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.716 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.788 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.788 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.859 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.860 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.931 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.931 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |   10.002 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |   10.002 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.074 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.074 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.145 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.145 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.217 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.217 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.340 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.340 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.382 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.382 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.466 | 
     | saturation_mux_U1/A                        |  v   | overflow_p                                  | INV_X1    | 0.001 |   2.226 |   10.467 | 
     | saturation_mux_U1/ZN                       |  ^   | saturation_mux_n10                          | INV_X1    | 0.074 |   2.300 |   10.541 | 
     | saturation_mux_U19/A2                      |  ^   | saturation_mux_n10                          | AOI22_X1  | 0.000 |   2.300 |   10.541 | 
     | saturation_mux_U19/ZN                      |  v   | saturation_mux_n12                          | AOI22_X1  | 0.021 |   2.321 |   10.562 | 
     | FE_RC_215_0/A                              |  v   | saturation_mux_n12                          | INV_X1    | 0.000 |   2.321 |   10.562 | 
     | FE_RC_215_0/ZN                             |  ^   | output_reg_n26                              | INV_X1    | 0.015 |   2.336 |   10.577 | 
     | output_reg_Dout_reg_7_/D                   |  ^   | output_reg_n26                              | DFFR_X1   | 0.000 |   2.336 |   10.577 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.242 | 
     | output_reg_Dout_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.242 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin output_reg_Dout_reg_0_/CK 
Endpoint:   output_reg_Dout_reg_0_/D    (v) checked with  leading edge of 'MY_
CLK'
Beginpoint: x_registers_4_Dout_reg_3_/Q (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.570
- Arrival Time                  2.273
= Slack Time                    8.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                                             |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK                                         |           |       |   0.000 |    8.298 | 
     | x_registers_4_Dout_reg_3_/CK               |  ^   | CLK                                         | DFFR_X1   | 0.000 |   0.000 |    8.298 | 
     | x_registers_4_Dout_reg_3_/Q                |  ^   | regs_data[51]                               | DFFR_X1   | 0.159 |   0.159 |    8.457 | 
     | mult_110_G4_U253/B                         |  ^   | regs_data[51]                               | XNOR2_X1  | 0.001 |   0.159 |    8.457 | 
     | mult_110_G4_U253/ZN                        |  ^   | mult_110_G4_n246                            | XNOR2_X1  | 0.046 |   0.206 |    8.504 | 
     | FE_OFC6_mult_110_G4_n246/A                 |  ^   | mult_110_G4_n246                            | BUF_X1    | 0.000 |   0.206 |    8.504 | 
     | FE_OFC6_mult_110_G4_n246/Z                 |  ^   | FE_OFN6_mult_110_G4_n246                    | BUF_X1    | 0.072 |   0.277 |    8.575 | 
     | mult_110_G4_U251/A1                        |  ^   | FE_OFN6_mult_110_G4_n246                    | NAND2_X1  | 0.000 |   0.278 |    8.576 | 
     | mult_110_G4_U251/ZN                        |  v   | mult_110_G4_n248                            | NAND2_X1  | 0.057 |   0.334 |    8.632 | 
     | mult_110_G4_U208/A2                        |  v   | mult_110_G4_n248                            | OAI22_X1  | 0.000 |   0.335 |    8.633 | 
     | mult_110_G4_U208/ZN                        |  ^   | mult_110_G4_n86                             | OAI22_X1  | 0.052 |   0.387 |    8.685 | 
     | mult_110_G4_U35/B                          |  ^   | mult_110_G4_n86                             | HA_X1     | 0.000 |   0.387 |    8.685 | 
     | mult_110_G4_U35/S                          |  ^   | mult_110_G4_n52                             | HA_X1     | 0.060 |   0.447 |    8.745 | 
     | mult_110_G4_U34/CI                         |  ^   | mult_110_G4_n52                             | FA_X1     | 0.000 |   0.447 |    8.745 | 
     | mult_110_G4_U34/S                          |  v   | mult_110_G4_n50                             | FA_X1     | 0.100 |   0.548 |    8.846 | 
     | mult_110_G4_U196/C2                        |  v   | mult_110_G4_n50                             | AOI222_X1 | 0.000 |   0.548 |    8.846 | 
     | mult_110_G4_U196/ZN                        |  ^   | mult_110_G4_n234                            | AOI222_X1 | 0.113 |   0.660 |    8.958 | 
     | mult_110_G4_U195/B1                        |  ^   | mult_110_G4_n234                            | OAI222_X1 | 0.000 |   0.660 |    8.958 | 
     | mult_110_G4_U195/ZN                        |  v   | mult_110_G4_n9                              | OAI222_X1 | 0.054 |   0.715 |    9.013 | 
     | mult_110_G4_U9/CI                          |  v   | mult_110_G4_n9                              | FA_X1     | 0.000 |   0.715 |    9.013 | 
     | mult_110_G4_U9/CO                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.079 |   0.794 |    9.092 | 
     | mult_110_G4_U8/CI                          |  v   | mult_110_G4_n8                              | FA_X1     | 0.000 |   0.794 |    9.092 | 
     | mult_110_G4_U8/S                           |  ^   | mult_4__8_                                  | FA_X1     | 0.118 |   0.912 |    9.210 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/B   |  ^   | mult_4__8_                                  | FA_X1     | 0.000 |   0.912 |    9.210 | 
     | add_6_root_add_0_root_add_117_G10_U1_1/S   |  v   | sum_1__1_                                   | FA_X1     | 0.104 |   1.016 |    9.314 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/A   |  v   | sum_1__1_                                   | FA_X1     | 0.001 |   1.017 |    9.315 | 
     | add_2_root_add_0_root_add_117_G10_U1_1/CO  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.080 |   1.097 |    9.395 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/CI  |  v   | add_2_root_add_0_root_add_117_G10_carry[2]  | FA_X1     | 0.000 |   1.097 |    9.395 | 
     | add_2_root_add_0_root_add_117_G10_U1_2/S   |  ^   | sum_4__2_                                   | FA_X1     | 0.118 |   1.215 |    9.513 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/B   |  ^   | sum_4__2_                                   | FA_X1     | 0.000 |   1.215 |    9.513 | 
     | add_1_root_add_0_root_add_117_G10_U1_2/S   |  v   | sum_8__2_                                   | FA_X1     | 0.105 |   1.319 |    9.617 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/B   |  v   | sum_8__2_                                   | FA_X1     | 0.001 |   1.320 |    9.618 | 
     | add_0_root_add_0_root_add_117_G10_U1_2/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.082 |   1.403 |    9.701 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[3]  | FA_X1     | 0.000 |   1.403 |    9.701 | 
     | add_0_root_add_0_root_add_117_G10_U1_3/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.071 |   1.474 |    9.772 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[4]  | FA_X1     | 0.000 |   1.474 |    9.772 | 
     | add_0_root_add_0_root_add_117_G10_U1_4/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.072 |   1.546 |    9.844 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[5]  | FA_X1     | 0.000 |   1.546 |    9.844 | 
     | add_0_root_add_0_root_add_117_G10_U1_5/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.071 |   1.618 |    9.916 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[6]  | FA_X1     | 0.000 |   1.618 |    9.916 | 
     | add_0_root_add_0_root_add_117_G10_U1_6/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.071 |   1.689 |    9.987 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[7]  | FA_X1     | 0.000 |   1.689 |    9.987 | 
     | add_0_root_add_0_root_add_117_G10_U1_7/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.071 |   1.761 |   10.059 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[8]  | FA_X1     | 0.000 |   1.761 |   10.059 | 
     | add_0_root_add_0_root_add_117_G10_U1_8/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.071 |   1.832 |   10.130 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CI  |  v   | add_0_root_add_0_root_add_117_G10_carry[9]  | FA_X1     | 0.000 |   1.832 |   10.130 | 
     | add_0_root_add_0_root_add_117_G10_U1_9/CO  |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.072 |   1.903 |   10.201 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[10] | FA_X1     | 0.000 |   1.904 |   10.202 | 
     | add_0_root_add_0_root_add_117_G10_U1_10/CO |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.071 |   1.975 |   10.273 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/CI |  v   | add_0_root_add_0_root_add_117_G10_carry[11] | FA_X1     | 0.000 |   1.975 |   10.273 | 
     | add_0_root_add_0_root_add_117_G10_U1_11/S  |  ^   | sum_10__11_                                 | FA_X1     | 0.123 |   2.098 |   10.396 | 
     | U14/B                                      |  ^   | sum_10__11_                                 | XNOR2_X1  | 0.000 |   2.098 |   10.396 | 
     | U14/ZN                                     |  ^   | n2                                          | XNOR2_X1  | 0.042 |   2.140 |   10.438 | 
     | U9/A1                                      |  ^   | n2                                          | NAND4_X1  | 0.000 |   2.140 |   10.438 | 
     | U9/ZN                                      |  v   | overflow_p                                  | NAND4_X1  | 0.085 |   2.225 |   10.523 | 
     | FE_RC_208_0/A2                             |  v   | overflow_p                                  | NAND2_X1  | 0.001 |   2.226 |   10.524 | 
     | FE_RC_208_0/ZN                             |  ^   | saturation_mux_n19                          | NAND2_X1  | 0.039 |   2.264 |   10.562 | 
     | FE_RC_213_0/A                              |  ^   | saturation_mux_n19                          | INV_X1    | 0.000 |   2.264 |   10.562 | 
     | FE_RC_213_0/ZN                             |  v   | output_reg_n19                              | INV_X1    | 0.008 |   2.273 |   10.570 | 
     | output_reg_Dout_reg_0_/D                   |  v   | output_reg_n19                              | DFFR_X1   | 0.000 |   2.273 |   10.570 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |   -8.298 | 
     | output_reg_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -8.298 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin x_registers_5_Dout_reg_1_/CK 
Endpoint:   x_registers_5_Dout_reg_1_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.334 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.456 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_5_Dout_reg_1_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_5_Dout_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin regsb5_Dout_reg_0_/CK 
Endpoint:   regsb5_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.334 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.456 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | regsb5_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | regsb5_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +---------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin regsb4_Dout_reg_0_/CK 
Endpoint:   regsb4_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.334 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.456 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | regsb4_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | regsb4_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +---------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin regsb4_Dout_reg_1_/CK 
Endpoint:   regsb4_Dout_reg_1_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.334 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.456 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | regsb4_Dout_reg_1_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | regsb4_Dout_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +---------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin x_registers_5_Dout_reg_2_/CK 
Endpoint:   x_registers_5_Dout_reg_2_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.334 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.456 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_5_Dout_reg_2_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_5_Dout_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin x_registers_4_Dout_reg_2_/CK 
Endpoint:   x_registers_4_Dout_reg_2_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.334 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.456 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_4_Dout_reg_2_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_4_Dout_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin x_registers_5_Dout_reg_0_/CK 
Endpoint:   x_registers_5_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.816
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_5_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.019 |   0.816 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_5_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin x_registers_6_Dout_reg_7_/CK 
Endpoint:   x_registers_6_Dout_reg_7_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_6_Dout_reg_7_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_6_Dout_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin x_registers_6_Dout_reg_5_/CK 
Endpoint:   x_registers_6_Dout_reg_5_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_6_Dout_reg_5_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_6_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin regsb3_Dout_reg_3_/CK 
Endpoint:   regsb3_Dout_reg_3_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | regsb3_Dout_reg_3_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | regsb3_Dout_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +---------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin x_registers_6_Dout_reg_6_/CK 
Endpoint:   x_registers_6_Dout_reg_6_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_6_Dout_reg_6_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_6_Dout_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin x_registers_6_Dout_reg_4_/CK 
Endpoint:   x_registers_6_Dout_reg_4_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_6_Dout_reg_4_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_6_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin x_registers_6_Dout_reg_2_/CK 
Endpoint:   x_registers_6_Dout_reg_2_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_6_Dout_reg_2_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_6_Dout_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin x_registers_5_Dout_reg_3_/CK 
Endpoint:   x_registers_5_Dout_reg_3_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_5_Dout_reg_3_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_5_Dout_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin regsb3_Dout_reg_2_/CK 
Endpoint:   regsb3_Dout_reg_2_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | regsb3_Dout_reg_2_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | regsb3_Dout_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin x_registers_5_Dout_reg_5_/CK 
Endpoint:   x_registers_5_Dout_reg_5_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.329 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_5_Dout_reg_5_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.829 | 
     | x_registers_5_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.829 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin x_registers_5_Dout_reg_4_/CK 
Endpoint:   x_registers_5_Dout_reg_4_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.330 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | x_registers_5_Dout_reg_4_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.830 | 
     | x_registers_5_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.830 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin regsb3_Dout_reg_5_/CK 
Endpoint:   regsb3_Dout_reg_5_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.330 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.471 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.626 | 
     | regsb3_Dout_reg_5_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.830 | 
     | regsb3_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.830 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin regsb3_Dout_reg_4_/CK 
Endpoint:   regsb3_Dout_reg_4_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.330 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.472 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.627 | 
     | regsb3_Dout_reg_4_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.830 | 
     | regsb3_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.830 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin x_registers_5_Dout_reg_7_/CK 
Endpoint:   x_registers_5_Dout_reg_7_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.815
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.330 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.335 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.457 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.472 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.627 | 
     | x_registers_5_Dout_reg_7_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.018 |   0.815 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.830 | 
     | x_registers_5_Dout_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.830 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin x_registers_6_Dout_reg_0_/CK 
Endpoint:   x_registers_6_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.814
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.330 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.336 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.458 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.472 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.627 | 
     | x_registers_6_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.017 |   0.814 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.830 | 
     | x_registers_6_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.830 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin x_registers_5_Dout_reg_6_/CK 
Endpoint:   x_registers_5_Dout_reg_6_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.814
= Slack Time                    9.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.330 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.336 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.458 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.472 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.627 | 
     | x_registers_5_Dout_reg_6_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.017 |   0.814 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.830 | 
     | x_registers_5_Dout_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.830 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin x_registers_4_Dout_reg_5_/CK 
Endpoint:   x_registers_4_Dout_reg_5_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.813
= Slack Time                    9.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.332 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.337 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.459 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.473 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.628 | 
     | x_registers_4_Dout_reg_5_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.016 |   0.813 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.832 | 
     | x_registers_4_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.832 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin x_registers_4_Dout_reg_6_/CK 
Endpoint:   x_registers_4_Dout_reg_6_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.813
= Slack Time                    9.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.332 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.337 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.459 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.474 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.629 | 
     | x_registers_4_Dout_reg_6_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.016 |   0.813 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.832 | 
     | x_registers_4_Dout_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.832 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin x_registers_4_Dout_reg_1_/CK 
Endpoint:   x_registers_4_Dout_reg_1_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.813
= Slack Time                    9.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.332 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.337 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.459 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.474 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.629 | 
     | x_registers_4_Dout_reg_1_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.016 |   0.813 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.832 | 
     | x_registers_4_Dout_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.832 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin x_registers_4_Dout_reg_0_/CK 
Endpoint:   x_registers_4_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.813
= Slack Time                    9.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.332 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.337 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.459 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.474 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.629 | 
     | x_registers_4_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.016 |   0.813 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.832 | 
     | x_registers_4_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.832 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin x_registers_4_Dout_reg_3_/CK 
Endpoint:   x_registers_4_Dout_reg_3_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.812
= Slack Time                    9.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.332 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.338 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.460 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.474 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.629 | 
     | x_registers_4_Dout_reg_3_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.015 |   0.812 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.832 | 
     | x_registers_4_Dout_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.832 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin x_registers_4_Dout_reg_4_/CK 
Endpoint:   x_registers_4_Dout_reg_4_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.812
= Slack Time                    9.833
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.333 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.338 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.460 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.475 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.630 | 
     | x_registers_4_Dout_reg_4_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.015 |   0.812 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.833 | 
     | x_registers_4_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.833 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin x_registers_4_Dout_reg_7_/CK 
Endpoint:   x_registers_4_Dout_reg_7_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.811
= Slack Time                    9.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.334 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.339 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.461 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.475 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.630 | 
     | x_registers_4_Dout_reg_7_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.014 |   0.811 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.834 | 
     | x_registers_4_Dout_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.834 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin x_registers_7_Dout_reg_0_/CK 
Endpoint:   x_registers_7_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.809
= Slack Time                    9.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.335 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.341 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.463 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.477 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.632 | 
     | x_registers_7_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.012 |   0.809 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.835 | 
     | x_registers_7_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.835 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin x_registers_7_Dout_reg_3_/CK 
Endpoint:   x_registers_7_Dout_reg_3_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.808
= Slack Time                    9.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.336 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.342 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.464 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.478 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.633 | 
     | x_registers_7_Dout_reg_3_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.011 |   0.808 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.836 | 
     | x_registers_7_Dout_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.836 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin x_registers_7_Dout_reg_2_/CK 
Endpoint:   x_registers_7_Dout_reg_2_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.808
= Slack Time                    9.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.337 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.342 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.464 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.479 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.634 | 
     | x_registers_7_Dout_reg_2_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.011 |   0.808 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.837 | 
     | x_registers_7_Dout_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.837 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin regsb3_Dout_reg_0_/CK 
Endpoint:   regsb3_Dout_reg_0_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.807
= Slack Time                    9.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.337 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.343 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.465 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.479 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.634 | 
     | regsb3_Dout_reg_0_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.010 |   0.807 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.837 | 
     | regsb3_Dout_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.837 | 
     +---------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin x_registers_7_Dout_reg_1_/CK 
Endpoint:   x_registers_7_Dout_reg_1_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.807
= Slack Time                    9.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.337 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.343 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.465 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.479 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.634 | 
     | x_registers_7_Dout_reg_1_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.010 |   0.807 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.837 | 
     | x_registers_7_Dout_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.837 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin x_registers_7_Dout_reg_4_/CK 
Endpoint:   x_registers_7_Dout_reg_4_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.806
= Slack Time                    9.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.338 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.344 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.466 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.480 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.635 | 
     | x_registers_7_Dout_reg_4_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.009 |   0.806 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.838 | 
     | x_registers_7_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.838 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin regsb7_Dout_reg_6_/CK 
Endpoint:   regsb7_Dout_reg_6_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.806
= Slack Time                    9.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.339 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.344 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.466 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.480 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.635 | 
     | regsb7_Dout_reg_6_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.009 |   0.806 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.839 | 
     | regsb7_Dout_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.839 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin regsb7_Dout_reg_5_/CK 
Endpoint:   regsb7_Dout_reg_5_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.806
= Slack Time                    9.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.339 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.344 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.466 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.480 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.635 | 
     | regsb7_Dout_reg_5_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.009 |   0.806 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.839 | 
     | regsb7_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.839 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin regsb7_Dout_reg_4_/CK 
Endpoint:   regsb7_Dout_reg_4_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.806
= Slack Time                    9.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.339 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.344 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.466 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.480 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.635 | 
     | regsb7_Dout_reg_4_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.009 |   0.806 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.839 | 
     | regsb7_Dout_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.839 | 
     +---------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin x_registers_7_Dout_reg_5_/CK 
Endpoint:   x_registers_7_Dout_reg_5_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.806
= Slack Time                    9.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.339 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.344 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.466 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.481 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.636 | 
     | x_registers_7_Dout_reg_5_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.009 |   0.806 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.839 | 
     | x_registers_7_Dout_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.839 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin x_registers_7_Dout_reg_7_/CK 
Endpoint:   x_registers_7_Dout_reg_7_/RN (^) checked with  leading edge of 'MY_
CLK'
Beginpoint: RST_n                        (^) triggered by  leading edge of 'MY_
CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.805
= Slack Time                    9.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                        |  ^   | RST_n          |           |       |   0.500 |   10.340 | 
     | FE_OFC18_RST_n/A             |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.345 | 
     | FE_OFC18_RST_n/Z             |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.467 | 
     | FE_OFC20_RST_n/A             |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.481 | 
     | FE_OFC20_RST_n/Z             |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.636 | 
     | x_registers_7_Dout_reg_7_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.008 |   0.805 |   10.644 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |             Pin              | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                              |      |     |         |       |  Time   |   Time   | 
     |------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                          |  ^   | CLK |         |       |   0.000 |   -9.840 | 
     | x_registers_7_Dout_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.840 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin regsb7_Dout_reg_7_/CK 
Endpoint:   regsb7_Dout_reg_7_/RN (^) checked with  leading edge of 'MY_CLK'
Beginpoint: RST_n                 (^) triggered by  leading edge of 'MY_CLK'
Path Groups: {async_default}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Recovery                     -0.034
+ Phase Shift                  10.680
- Uncertainty                   0.070
= Required Time                10.644
- Arrival Time                  0.804
= Slack Time                    9.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |      |                |           |       |  Time   |   Time   | 
     |-----------------------+------+----------------+-----------+-------+---------+----------| 
     | RST_n                 |  ^   | RST_n          |           |       |   0.500 |   10.340 | 
     | FE_OFC18_RST_n/A      |  ^   | RST_n          | CLKBUF_X3 | 0.006 |   0.506 |   10.346 | 
     | FE_OFC18_RST_n/Z      |  ^   | FE_OFN18_RST_n | CLKBUF_X3 | 0.122 |   0.628 |   10.468 | 
     | FE_OFC20_RST_n/A      |  ^   | FE_OFN18_RST_n | CLKBUF_X2 | 0.014 |   0.642 |   10.482 | 
     | FE_OFC20_RST_n/Z      |  ^   | FE_OFN20_RST_n | CLKBUF_X2 | 0.155 |   0.797 |   10.637 | 
     | regsb7_Dout_reg_7_/RN |  ^   | FE_OFN20_RST_n | DFFR_X1   | 0.008 |   0.804 |   10.644 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.840 | 
     | regsb7_Dout_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.840 | 
     +---------------------------------------------------------------------------+ 

