1412091624 /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/LIB_VERILOG/slow_vdd1v0_basicCells.v
1711549121 /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/outputs/rca_netlist.v
1711448004 /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/TB/rca_tb.sv
