0.6
2019.2
Nov  6 2019
21:42:20
/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1683679467,verilog,,,,blk_mem_gen_0,,,,,,,,
/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv,1683405947,systemVerilog,,,,arithmetic_logic_unit;central_processing_unit;comparator;control_and_status_registers;d_flip_flop;debouncer;decoder;edge_detector;general_purpose_input_output;jay;machine_timer_registers;memory_controller;memory_management_unit;physical_memory_attribute_registers;platform_level_interrupt_controller;platform_level_interrupt_controller__core;platform_level_interrupt_controller__gateway;platform_level_interrupt_controller__priority_mux;register_file;sr_flip_flop;tb;top,,,,,,,,
