{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600911663370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600911663371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 19:41:03 2020 " "Processing started: Wed Sep 23 19:41:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600911663371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911663371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911663371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600911663750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600911663750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../Source/tb.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/vtc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/vtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VTC " "Found entity 1: VTC" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/pg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/pg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PG " "Found entity 1: PG" {  } { { "../Source/PG.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/PG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Source/clock.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt hartnett/documents/fpga-design/project1/source/project1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt hartnett/documents/fpga-design/project1/source/project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Found entity 1: Project1" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "video_pll.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll/video_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_0002 " "Found entity 1: video_pll_0002" {  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll/video_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600911669479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1 " "Elaborating entity \"Project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600911669507 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project1.v(21) " "Output port \"LEDR\" at Project1.v(21) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669508 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project1.v(24) " "Output port \"HEX0\" at Project1.v(24) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project1.v(25) " "Output port \"HEX1\" at Project1.v(25) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project1.v(26) " "Output port \"HEX2\" at Project1.v(26) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project1.v(27) " "Output port \"HEX3\" at Project1.v(27) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Project1.v(28) " "Output port \"HEX4\" at Project1.v(28) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Project1.v(29) " "Output port \"HEX5\" at Project1.v(29) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Project1.v(34) " "Output port \"VGA_CLK\" at Project1.v(34) has no driver" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669509 "|Project1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:U0 " "Elaborating entity \"clock\" for hierarchy \"clock:U0\"" {  } { { "../Source/Project1.v" "U0" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll clock:U0\|video_pll:PLL " "Elaborating entity \"video_pll\" for hierarchy \"clock:U0\|video_pll:PLL\"" {  } { { "../Source/clock.v" "PLL" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/clock.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_0002 clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst " "Elaborating entity \"video_pll_0002\" for hierarchy \"clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\"" {  } { { "video_pll.v" "video_pll_inst" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "video_pll/video_pll_0002.v" "altera_pll_i" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll/video_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669577 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600911669579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll/video_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock:U0\|video_pll:PLL\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600911669580 ""}  } { { "video_pll/video_pll_0002.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Quartus/video_pll/video_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600911669580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VTC VTC:U1 " "Elaborating entity \"VTC\" for hierarchy \"VTC:U1\"" {  } { { "../Source/Project1.v" "U1" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669582 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line VTC.v(15) " "Verilog HDL Always Construct warning at VTC.v(15): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1600911669583 "|Project1|VTC:U1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vSync VTC.v(4) " "Output port \"vSync\" at VTC.v(4) has no driver" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[0\] VTC.v(24) " "Inferred latch for \"line\[0\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[1\] VTC.v(24) " "Inferred latch for \"line\[1\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[2\] VTC.v(24) " "Inferred latch for \"line\[2\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[3\] VTC.v(24) " "Inferred latch for \"line\[3\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[4\] VTC.v(24) " "Inferred latch for \"line\[4\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[5\] VTC.v(24) " "Inferred latch for \"line\[5\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[6\] VTC.v(24) " "Inferred latch for \"line\[6\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[7\] VTC.v(24) " "Inferred latch for \"line\[7\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[8\] VTC.v(24) " "Inferred latch for \"line\[8\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[9\] VTC.v(24) " "Inferred latch for \"line\[9\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669584 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[10\] VTC.v(24) " "Inferred latch for \"line\[10\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[11\] VTC.v(24) " "Inferred latch for \"line\[11\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[12\] VTC.v(24) " "Inferred latch for \"line\[12\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[13\] VTC.v(24) " "Inferred latch for \"line\[13\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[14\] VTC.v(24) " "Inferred latch for \"line\[14\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[15\] VTC.v(24) " "Inferred latch for \"line\[15\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[16\] VTC.v(24) " "Inferred latch for \"line\[16\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[17\] VTC.v(24) " "Inferred latch for \"line\[17\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[18\] VTC.v(24) " "Inferred latch for \"line\[18\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[19\] VTC.v(24) " "Inferred latch for \"line\[19\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[20\] VTC.v(24) " "Inferred latch for \"line\[20\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[21\] VTC.v(24) " "Inferred latch for \"line\[21\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[22\] VTC.v(24) " "Inferred latch for \"line\[22\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[23\] VTC.v(24) " "Inferred latch for \"line\[23\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[24\] VTC.v(24) " "Inferred latch for \"line\[24\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[25\] VTC.v(24) " "Inferred latch for \"line\[25\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[26\] VTC.v(24) " "Inferred latch for \"line\[26\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[27\] VTC.v(24) " "Inferred latch for \"line\[27\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[28\] VTC.v(24) " "Inferred latch for \"line\[28\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[29\] VTC.v(24) " "Inferred latch for \"line\[29\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[30\] VTC.v(24) " "Inferred latch for \"line\[30\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line\[31\] VTC.v(24) " "Inferred latch for \"line\[31\]\" at VTC.v(24)" {  } { { "../Source/VTC.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/VTC.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911669585 "|Project1|VTC:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PG PG:U2 " "Elaborating entity \"PG\" for hierarchy \"PG:U2\"" {  } { { "../Source/Project1.v" "U2" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911669600 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B PG.v(7) " "Output port \"VGA_B\" at PG.v(7) has no driver" {  } { { "../Source/PG.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/PG.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669601 "|Project1|PG:pg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G PG.v(8) " "Output port \"VGA_G\" at PG.v(8) has no driver" {  } { { "../Source/PG.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/PG.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669601 "|Project1|PG:pg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R PG.v(10) " "Output port \"VGA_R\" at PG.v(10) has no driver" {  } { { "../Source/PG.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/PG.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600911669601 "|Project1|PG:pg"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600911670338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600911670394 "|Project1|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600911670394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600911670524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600911671109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600911671109 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Source/Project1.v" "" { Text "C:/Users/Matt Hartnett/Documents/FPGA-Design/Project1/Source/Project1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600911671727 "|Project1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600911671727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600911671728 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600911671728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600911671728 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1600911671728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600911671728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600911671766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 23 19:41:11 2020 " "Processing ended: Wed Sep 23 19:41:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600911671766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600911671766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600911671766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600911671766 ""}
