{"vcs1":{"timestamp_begin":1681605170.422366460, "rt":0.90, "ut":0.18, "st":0.13}}
{"vcselab":{"timestamp_begin":1681605171.358372601, "rt":1.05, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681605172.435444870, "rt":0.72, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681605170.125860337}
{"VCS_COMP_START_TIME": 1681605170.125860337}
{"VCS_COMP_END_TIME": 1681605173.827582042}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238992}}
