<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-rvc/common/exe" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.3">
<title data-rh="true">exe | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/common/exe"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="exe | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="execution stage"><meta data-rh="true" property="og:description" content="execution stage"><link data-rh="true" rel="icon" href="/fpga_mafia_wiki/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/common/exe"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/common/exe" hreflang="en"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/common/exe" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_wiki/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_wiki/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_wiki/assets/css/styles.7948e28b.css">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/runtime~main.4b3d32bf.js" as="script">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/main.1b6b114e.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_wiki/"><div class="navbar__logo"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV_Cores</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/cache/cache_intro">Cache</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/IPs/IPs_intro">IPs</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fpga/fpga_intro">FPGA</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/TFM/welcome">TFM</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/build_script/intro">MAFIA_Build</a><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Project<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Wiki<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/intro">intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">Single cycle core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Single cycle core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/fpga_mafia_wiki/docs/rvc/common/intro">Common Components</a><button aria-label="Toggle the collapsible sidebar category &#x27;Common Components&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/if">if</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/decode">decode</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/rf">rf</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/exe">exe</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/mem_acs">mem_acs</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/wb">wb</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/common/ctrl">ctrl</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/big_core/intro">Big Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Big Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/mini_core/intro">Mini Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Mini Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/core_verification/intro">Core Verification</a><button aria-label="Toggle the collapsible sidebar category &#x27;Core Verification&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/sw_libraries">SW libraries</a></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_wiki/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/fpga_mafia_wiki/docs/rvc/common/intro"><span itemprop="name">Common Components</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">exe</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>exe</h1><h2 class="anchor anchorWithStickyNavbar_LWe7" id="execution-stage">execution stage<a href="#execution-stage" class="hash-link" aria-label="Direct link to execution stage" title="Direct link to execution stage">​</a></h2><p>The goals of that stage are:</p><ul><li><ol><li>Use the Imm/Registers to compute:<br>a. data to write back to register.<br>b. Calculate address for load/store<br>c. Calculate branch/jump target.  </li></ol></li><li><ol start="2"><li>Check branch condition.</li></ol></li><li><ol start="3"><li>Data hazard detection and forwarding. </li></ol></li><li><p>This stage is called Q102H.</p></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="instantiation-of-execution-module-in-mini_coresv">instantiation of execution module in mini_core.sv<a href="#instantiation-of-execution-module-in-mini_coresv" class="hash-link" aria-label="Direct link to instantiation of execution module in mini_core.sv" title="Direct link to instantiation of execution module in mini_core.sv">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">mini_core_exe mini_core_exe (</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .Clock               (Clock              ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .Rst                 (Rst                ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  // Input Control Signals</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .Ctrl                (CtrlExe            ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .ReadyQ103H          (ReadyQ103H         ), //  input</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  // Output Control Signals</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .BranchCondMetQ102H  (BranchCondMetQ102H ), //  output</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  // Input Data path</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  //Q102H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .PreRegRdData1Q102H  (RegRdData1Q102H ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .PreRegRdData2Q102H  (RegRdData2Q102H ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .PcQ102H             (PcQ102H            ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .ImmediateQ102H      (ImmediateQ102H     ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  //Q104H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .RegWrDataQ104H      (RegWrDataQ104H     ), //  input </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  // output data path</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .AluOutQ102H         (AluOutQ102H        ), //  output</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .AluOutQ103H         (AluOutQ103H        ), //  output</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .PcPlus4Q103H        (PcPlus4Q103H       ), //  output</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  .DMemWrDataQ103H     (DMemWrDataQ103H    )  //  output</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="execution-module-mini_core_exesv">Execution module mini_core_exe.sv<a href="#execution-module-mini_core_exesv" class="hash-link" aria-label="Direct link to Execution module mini_core_exe.sv" title="Direct link to Execution module mini_core_exe.sv">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Title            : </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Project          : mafia_asap</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// File             : </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Original Author  : Amichai Ben-David</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Code Owner       : </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Adviser          : Amichai Ben-David</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Created          : 7/2023</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//-----------------------------------------------------------------------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`include &quot;macros.sv&quot;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">module mini_core_exe</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">import common_pkg::*;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">(</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input  logic        Clock,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input  logic        Rst,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // Input Control Signals</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input  var t_ctrl_exe   Ctrl,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input  logic        ReadyQ103H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // Output Control Signals</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic       BranchCondMetQ102H ,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // Input Data path</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //Q102H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic [31:0]  PreRegRdData1Q102H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic [31:0]  PreRegRdData2Q102H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic [31:0]  PcQ102H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic [31:0]  ImmediateQ102H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //Q104H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    input logic [31:0]  RegWrDataQ104H, // used for forwarding</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // output data path</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    //===================</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] AluOutQ102H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] AluOutQ103H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] PcPlus4Q103H,</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    output logic [31:0] DMemWrDataQ103H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic        Hazard1Data1Q102H, Hazard2Data1Q102H, Hazard1Data2Q102H, Hazard2Data2Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0] AluIn1Q102H, AluIn2Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [4:0]  ShamtQ102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">logic [31:0] RegRdData1Q102H, RegRdData2Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//////////////////////////////////////////////////////////////////////////////////////////////////</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//    _____  __     __   _____   _        ______          ____    __    ___    ___    _    _ </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//   / ____| \ \   / /  / ____| | |      |  ____|        / __ \  /_ |  / _ \  |__ \  | |  | |</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//  | |       \ \_/ /  | |      | |      | |__          | |  | |  | | | | | |    ) | | |__| |</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//  | |        \   /   | |      | |      |  __|         | |  | |  | | | | | |   / /  |  __  |</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//  | |____     | |    | |____  | |____  | |____        | |__| |  | | | |_| |  / /_  | |  | |</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//   \_____|    |_|     \_____| |______| |______|        \___\_\  |_|  \___/  |____| |_|  |_|</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//                                                                                           </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//////////////////////////////////////////////////////////////////////////////////////////////////</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Execute</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// -----------------</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 1. Use the Imm/Registers to compute:</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//      a) data to write back to register.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//      b) Calculate address for load/store</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//      c) Calculate branch/jump target.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// 2. Check branch condition.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">//////////////////////////////////////////////////////////////////////////////////////////////////</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Hazard Detection</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard1Data1Q102H = (Ctrl.RegSrc1Q102H == Ctrl.RegDstQ103H) &amp;&amp; (Ctrl.RegWrEnQ103H) &amp;&amp; (Ctrl.RegSrc1Q102H != 5&#x27;b0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard2Data1Q102H = (Ctrl.RegSrc1Q102H == Ctrl.RegDstQ104H) &amp;&amp; (Ctrl.RegWrEnQ104H) &amp;&amp; (Ctrl.RegSrc1Q102H != 5&#x27;b0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard1Data2Q102H = (Ctrl.RegSrc2Q102H == Ctrl.RegDstQ103H) &amp;&amp; (Ctrl.RegWrEnQ103H) &amp;&amp; (Ctrl.RegSrc2Q102H != 5&#x27;b0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard2Data2Q102H = (Ctrl.RegSrc2Q102H == Ctrl.RegDstQ104H) &amp;&amp; (Ctrl.RegWrEnQ104H) &amp;&amp; (Ctrl.RegSrc2Q102H != 5&#x27;b0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Forwarding unite</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegRdData1Q102H = Hazard1Data1Q102H ? AluOutQ103H       : // Rd 102 After Wr 103</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         Hazard2Data1Q102H ? RegWrDataQ104H    : // Rd 102 After Wr 104</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                             PreRegRdData1Q102H; // Common Case - No Hazard</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegRdData2Q102H = Hazard1Data2Q102H ? AluOutQ103H       : // Rd 102 After Wr 103</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         Hazard2Data2Q102H ? RegWrDataQ104H    : // Rd 102 After Wr 104 </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                             PreRegRdData2Q102H; // Common Case - No Hazard</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// End Take care to data hazard</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign AluIn1Q102H = Ctrl.SelAluPcQ102H  ? PcQ102H          : RegRdData1Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign AluIn2Q102H = Ctrl.SelAluImmQ102H ? ImmediateQ102H   : RegRdData2Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin : alu_logic</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  ShamtQ102H      = AluIn2Q102H[4:0];</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  unique casez (Ctrl.AluOpQ102H) </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // Adder</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    ADD     : AluOutQ102H = AluIn1Q102H +   AluIn2Q102H;                            // ADD/LW/SW/AUIOC/JAL/JALR/BRANCH/</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    SUB     : AluOutQ102H = AluIn1Q102H + (~AluIn2Q102H) + 1&#x27;b1;                    // SUB</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    SLT     : AluOutQ102H = {31&#x27;b0, ($signed(AluIn1Q102H) &lt; $signed(AluIn2Q102H))}; // SLT</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    SLTU    : AluOutQ102H = {31&#x27;b0 , AluIn1Q102H &lt; AluIn2Q102H};                    // SLTU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // Shifter</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    SLL     : AluOutQ102H = AluIn1Q102H &lt;&lt; ShamtQ102H;                              // SLL</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    SRL     : AluOutQ102H = AluIn1Q102H &gt;&gt; ShamtQ102H;                              // SRL</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    SRA     : AluOutQ102H = $signed(AluIn1Q102H) &gt;&gt;&gt; ShamtQ102H;                    // SRA</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    // Bit wise operations</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    XOR     : AluOutQ102H = AluIn1Q102H ^ AluIn2Q102H;                              // XOR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    OR      : AluOutQ102H = AluIn1Q102H | AluIn2Q102H;                              // OR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    AND     : AluOutQ102H = AluIn1Q102H &amp; AluIn2Q102H;                              // AND</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    default : AluOutQ102H = AluIn1Q102H + AluIn2Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  if (Ctrl.LuiQ102H) AluOutQ102H = AluIn2Q102H;                                     // LUI</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">always_comb begin : branch_comp</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  // Check branch condition</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  unique casez ({Ctrl.BranchOpQ102H})</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BEQ     : BranchCondMetQ102H =  (RegRdData1Q102H == RegRdData2Q102H);                  // BEQ</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BNE     : BranchCondMetQ102H = !(RegRdData1Q102H == RegRdData2Q102H);                  // BNE</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BLT     : BranchCondMetQ102H =  ($signed(RegRdData1Q102H) &lt; $signed(RegRdData2Q102H)); // BLT</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BGE     : BranchCondMetQ102H = !($signed(RegRdData1Q102H) &lt; $signed(RegRdData2Q102H)); // BGE</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BLTU    : BranchCondMetQ102H =  (RegRdData1Q102H &lt; RegRdData2Q102H);                   // BLTU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    BGEU    : BranchCondMetQ102H = !(RegRdData1Q102H &lt; RegRdData2Q102H);                   // BGEU</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    default : BranchCondMetQ102H = 1&#x27;b0;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  endcase</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">end</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Q102H to Q103H Flip Flops</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`MAFIA_EN_DFF(DMemWrDataQ103H     , RegRdData2Q102H     , Clock, ReadyQ103H)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`MAFIA_EN_DFF(AluOutQ103H         , AluOutQ102H         , Clock, ReadyQ103H)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">`MAFIA_EN_DFF(PcPlus4Q103H        , (PcQ102H+32&#x27;d4)     , Clock, ReadyQ103H)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="code-explanation---data-hazard-detection-unit">Code explanation - Data Hazard Detection Unit<a href="#code-explanation---data-hazard-detection-unit" class="hash-link" aria-label="Direct link to Code explanation - Data Hazard Detection Unit" title="Direct link to Code explanation - Data Hazard Detection Unit">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Hazard Detection</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard1Data1Q102H = (Ctrl.RegSrc1Q102H == Ctrl.RegDstQ103H) &amp;&amp; (Ctrl.RegWrEnQ103H) &amp;&amp; (Ctrl.RegSrc1Q102H != 5&#x27;b0);   </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard2Data1Q102H = (Ctrl.RegSrc1Q102H == Ctrl.RegDstQ104H) &amp;&amp; (Ctrl.RegWrEnQ104H) &amp;&amp; (Ctrl.RegSrc1Q102H != 5&#x27;b0);   </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard1Data2Q102H = (Ctrl.RegSrc2Q102H == Ctrl.RegDstQ103H) &amp;&amp; (Ctrl.RegWrEnQ103H) &amp;&amp; (Ctrl.RegSrc2Q102H != 5&#x27;b0);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign Hazard2Data2Q102H = (Ctrl.RegSrc2Q102H == Ctrl.RegDstQ104H) &amp;&amp; (Ctrl.RegWrEnQ104H) &amp;&amp; (Ctrl.RegSrc2Q102H != 5&#x27;b0);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>Lets take a look on some hazards that can occur in our pipeline:</p><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">add x1, x2, x3 # Q103H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">add x4, x1, x5 # Q102H</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>In the second line we need <code>x1</code> register value that is not ready yet because the instruction in Q103H is not finished yet.</p><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">add x1, x2, x3 # Q104H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">add x4, x5, x6 # Q103H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">add x7, x1, x8 # Q102H</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>In the third line we need <code>x1</code> register value that is not ready yet because the instruction in Q104H is not finished yet.</p><p>another interesting examples:</p><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">add x1, x2, x3 # Q103H</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">sw  x1, 0(x2)  # Q102H</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="mini_core_exe-abstract-data-hazard-detection-diagram">mini_core_exe abstract data hazard detection diagram<a href="#mini_core_exe-abstract-data-hazard-detection-diagram" class="hash-link" aria-label="Direct link to mini_core_exe abstract data hazard detection diagram" title="Direct link to mini_core_exe abstract data hazard detection diagram">​</a></h3><p><strong>---------------------------------------------------------------------------------------------------------------------------------------</strong></p><p><img loading="lazy" alt="hazard_detection_Q102H" src="/fpga_mafia_wiki/assets/images/hazard_detection_Q102H-e90ecb4f729ce199dd9b45bc74dd94c1.jpg" width="856" height="418" class="img_ev3q"></p><p><strong>---------------------------------------------------------------------------------------------------------------------------------------</strong></p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="code-explanation---forwarding-unit">Code explanation - Forwarding Unit<a href="#code-explanation---forwarding-unit" class="hash-link" aria-label="Direct link to Code explanation - Forwarding Unit" title="Direct link to Code explanation - Forwarding Unit">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">// Forwarding unite</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegRdData1Q102H = Hazard1Data1Q102H ? AluOutQ103H       : // Rd 102 After Wr 103</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         Hazard2Data1Q102H ? RegWrDataQ104H    : // Rd 102 After Wr 104</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                             PreRegRdData1Q102H; // Common Case - No Hazard</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign RegRdData2Q102H = Hazard1Data2Q102H ? AluOutQ103H       : // Rd 102 After Wr 103</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                         Hazard2Data2Q102H ? RegWrDataQ104H    : // Rd 102 After Wr 104 </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                                             PreRegRdData2Q102H; // Common Case - No Hazard</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">// End Take care to data hazard</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign AluIn1Q102H = Ctrl.SelAluPcQ102H  ? PcQ102H          : RegRdData1Q102H;</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign AluIn2Q102H = Ctrl.SelAluImmQ102H ? ImmediateQ102H   : RegRdData2Q102H;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ul><li><p>RegRdData1Q102H - This is the data that is going to be used as the first operand in the ALU. We need to take care of data hazard. If the data is not ready yet, we need to forward it from the write back stage or from memory stage.   </p></li><li><p>If Hazard1Data1Q102H equals to 1, it means that the register read data 1 (rs1) at decode stage (Q102H) is the same as the register write data (rd) at memory stage (Q103H) meaning that the read data is not ready yet. In this case, we forward data from Q103H stage directly to Q102H stage. The data calculated in the previous clock cycle and stored in AluOutQ103H.   </p></li><li><p>If Hazard2Data1Q102H equals to 1, it means that the register read data 2 (rs2) at decode stage (Q102H) is the same as the register write data (rd) at write back stage (Q104H) meaning that the read data is not ready yet. In this case, we forward data from Q104H stage directly to Q102H stage. </p></li><li><p>In case when there is no hazard, we just take the data from the register file (PreRegRdData1Q102H).</p></li><li><p>AluIn1Q102H - This is the data that is going to be used as the first operand in the ALU. If SelAluPcQ102H equals to 1, it means that the ALU should use the PC as the first operand for instructions that adds immediate to Pc. If SelAluPcQ102H equals to 0, it means that the ALU should use the data from the register file as the first operand.</p></li><li><p>AluIn2Q102H - This is the data that is going to be used as the second operand in the ALU. If SelAluImmQ102H equals to 1, it means that the ALU should use the immediate as the second operand. If SelAluImmQ102H equals to 0, it means that the ALU should use the data from the register file as the second operand.</p></li><li><p>We assume that other parts of the code are relatively easy to understand. You may use the figure below to understand the flow of data in the execution stage.</p></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="mini_core_exe-abstract-execution-diagram">mini_core_exe abstract execution diagram<a href="#mini_core_exe-abstract-execution-diagram" class="hash-link" aria-label="Direct link to mini_core_exe abstract execution diagram" title="Direct link to mini_core_exe abstract execution diagram">​</a></h3><p><strong>---------------------------------------------------------------------------------------------------------------------------------------</strong>
<img loading="lazy" alt="exe" src="/fpga_mafia_wiki/assets/images/exe-111cd3e3ce6c11a533f1c198105eec0a.jpg" width="1069" height="659" class="img_ev3q">
<strong>---------------------------------------------------------------------------------------------------------------------------------------</strong></p><p><strong>Please note that the above implementation behaves correctly but the real hardware implementation can be changed depending on the synthesis tool you use.</strong></p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/common/exe.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_wiki/docs/rvc/common/rf"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">rf</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/fpga_mafia_wiki/docs/rvc/common/mem_acs"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">mem_acs</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#execution-stage" class="table-of-contents__link toc-highlight">execution stage</a><ul><li><a href="#instantiation-of-execution-module-in-mini_coresv" class="table-of-contents__link toc-highlight">instantiation of execution module in mini_core.sv</a></li><li><a href="#execution-module-mini_core_exesv" class="table-of-contents__link toc-highlight">Execution module mini_core_exe.sv</a></li><li><a href="#code-explanation---data-hazard-detection-unit" class="table-of-contents__link toc-highlight">Code explanation - Data Hazard Detection Unit</a></li><li><a href="#mini_core_exe-abstract-data-hazard-detection-diagram" class="table-of-contents__link toc-highlight">mini_core_exe abstract data hazard detection diagram</a></li><li><a href="#code-explanation---forwarding-unit" class="table-of-contents__link toc-highlight">Code explanation - Forwarding Unit</a></li><li><a href="#mini_core_exe-abstract-execution-diagram" class="table-of-contents__link toc-highlight">mini_core_exe abstract execution diagram</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Contributors</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/amichai-ben-david" target="_blank" rel="noopener noreferrer" class="footer__link-item">Amichai Ben-David</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/noam-sabban" target="_blank" rel="noopener noreferrer" class="footer__link-item">Noam Sabban</a></li><li class="footer__item"><a href="https://github.com/ShmuelSfez" target="_blank" rel="noopener noreferrer" class="footer__link-item">Shmuel Sfez</a></li><li class="footer__item"><a href="https://github.com/yeonatanPerelman" target="_blank" rel="noopener noreferrer" class="footer__link-item">Yeonatan Perelman</a></li><li class="footer__item"><a href="https://github.com/danielk532" target="_blank" rel="noopener noreferrer" class="footer__link-item">Daniel Kaufman</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/roman-gilgor-a5326532/" target="_blank" rel="noopener noreferrer" class="footer__link-item">Roman Gilgor</a></li></ul></div><div class="col footer__col"><div class="footer__title">RTL Units</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Tile</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Router</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV Cores</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">Memory Subsystem</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Instruction Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Data Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Memory Controller</a></li></ul></div><div class="col footer__col"><div class="footer__title">TFM</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/intro">Project Tool</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/git_and_github">- Git &amp; GitHub</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/GccRiscV">- RISCV GCC</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Modelsim</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Quartus</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/verilog/intro">System-Verilog</a></li></ul></div><div class="col footer__col"><div class="footer__title">GitHub - links</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA WIKI<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_wiki/assets/js/runtime~main.4b3d32bf.js"></script>
<script src="/fpga_mafia_wiki/assets/js/main.1b6b114e.js"></script>
</body>
</html>