From 63e248a32515d62402dc3d54565f7864927f9bf7 Mon Sep 17 00:00:00 2001
From: Wen He <wen.he_1@nxp.com>
Date: Wed, 11 Sep 2019 15:20:46 +0800
Subject: [PATCH 644/741] arm64: dts: ls1028a: Correction the core clock of the
 HDP

commit 80b0662e9d011a93113bded6561e09bbe0ca3db4 from
http://source.codeaurora.org/external/qoriq/qoriq-components/linux

This clock should be use /4 of the ACLK frequency, so choosed
the clock provider's CGA_PLL2/2.

Signed-off-by: Wen He <wen.he_1@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
index 09d00cc014ff..369785303801 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
@@ -914,7 +914,7 @@
                 compatible = "fsl,ls1028a-dp";
 		reg = <0x0 0xf200000 0x0 0xfffff>;
                 interrupts = <0 221 IRQ_TYPE_LEVEL_HIGH>;
-                clocks = <&sysclk>, <&hdpclk>, <&hdpclk>,
+		clocks = <&sysclk>, <&clockgen 2 2>, <&hdpclk>,
                          <&hdpclk>, <&hdpclk>, <&hdpclk>, <&hdpclk>;
                 clock-names = "clk_ipg", "clk_core", "clk_pxl",
                               "clk_pxl_mux", "clk_pxl_link", "clk_apb",
-- 
2.17.1

