;redcode
;assert 1
	SPL 0, 2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	CMP 121, 1
	SLT 121, 0
	SPL @12, #0
	JMZ 12, <10
	JMP 21, 1
	MOV -1, <-800
	SUB 210, 60
	MOV -7, <-20
	SPL 12, #10
	SUB 121, 106
	SUB 12, @10
	SPL @72, #206
	JMZ 12, <10
	MOV -7, <-20
	SPL @12, #0
	SUB @-127, 100
	SUB -207, <-120
	SUB #12, @0
	ADD #270, <0
	SUB 127, 106
	MOV -7, <-20
	SPL 12, #10
	SUB #12, @0
	SUB @127, 106
	SLT 1, <7
	SUB 210, 60
	SUB 12, @10
	SPL <121, 106
	SUB @127, 106
	SUB @127, 106
	MOV 12, @10
	SUB #12, @2
	MOV 12, @10
	MOV -7, <-20
	ADD 0, 17
	SUB #12, @0
	SUB #12, @0
	SUB #72, @206
	DJN -1, @-20
	JMP 21, 1
	ADD #270, <1
	MOV -7, <-20
	SUB #72, @206
	DJN -1, @-20
