Date: December 5th, 2017
Assigment #3

1)  TEAM 					NetID		COURSE
	Devan Paul Roper 		dpr32		574A
	Dillon Jay Pena 		dpena94		574A

2) Description
	The hlsyn project is made to convert c like code into a scheduled high-level statement machine implemented in Verilog.  
	The arguments for executing the program are the executable, cFile (input parameter), latency (input variable), verilogFile (output parameter).
		ex: hlsyn input.c 11 output.v

	
3) Contribution
	+ Devan Paul Roper
		ALAP Scheduling
		ASAP Scheduling
		FDS
		If statement
		
	+ Dillon Jay Pena
		Verilog Structure
		State Machine
		Project Setup
		Output of If Statement
		
		
