//
// Generated by LLVM NVPTX Back-End
//

.version 6.4
.target sm_70
.address_size 64

	// .globl	Unknown19

.visible .entry Unknown19(
	.param .u64 Unknown19_param_0,
	.param .u64 Unknown19_param_1,
	.param .u64 Unknown19_param_2,
	.param .u64 Unknown19_param_3,
	.param .u64 Unknown19_param_4,
	.param .u64 Unknown19_param_5,
	.param .u64 Unknown19_param_6,
	.param .u64 Unknown19_param_7,
	.param .u64 Unknown19_param_8,
	.param .u64 Unknown19_param_9,
	.param .u64 Unknown19_param_10,
	.param .u64 Unknown19_param_11,
	.param .u64 Unknown19_param_12,
	.param .u64 Unknown19_param_13,
	.param .u64 Unknown19_param_14,
	.param .u64 Unknown19_param_15,
	.param .u64 Unknown19_param_16,
	.param .u64 Unknown19_param_17,
	.param .u64 Unknown19_param_18
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<12>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd8, %rd7, %rd5;
	setp.gt.u64 	%p1, %rd8, 16383;
	@%p1 bra 	$L__BB0_2;
	ld.param.u64 	%rd4, [Unknown19_param_1];
	ld.param.u64 	%rd6, [Unknown19_param_6];
	shr.u64 	%rd9, %rd8, 7;
	add.s64 	%rd1, %rd4, %rd9;
	shl.b64 	%rd10, %rd8, 2;
	add.s64 	%rd2, %rd6, %rd10;
	ld.param.u64 	%rd11, [Unknown19_param_13];
	add.s64 	%rd3, %rd11, %rd10;
	ld.u8 	%rs1, [%rd1];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16 	%p2, %rs2, 1;
	ld.f32 	%f1, [%rd2];
	selp.f32 	%f2, %f1, 0f00000000, %p2;
	st.f32 	[%rd3], %f2;
$L__BB0_2:
	ret;

}
	// .globl	Unknown18
.visible .entry Unknown18(
	.param .u64 Unknown18_param_0,
	.param .u64 Unknown18_param_1,
	.param .u64 Unknown18_param_2,
	.param .u64 Unknown18_param_3,
	.param .u64 Unknown18_param_4,
	.param .u64 Unknown18_param_5,
	.param .u64 Unknown18_param_6,
	.param .u64 Unknown18_param_7,
	.param .u64 Unknown18_param_8,
	.param .u64 Unknown18_param_9,
	.param .u64 Unknown18_param_10,
	.param .u64 Unknown18_param_11,
	.param .u64 Unknown18_param_12,
	.param .u64 Unknown18_param_13,
	.param .u64 Unknown18_param_14,
	.param .u64 Unknown18_param_15,
	.param .u64 Unknown18_param_16,
	.param .u64 Unknown18_param_17,
	.param .u64 Unknown18_param_18,
	.param .u64 Unknown18_param_19,
	.param .u64 Unknown18_param_20,
	.param .u64 Unknown18_param_21,
	.param .u64 Unknown18_param_22,
	.param .u64 Unknown18_param_23,
	.param .u64 Unknown18_param_24,
	.param .u64 Unknown18_param_25,
	.param .u64 Unknown18_param_26,
	.param .u64 Unknown18_param_27,
	.param .u64 Unknown18_param_28,
	.param .u64 Unknown18_param_29,
	.param .u64 Unknown18_param_30,
	.param .u64 Unknown18_param_31,
	.param .u64 Unknown18_param_32
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd7, %r3;
	mul.wide.u32 	%rd8, %r2, %r1;
	add.s64 	%rd1, %rd8, %rd7;
	setp.gt.u64 	%p1, %rd1, 32767;
	@%p1 bra 	$L__BB1_2;
	ld.param.u64 	%rd6, [Unknown18_param_27];
	ld.param.u64 	%rd5, [Unknown18_param_20];
	ld.param.u64 	%rd4, [Unknown18_param_15];
	ld.param.u64 	%rd3, [Unknown18_param_6];
	ld.param.u64 	%rd2, [Unknown18_param_1];
	shr.u64 	%rd9, %rd1, 7;
	add.s64 	%rd10, %rd2, %rd9;
	ld.u8 	%rs1, [%rd10];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16 	%p2, %rs2, 1;
	shl.b64 	%rd11, %rd1, 2;
	add.s64 	%rd12, %rd3, %rd11;
	ld.f32 	%f1, [%rd12];
	selp.f32 	%f2, %f1, 0f00000000, %p2;
	add.s64 	%rd13, %rd5, %rd11;
	st.f32 	[%rd13], %f2;
	add.s64 	%rd14, %rd4, %rd9;
	ld.u8 	%rs3, [%rd14];
	and.b16  	%rs4, %rs3, 1;
	setp.eq.b16 	%p3, %rs4, 1;
	selp.f32 	%f3, %f1, 0f00000000, %p3;
	add.s64 	%rd15, %rd6, %rd11;
	st.f32 	[%rd15], %f3;
$L__BB1_2:
	ret;

}
	// .globl	Unknown17
.visible .entry Unknown17(
	.param .u64 Unknown17_param_0,
	.param .u64 Unknown17_param_1,
	.param .u64 Unknown17_param_2,
	.param .u64 Unknown17_param_3,
	.param .u64 Unknown17_param_4,
	.param .u64 Unknown17_param_5,
	.param .u64 Unknown17_param_6,
	.param .u64 Unknown17_param_7,
	.param .u64 Unknown17_param_8,
	.param .u64 Unknown17_param_9,
	.param .u64 Unknown17_param_10,
	.param .u64 Unknown17_param_11,
	.param .u64 Unknown17_param_12,
	.param .u64 Unknown17_param_13,
	.param .u64 Unknown17_param_14,
	.param .u64 Unknown17_param_15,
	.param .u64 Unknown17_param_16,
	.param .u64 Unknown17_param_17,
	.param .u64 Unknown17_param_18,
	.param .u64 Unknown17_param_19,
	.param .u64 Unknown17_param_20,
	.param .u64 Unknown17_param_21,
	.param .u64 Unknown17_param_22,
	.param .u64 Unknown17_param_23,
	.param .u64 Unknown17_param_24,
	.param .u64 Unknown17_param_25,
	.param .u64 Unknown17_param_26,
	.param .u64 Unknown17_param_27,
	.param .u64 Unknown17_param_28,
	.param .u64 Unknown17_param_29,
	.param .u64 Unknown17_param_30,
	.param .u64 Unknown17_param_31,
	.param .u64 Unknown17_param_32,
	.param .u64 Unknown17_param_33,
	.param .u64 Unknown17_param_34,
	.param .u64 Unknown17_param_35,
	.param .u64 Unknown17_param_36,
	.param .u64 Unknown17_param_37,
	.param .u64 Unknown17_param_38,
	.param .u64 Unknown17_param_39,
	.param .u64 Unknown17_param_40,
	.param .u64 Unknown17_param_41,
	.param .u64 Unknown17_param_42,
	.param .u64 Unknown17_param_43,
	.param .u64 Unknown17_param_44
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<8>;
	.reg .b64 	%rd<15>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd7, %r3;
	mul.wide.u32 	%rd8, %r2, %r1;
	add.s64 	%rd1, %rd8, %rd7;
	setp.gt.u64 	%p1, %rd1, 32767;
	@%p1 bra 	$L__BB2_2;
	ld.param.u64 	%rd6, [Unknown17_param_37];
	ld.param.u64 	%rd5, [Unknown17_param_28];
	ld.param.u64 	%rd4, [Unknown17_param_19];
	ld.param.u64 	%rd3, [Unknown17_param_10];
	ld.param.u64 	%rd2, [Unknown17_param_1];
	shl.b64 	%rd9, %rd1, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.f32 	%f1, [%rd10];
	add.s64 	%rd11, %rd3, %rd9;
	ld.f32 	%f2, [%rd11];
	add.s64 	%rd12, %rd4, %rd9;
	ld.f32 	%f3, [%rd12];
	add.s64 	%rd13, %rd5, %rd9;
	ld.f32 	%f4, [%rd13];
	add.rn.f32 	%f5, %f1, %f2;
	add.rn.f32 	%f6, %f5, %f3;
	add.rn.f32 	%f7, %f6, %f4;
	add.s64 	%rd14, %rd6, %rd9;
	st.f32 	[%rd14], %f7;
$L__BB2_2:
	ret;

}
	// .globl	Unknown16
.visible .entry Unknown16(
	.param .u64 Unknown16_param_0,
	.param .u64 Unknown16_param_1,
	.param .u64 Unknown16_param_2,
	.param .u64 Unknown16_param_3,
	.param .u64 Unknown16_param_4,
	.param .u64 Unknown16_param_5,
	.param .u64 Unknown16_param_6,
	.param .u64 Unknown16_param_7,
	.param .u64 Unknown16_param_8,
	.param .u64 Unknown16_param_9,
	.param .u64 Unknown16_param_10,
	.param .u64 Unknown16_param_11,
	.param .u64 Unknown16_param_12,
	.param .u64 Unknown16_param_13,
	.param .u64 Unknown16_param_14,
	.param .u64 Unknown16_param_15,
	.param .u64 Unknown16_param_16,
	.param .u64 Unknown16_param_17,
	.param .u64 Unknown16_param_18,
	.param .u64 Unknown16_param_19,
	.param .u64 Unknown16_param_20,
	.param .u64 Unknown16_param_21,
	.param .u64 Unknown16_param_22,
	.param .u64 Unknown16_param_23,
	.param .u64 Unknown16_param_24,
	.param .u64 Unknown16_param_25,
	.param .u64 Unknown16_param_26
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd7, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd7, 32767;
	@%p1 bra 	$L__BB3_2;
	ld.param.u64 	%rd4, [Unknown16_param_1];
	shl.b64 	%rd8, %rd7, 2;
	add.s64 	%rd1, %rd4, %rd8;
	ld.param.u64 	%rd9, [Unknown16_param_10];
	add.s64 	%rd2, %rd9, %rd8;
	ld.param.u64 	%rd10, [Unknown16_param_19];
	add.s64 	%rd3, %rd10, %rd8;
	ld.f32 	%f1, [%rd1];
	ld.f32 	%f2, [%rd2];
	add.rn.f32 	%f3, %f1, %f2;
	st.f32 	[%rd3], %f3;
$L__BB3_2:
	ret;

}
	// .globl	Unknown15
.visible .entry Unknown15(
	.param .u64 Unknown15_param_0,
	.param .u64 Unknown15_param_1,
	.param .u64 Unknown15_param_2,
	.param .u64 Unknown15_param_3,
	.param .u64 Unknown15_param_4,
	.param .u64 Unknown15_param_5,
	.param .u64 Unknown15_param_6,
	.param .u64 Unknown15_param_7,
	.param .u64 Unknown15_param_8,
	.param .u64 Unknown15_param_9,
	.param .u64 Unknown15_param_10,
	.param .u64 Unknown15_param_11,
	.param .u64 Unknown15_param_12,
	.param .u64 Unknown15_param_13,
	.param .u64 Unknown15_param_14,
	.param .u64 Unknown15_param_15,
	.param .u64 Unknown15_param_16,
	.param .u64 Unknown15_param_17,
	.param .u64 Unknown15_param_18,
	.param .u64 Unknown15_param_19,
	.param .u64 Unknown15_param_20,
	.param .u64 Unknown15_param_21,
	.param .u64 Unknown15_param_22,
	.param .u64 Unknown15_param_23,
	.param .u64 Unknown15_param_24,
	.param .u64 Unknown15_param_25,
	.param .u64 Unknown15_param_26,
	.param .u64 Unknown15_param_27,
	.param .u64 Unknown15_param_28,
	.param .u64 Unknown15_param_29,
	.param .u64 Unknown15_param_30,
	.param .u64 Unknown15_param_31,
	.param .u64 Unknown15_param_32,
	.param .u64 Unknown15_param_33,
	.param .u64 Unknown15_param_34,
	.param .u64 Unknown15_param_35,
	.param .u64 Unknown15_param_36,
	.param .u64 Unknown15_param_37,
	.param .u64 Unknown15_param_38,
	.param .u64 Unknown15_param_39,
	.param .u64 Unknown15_param_40,
	.param .u64 Unknown15_param_41,
	.param .u64 Unknown15_param_42,
	.param .u64 Unknown15_param_43,
	.param .u64 Unknown15_param_44
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<8>;
	.reg .b64 	%rd<15>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd7, %r3;
	mul.wide.u32 	%rd8, %r2, %r1;
	add.s64 	%rd1, %rd8, %rd7;
	setp.gt.u64 	%p1, %rd1, 32767;
	@%p1 bra 	$L__BB4_2;
	ld.param.u64 	%rd6, [Unknown15_param_37];
	ld.param.u64 	%rd5, [Unknown15_param_28];
	ld.param.u64 	%rd4, [Unknown15_param_19];
	ld.param.u64 	%rd3, [Unknown15_param_10];
	ld.param.u64 	%rd2, [Unknown15_param_1];
	shl.b64 	%rd9, %rd1, 2;
	add.s64 	%rd10, %rd2, %rd9;
	ld.f32 	%f1, [%rd10];
	add.s64 	%rd11, %rd3, %rd9;
	ld.f32 	%f2, [%rd11];
	add.s64 	%rd12, %rd4, %rd9;
	ld.f32 	%f3, [%rd12];
	add.s64 	%rd13, %rd5, %rd9;
	ld.f32 	%f4, [%rd13];
	add.rn.f32 	%f5, %f1, %f2;
	add.rn.f32 	%f6, %f5, %f3;
	add.rn.f32 	%f7, %f6, %f4;
	add.s64 	%rd14, %rd6, %rd9;
	st.f32 	[%rd14], %f7;
$L__BB4_2:
	ret;

}
	// .globl	Unknown14
.visible .entry Unknown14(
	.param .u64 Unknown14_param_0,
	.param .u64 Unknown14_param_1,
	.param .u64 Unknown14_param_2,
	.param .u64 Unknown14_param_3,
	.param .u64 Unknown14_param_4,
	.param .u64 Unknown14_param_5,
	.param .u64 Unknown14_param_6,
	.param .u64 Unknown14_param_7,
	.param .u64 Unknown14_param_8,
	.param .u64 Unknown14_param_9,
	.param .u64 Unknown14_param_10,
	.param .u64 Unknown14_param_11,
	.param .u64 Unknown14_param_12,
	.param .u64 Unknown14_param_13,
	.param .u64 Unknown14_param_14,
	.param .u64 Unknown14_param_15,
	.param .u64 Unknown14_param_16,
	.param .u64 Unknown14_param_17,
	.param .u64 Unknown14_param_18,
	.param .u64 Unknown14_param_19,
	.param .u64 Unknown14_param_20,
	.param .u64 Unknown14_param_21,
	.param .u64 Unknown14_param_22,
	.param .u64 Unknown14_param_23,
	.param .u64 Unknown14_param_24,
	.param .u64 Unknown14_param_25,
	.param .u64 Unknown14_param_26
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd7, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd7, 32767;
	@%p1 bra 	$L__BB5_2;
	ld.param.u64 	%rd4, [Unknown14_param_1];
	shl.b64 	%rd8, %rd7, 2;
	add.s64 	%rd1, %rd4, %rd8;
	ld.param.u64 	%rd9, [Unknown14_param_10];
	add.s64 	%rd2, %rd9, %rd8;
	ld.param.u64 	%rd10, [Unknown14_param_19];
	add.s64 	%rd3, %rd10, %rd8;
	ld.f32 	%f1, [%rd1];
	ld.f32 	%f2, [%rd2];
	add.rn.f32 	%f3, %f1, %f2;
	st.f32 	[%rd3], %f3;
$L__BB5_2:
	ret;

}
	// .globl	Unknown12
.visible .entry Unknown12(
	.param .u64 Unknown12_param_0,
	.param .u64 Unknown12_param_1,
	.param .u64 Unknown12_param_2,
	.param .u64 Unknown12_param_3,
	.param .u64 Unknown12_param_4,
	.param .u64 Unknown12_param_5,
	.param .u64 Unknown12_param_6,
	.param .u64 Unknown12_param_7,
	.param .u64 Unknown12_param_8,
	.param .u64 Unknown12_param_9,
	.param .u64 Unknown12_param_10,
	.param .u64 Unknown12_param_11,
	.param .u64 Unknown12_param_12,
	.param .u64 Unknown12_param_13,
	.param .u64 Unknown12_param_14,
	.param .u64 Unknown12_param_15,
	.param .u64 Unknown12_param_16,
	.param .u64 Unknown12_param_17,
	.param .u64 Unknown12_param_18,
	.param .u64 Unknown12_param_19,
	.param .u64 Unknown12_param_20,
	.param .u64 Unknown12_param_21,
	.param .u64 Unknown12_param_22,
	.param .u64 Unknown12_param_23,
	.param .u64 Unknown12_param_24,
	.param .u64 Unknown12_param_25
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<11>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<17>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 7813631;
	@%p1 bra 	$L__BB6_2;
	ld.param.u64 	%rd5, [Unknown12_param_20];
	ld.param.u64 	%rd4, [Unknown12_param_13];
	ld.param.u64 	%rd3, [Unknown12_param_6];
	ld.param.u64 	%rd2, [Unknown12_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 1;
	mul.hi.u32 	%r7, %r6, -1989458345;
	shr.u32 	%r8, %r7, 13;
	mul.lo.s32 	%r9, %r8, 30522;
	sub.s32 	%r10, %r4, %r9;
	cvt.u64.u32 	%rd8, %r10;
	mul.wide.u32 	%rd9, %r8, 30522;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 2;
	add.s64 	%rd12, %rd4, %rd11;
	ld.f32 	%f1, [%rd12];
	add.s64 	%rd13, %rd3, %rd11;
	ld.f32 	%f2, [%rd13];
	mul.wide.u32 	%rd14, %r8, 4;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f2, %f3;
	sub.rn.f32 	%f5, %f1, %f4;
	add.s64 	%rd16, %rd5, %rd11;
	st.f32 	[%rd16], %f5;
$L__BB6_2:
	ret;

}
	// .globl	Unknown11
.visible .entry Unknown11(
	.param .u64 Unknown11_param_0,
	.param .u64 Unknown11_param_1,
	.param .u64 Unknown11_param_2,
	.param .u64 Unknown11_param_3,
	.param .u64 Unknown11_param_4,
	.param .u64 Unknown11_param_5,
	.param .u64 Unknown11_param_6,
	.param .u64 Unknown11_param_7,
	.param .u64 Unknown11_param_8,
	.param .u64 Unknown11_param_9,
	.param .u64 Unknown11_param_10,
	.param .u64 Unknown11_param_11,
	.param .u64 Unknown11_param_12,
	.param .u64 Unknown11_param_13,
	.param .u64 Unknown11_param_14,
	.param .u64 Unknown11_param_15,
	.param .u64 Unknown11_param_16
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd7, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd7, 7813631;
	@%p1 bra 	$L__BB7_2;
	ld.param.u64 	%rd3, [Unknown11_param_1];
	ld.param.u64 	%rd4, [Unknown11_param_4];
	shl.b64 	%rd9, %rd7, 2;
	add.s64 	%rd1, %rd4, %rd9;
	ld.param.u64 	%rd10, [Unknown11_param_11];
	add.s64 	%rd2, %rd10, %rd9;
	ld.f32 	%f1, [%rd1];
	ld.f32 	%f2, [%rd3];
	div.rn.f32 	%f3, %f1, %f2;
	st.f32 	[%rd2], %f3;
$L__BB7_2:
	ret;

}
	// .globl	Unknown10
.visible .entry Unknown10(
	.param .u64 Unknown10_param_0,
	.param .u64 Unknown10_param_1,
	.param .u64 Unknown10_param_2,
	.param .u64 Unknown10_param_3,
	.param .u64 Unknown10_param_4,
	.param .u64 Unknown10_param_5
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<6>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd3, %r3;
	mul.wide.u32 	%rd4, %r2, %r1;
	neg.s64 	%rd5, %rd3;
	setp.ne.s64 	%p1, %rd4, %rd5;
	@%p1 bra 	$L__BB8_2;
	ld.param.u64 	%rd2, [Unknown10_param_4];
	ld.param.u64 	%rd1, [Unknown10_param_1];
	ld.f32 	%f1, [%rd1];
	setp.neu.f32 	%p2, %f1, 0f00000000;
	selp.f32 	%f2, %f1, 0f3F800000, %p2;
	st.f32 	[%rd2], %f2;
$L__BB8_2:
	ret;

}
	// .globl	Unknown9
.visible .entry Unknown9(
	.param .u64 Unknown9_param_0,
	.param .u64 Unknown9_param_1,
	.param .u64 Unknown9_param_2,
	.param .u64 Unknown9_param_3,
	.param .u64 Unknown9_param_4,
	.param .u64 Unknown9_param_5,
	.param .u64 Unknown9_param_6,
	.param .u64 Unknown9_param_7,
	.param .u64 Unknown9_param_8
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<7>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	neg.s64 	%rd6, %rd4;
	setp.ne.s64 	%p1, %rd5, %rd6;
	@%p1 bra 	$L__BB9_2;
	ld.param.u64 	%rd3, [Unknown9_param_7];
	ld.param.u64 	%rd2, [Unknown9_param_4];
	ld.param.u64 	%rd1, [Unknown9_param_1];
	ld.f32 	%f1, [%rd1];
	ld.f32 	%f2, [%rd2];
	div.rn.f32 	%f3, %f1, %f2;
	st.f32 	[%rd3], %f3;
$L__BB9_2:
	ret;

}
	// .globl	Unknown8
.visible .entry Unknown8(
	.param .u64 Unknown8_param_0,
	.param .u64 Unknown8_param_1,
	.param .u64 Unknown8_param_2,
	.param .u64 Unknown8_param_3,
	.param .u64 Unknown8_param_4,
	.param .u64 Unknown8_param_5,
	.param .u64 Unknown8_param_6,
	.param .u64 Unknown8_param_7,
	.param .u64 Unknown8_param_8,
	.param .u64 Unknown8_param_9,
	.param .u64 Unknown8_param_10,
	.param .u64 Unknown8_param_11,
	.param .u64 Unknown8_param_12,
	.param .u64 Unknown8_param_13,
	.param .u64 Unknown8_param_14,
	.param .u64 Unknown8_param_15,
	.param .u64 Unknown8_param_16,
	.param .u64 Unknown8_param_17,
	.param .u64 Unknown8_param_18,
	.param .u64 Unknown8_param_19,
	.param .u64 Unknown8_param_20,
	.param .u64 Unknown8_param_21,
	.param .u64 Unknown8_param_22,
	.param .u64 Unknown8_param_23,
	.param .u64 Unknown8_param_24,
	.param .u64 Unknown8_param_25,
	.param .u64 Unknown8_param_26,
	.param .u64 Unknown8_param_27,
	.param .u64 Unknown8_param_28,
	.param .u64 Unknown8_param_29,
	.param .u64 Unknown8_param_30,
	.param .u64 Unknown8_param_31,
	.param .u64 Unknown8_param_32,
	.param .u64 Unknown8_param_33,
	.param .u64 Unknown8_param_34,
	.param .u64 Unknown8_param_35,
	.param .u64 Unknown8_param_36,
	.param .u64 Unknown8_param_37,
	.param .u64 Unknown8_param_38,
	.param .u64 Unknown8_param_39,
	.param .u64 Unknown8_param_40,
	.param .u64 Unknown8_param_41,
	.param .u64 Unknown8_param_42,
	.param .u64 Unknown8_param_43,
	.param .u64 Unknown8_param_44,
	.param .u64 Unknown8_param_45,
	.param .u64 Unknown8_param_46,
	.param .u64 Unknown8_param_47,
	.param .u64 Unknown8_param_48,
	.param .u64 Unknown8_param_49
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<13>;
	.reg .f32 	%f<28>;
	.reg .b64 	%rd<31>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd10, %r3;
	mul.wide.u32 	%rd11, %r2, %r1;
	add.s64 	%rd1, %rd11, %rd10;
	setp.gt.u64 	%p1, %rd1, 7813631;
	@%p1 bra 	$L__BB10_2;
	ld.param.u64 	%rd9, [Unknown8_param_44];
	ld.param.u64 	%rd8, [Unknown8_param_37];
	ld.param.u64 	%rd7, [Unknown8_param_30];
	ld.param.u64 	%rd6, [Unknown8_param_23];
	ld.param.u64 	%rd5, [Unknown8_param_18];
	ld.param.u64 	%rd4, [Unknown8_param_13];
	ld.param.u64 	%rd3, [Unknown8_param_6];
	ld.param.u64 	%rd2, [Unknown8_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 1;
	mul.hi.u32 	%r7, %r6, -1989458345;
	shr.u32 	%r8, %r7, 13;
	mul.lo.s32 	%r9, %r8, 30522;
	sub.s32 	%r10, %r4, %r9;
	cvt.u64.u32 	%rd12, %r10;
	cvt.u64.u32 	%rd13, %r8;
	mul.wide.u32 	%rd14, %r8, 30522;
	add.s64 	%rd15, %rd14, %rd12;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd3, %rd16;
	ld.f32 	%f1, [%rd17];
	mul.wide.u32 	%rd18, %r8, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.f32 	%f2, [%rd19];
	sub.rn.f32 	%f3, %f1, %f2;
	mul.wide.u32 	%rd20, %r8, 8;
	add.s64 	%rd21, %rd4, %rd20;
	ld.u32 	%rd22, [%rd21];
	ld.u32 	%rd23, [%rd21+4];
	shl.b64 	%rd24, %rd23, 32;
	or.b64  	%rd25, %rd24, %rd22;
	setp.eq.s64 	%p2, %rd25, %rd12;
	selp.f32 	%f4, 0f3F800000, 0f00000000, %p2;
	neg.f32 	%f5, %f4;
	add.s64 	%rd26, %rd5, %rd13;
	ld.u8 	%rs1, [%rd26];
	and.b16  	%rs2, %rs1, 1;
	setp.eq.b16 	%p3, %rs2, 1;
	selp.f32 	%f6, 0f3F800000, 0f00000000, %p3;
	mul.rn.f32 	%f7, %f4, %f6;
	add.s64 	%rd27, %rd6, %rd16;
	st.f32 	[%rd27], %f7;
	mul.rn.f32 	%f8, %f3, %f5;
	setp.neu.f32 	%p4, %f4, 0f3F800000;
	selp.f32 	%f9, 0f00000000, %f8, %p4;
	mul.rn.f32 	%f10, %f7, %f9;
	add.s64 	%rd28, %rd7, %rd16;
	st.f32 	[%rd28], %f10;
	mul.rn.f32 	%f11, %f7, %f5;
	add.s64 	%rd29, %rd8, %rd16;
	st.f32 	[%rd29], %f11;
	mov.f32 	%f12, 0f3F000000;
	mov.f32 	%f13, 0f3BBB989D;
	fma.rn.f32 	%f14, %f3, %f13, %f12;
	cvt.sat.f32.f32 	%f15, %f14;
	mov.f32 	%f16, 0f4B400001;
	mov.f32 	%f17, 0f437C0000;
	fma.rm.f32 	%f18, %f15, %f17, %f16;
	add.rn.f32 	%f19, %f18, 0fCB40007F;
	neg.f32 	%f20, %f19;
	mov.f32 	%f21, 0f3FB8AA3B;
	fma.rn.f32 	%f22, %f3, %f21, %f20;
	mov.f32 	%f23, 0f32A57060;
	fma.rn.f32 	%f24, %f3, %f23, %f22;
	mov.b32 	%r11, %f18;
	shl.b32 	%r12, %r11, 23;
	mov.b32 	%f25, %r12;
	ex2.approx.ftz.f32 	%f26, %f24;
	mul.rn.f32 	%f27, %f26, %f25;
	add.s64 	%rd30, %rd9, %rd16;
	st.f32 	[%rd30], %f27;
$L__BB10_2:
	ret;

}
	// .globl	Unknown7
.visible .entry Unknown7(
	.param .u64 Unknown7_param_0,
	.param .u64 Unknown7_param_1,
	.param .u64 Unknown7_param_2,
	.param .u64 Unknown7_param_3,
	.param .u64 Unknown7_param_4,
	.param .u64 Unknown7_param_5,
	.param .u64 Unknown7_param_6,
	.param .u64 Unknown7_param_7,
	.param .u64 Unknown7_param_8,
	.param .u64 Unknown7_param_9
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<8>;
	.reg .f32 	%f<35>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB11_2;
	ld.param.u64 	%rd3, [Unknown7_param_6];
	ld.param.u64 	%rd2, [Unknown7_param_1];
	shl.b64 	%rd6, %rd1, 2;
	add.s64 	%rd7, %rd2, %rd6;
	ld.f32 	%f1, [%rd7];
	setp.lt.f32 	%p2, %f1, 0f00800000;
	mul.rn.f32 	%f2, %f1, 0f4B000000;
	selp.f32 	%f3, %f2, %f1, %p2;
	selp.f32 	%f4, 0fC1B80000, 0f00000000, %p2;
	mov.b32 	%r4, %f3;
	add.s32 	%r5, %r4, -1059760811;
	and.b32  	%r6, %r5, -8388608;
	sub.s32 	%r7, %r4, %r6;
	mov.b32 	%f5, %r7;
	cvt.rn.f32.s32 	%f6, %r6;
	mov.f32 	%f7, 0f34000000;
	fma.rn.f32 	%f8, %f6, %f7, %f4;
	add.rn.f32 	%f9, %f5, 0fBF800000;
	mov.f32 	%f10, 0f3E1039F6;
	mov.f32 	%f11, 0fBE055027;
	fma.rn.f32 	%f12, %f11, %f9, %f10;
	mov.f32 	%f13, 0fBDF8CDCC;
	fma.rn.f32 	%f14, %f12, %f9, %f13;
	mov.f32 	%f15, 0f3E0F2955;
	fma.rn.f32 	%f16, %f14, %f9, %f15;
	mov.f32 	%f17, 0fBE2AD8B9;
	fma.rn.f32 	%f18, %f16, %f9, %f17;
	mov.f32 	%f19, 0f3E4CED0B;
	fma.rn.f32 	%f20, %f18, %f9, %f19;
	mov.f32 	%f21, 0fBE7FFF22;
	fma.rn.f32 	%f22, %f20, %f9, %f21;
	mov.f32 	%f23, 0f3EAAAA78;
	fma.rn.f32 	%f24, %f22, %f9, %f23;
	mov.f32 	%f25, 0fBF000000;
	fma.rn.f32 	%f26, %f24, %f9, %f25;
	mul.rn.f32 	%f27, %f9, %f26;
	fma.rn.f32 	%f28, %f27, %f9, %f9;
	mov.f32 	%f29, 0f3F317218;
	fma.rn.f32 	%f30, %f8, %f29, %f28;
	setp.gt.u32 	%p3, %r4, 2139095039;
	mov.f32 	%f31, 0f7F800000;
	fma.rn.f32 	%f32, %f3, %f31, %f31;
	selp.f32 	%f33, %f32, %f30, %p3;
	setp.eq.f32 	%p4, %f3, 0f00000000;
	selp.f32 	%f34, 0fFF800000, %f33, %p4;
	add.s64 	%rd8, %rd3, %rd6;
	st.f32 	[%rd8], %f34;
$L__BB11_2:
	ret;

}
	// .globl	Unknown6
.visible .entry Unknown6(
	.param .u64 Unknown6_param_0,
	.param .u64 Unknown6_param_1,
	.param .u64 Unknown6_param_2,
	.param .u64 Unknown6_param_3,
	.param .u64 Unknown6_param_4,
	.param .u64 Unknown6_param_5,
	.param .u64 Unknown6_param_6,
	.param .u64 Unknown6_param_7,
	.param .u64 Unknown6_param_8,
	.param .u64 Unknown6_param_9,
	.param .u64 Unknown6_param_10,
	.param .u64 Unknown6_param_11,
	.param .u64 Unknown6_param_12,
	.param .u64 Unknown6_param_13,
	.param .u64 Unknown6_param_14,
	.param .u64 Unknown6_param_15,
	.param .u64 Unknown6_param_16,
	.param .u64 Unknown6_param_17,
	.param .u64 Unknown6_param_18,
	.param .u64 Unknown6_param_19,
	.param .u64 Unknown6_param_20,
	.param .u64 Unknown6_param_21,
	.param .u64 Unknown6_param_22,
	.param .u64 Unknown6_param_23,
	.param .u64 Unknown6_param_24,
	.param .u64 Unknown6_param_25
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .f32 	%f<20>;
	.reg .b64 	%rd<17>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 7813631;
	@%p1 bra 	$L__BB12_2;
	ld.param.u64 	%rd5, [Unknown6_param_20];
	ld.param.u64 	%rd4, [Unknown6_param_13];
	ld.param.u64 	%rd3, [Unknown6_param_6];
	ld.param.u64 	%rd2, [Unknown6_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 1;
	mul.hi.u32 	%r7, %r6, -1989458345;
	shr.u32 	%r8, %r7, 13;
	mul.lo.s32 	%r9, %r8, 30522;
	sub.s32 	%r10, %r4, %r9;
	cvt.u64.u32 	%rd8, %r10;
	mul.wide.u32 	%rd9, %r8, 30522;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 2;
	add.s64 	%rd12, %rd3, %rd11;
	ld.f32 	%f1, [%rd12];
	mul.wide.u32 	%rd13, %r8, 4;
	add.s64 	%rd14, %rd2, %rd13;
	ld.f32 	%f2, [%rd14];
	sub.rn.f32 	%f3, %f1, %f2;
	add.s64 	%rd15, %rd4, %rd11;
	st.f32 	[%rd15], %f3;
	mov.f32 	%f4, 0f3F000000;
	mov.f32 	%f5, 0f3BBB989D;
	fma.rn.f32 	%f6, %f3, %f5, %f4;
	cvt.sat.f32.f32 	%f7, %f6;
	mov.f32 	%f8, 0f4B400001;
	mov.f32 	%f9, 0f437C0000;
	fma.rm.f32 	%f10, %f7, %f9, %f8;
	add.rn.f32 	%f11, %f10, 0fCB40007F;
	neg.f32 	%f12, %f11;
	mov.f32 	%f13, 0f3FB8AA3B;
	fma.rn.f32 	%f14, %f3, %f13, %f12;
	mov.f32 	%f15, 0f32A57060;
	fma.rn.f32 	%f16, %f3, %f15, %f14;
	mov.b32 	%r11, %f10;
	shl.b32 	%r12, %r11, 23;
	mov.b32 	%f17, %r12;
	ex2.approx.ftz.f32 	%f18, %f16;
	mul.rn.f32 	%f19, %f18, %f17;
	add.s64 	%rd16, %rd5, %rd11;
	st.f32 	[%rd16], %f19;
$L__BB12_2:
	ret;

}
	// .globl	Unknown5
.visible .entry Unknown5(
	.param .u64 Unknown5_param_0,
	.param .u64 Unknown5_param_1,
	.param .u64 Unknown5_param_2,
	.param .u64 Unknown5_param_3,
	.param .u64 Unknown5_param_4,
	.param .u64 Unknown5_param_5,
	.param .u64 Unknown5_param_6,
	.param .u64 Unknown5_param_7,
	.param .u64 Unknown5_param_8,
	.param .u64 Unknown5_param_9,
	.param .u64 Unknown5_param_10,
	.param .u64 Unknown5_param_11,
	.param .u64 Unknown5_param_12,
	.param .u64 Unknown5_param_13,
	.param .u64 Unknown5_param_14,
	.param .u64 Unknown5_param_15,
	.param .u64 Unknown5_param_16,
	.param .u64 Unknown5_param_17,
	.param .u64 Unknown5_param_18
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<10>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<13>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r2, %r1;
	add.s64 	%rd7, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd7, 7813631;
	@%p1 bra 	$L__BB13_2;
	ld.param.u64 	%rd4, [Unknown5_param_13];
	ld.param.u64 	%rd3, [Unknown5_param_8];
	ld.param.u64 	%rd2, [Unknown5_param_1];
	cvt.u32.u64 	%r4, %rd7;
	shr.u32 	%r5, %r4, 1;
	mul.hi.u32 	%r6, %r5, -1989458345;
	shr.u32 	%r7, %r6, 13;
	mul.lo.s32 	%r8, %r7, 30522;
	sub.s32 	%r9, %r4, %r8;
	shl.b64 	%rd8, %rd7, 2;
	add.s64 	%rd9, %rd2, %rd8;
	ld.f32 	%f1, [%rd9];
	mul.wide.u32 	%rd10, %r9, 4;
	add.s64 	%rd11, %rd3, %rd10;
	ld.f32 	%f2, [%rd11];
	add.rn.f32 	%f3, %f1, %f2;
	add.s64 	%rd12, %rd4, %rd8;
	st.f32 	[%rd12], %f3;
$L__BB13_2:
	ret;

}
	// .globl	Unknown4
.visible .entry Unknown4(
	.param .u64 Unknown4_param_0,
	.param .u64 Unknown4_param_1,
	.param .u64 Unknown4_param_2,
	.param .u64 Unknown4_param_3,
	.param .u64 Unknown4_param_4,
	.param .u64 Unknown4_param_5,
	.param .u64 Unknown4_param_6,
	.param .u64 Unknown4_param_7,
	.param .u64 Unknown4_param_8,
	.param .u64 Unknown4_param_9,
	.param .u64 Unknown4_param_10,
	.param .u64 Unknown4_param_11,
	.param .u64 Unknown4_param_12,
	.param .u64 Unknown4_param_13,
	.param .u64 Unknown4_param_14,
	.param .u64 Unknown4_param_15,
	.param .u64 Unknown4_param_16,
	.param .u64 Unknown4_param_17,
	.param .u64 Unknown4_param_18,
	.param .u64 Unknown4_param_19,
	.param .u64 Unknown4_param_20,
	.param .u64 Unknown4_param_21,
	.param .u64 Unknown4_param_22,
	.param .u64 Unknown4_param_23,
	.param .u64 Unknown4_param_24,
	.param .u64 Unknown4_param_25,
	.param .u64 Unknown4_param_26,
	.param .u64 Unknown4_param_27,
	.param .u64 Unknown4_param_28,
	.param .u64 Unknown4_param_29
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<15>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 32767;
	@%p1 bra 	$L__BB14_2;
	ld.param.u64 	%rd5, [Unknown4_param_22];
	ld.param.u64 	%rd4, [Unknown4_param_15];
	ld.param.u64 	%rd3, [Unknown4_param_8];
	ld.param.u64 	%rd2, [Unknown4_param_1];
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd2, %rd8;
	ld.f32 	%f1, [%rd9];
	add.s64 	%rd10, %rd3, %rd8;
	ld.f32 	%f2, [%rd10];
	and.b64  	%rd11, %rd1, 16383;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd13, %rd4, %rd12;
	ld.f32 	%f3, [%rd13];
	add.rn.f32 	%f4, %f1, %f2;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd14, %rd5, %rd8;
	st.f32 	[%rd14], %f5;
$L__BB14_2:
	ret;

}
	// .globl	Unknown3
.visible .entry Unknown3(
	.param .u64 Unknown3_param_0,
	.param .u64 Unknown3_param_1,
	.param .u64 Unknown3_param_2,
	.param .u64 Unknown3_param_3,
	.param .u64 Unknown3_param_4,
	.param .u64 Unknown3_param_5,
	.param .u64 Unknown3_param_6,
	.param .u64 Unknown3_param_7,
	.param .u64 Unknown3_param_8,
	.param .u64 Unknown3_param_9,
	.param .u64 Unknown3_param_10,
	.param .u64 Unknown3_param_11,
	.param .u64 Unknown3_param_12,
	.param .u64 Unknown3_param_13,
	.param .u64 Unknown3_param_14,
	.param .u64 Unknown3_param_15,
	.param .u64 Unknown3_param_16,
	.param .u64 Unknown3_param_17,
	.param .u64 Unknown3_param_18,
	.param .u64 Unknown3_param_19,
	.param .u64 Unknown3_param_20,
	.param .u64 Unknown3_param_21
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<21>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	$L__BB15_2;
	ld.param.u64 	%rd5, [Unknown3_param_18];
	ld.param.u64 	%rd4, [Unknown3_param_13];
	ld.param.u64 	%rd3, [Unknown3_param_8];
	ld.param.u64 	%rd2, [Unknown3_param_1];
	shl.b64 	%rd8, %rd1, 3;
	add.s64 	%rd9, %rd2, %rd8;
	ld.u32 	%rd10, [%rd9];
	ld.u32 	%rd11, [%rd9+4];
	shl.b64 	%rd12, %rd11, 32;
	or.b64  	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd1, 2;
	add.s64 	%rd15, %rd3, %rd14;
	st.u32 	[%rd15], %rd10;
	add.s64 	%rd16, %rd13, 512;
	setp.lt.s64 	%p2, %rd13, 0;
	selp.b64 	%rd17, %rd16, %rd13, %p2;
	add.s64 	%rd18, %rd4, %rd8;
	st.u32 	[%rd18], %rd17;
	shr.u64 	%rd19, %rd17, 32;
	st.u32 	[%rd18+4], %rd19;
	setp.ne.s64 	%p3, %rd13, -1;
	add.s64 	%rd20, %rd5, %rd1;
	selp.u16 	%rs1, 1, 0, %p3;
	st.u8 	[%rd20], %rs1;
$L__BB15_2:
	ret;

}
	// .globl	Unknown2
.visible .entry Unknown2(
	.param .u64 Unknown2_param_0,
	.param .u64 Unknown2_param_1,
	.param .u64 Unknown2_param_2,
	.param .u64 Unknown2_param_3,
	.param .u64 Unknown2_param_4,
	.param .u64 Unknown2_param_5,
	.param .u64 Unknown2_param_6,
	.param .u64 Unknown2_param_7,
	.param .u64 Unknown2_param_8,
	.param .u64 Unknown2_param_9,
	.param .u64 Unknown2_param_10,
	.param .u64 Unknown2_param_11,
	.param .u64 Unknown2_param_12,
	.param .u64 Unknown2_param_13,
	.param .u64 Unknown2_param_14,
	.param .u64 Unknown2_param_15,
	.param .u64 Unknown2_param_16,
	.param .u64 Unknown2_param_17,
	.param .u64 Unknown2_param_18,
	.param .u64 Unknown2_param_19,
	.param .u64 Unknown2_param_20,
	.param .u64 Unknown2_param_21,
	.param .u64 Unknown2_param_22,
	.param .u64 Unknown2_param_23,
	.param .u64 Unknown2_param_24,
	.param .u64 Unknown2_param_25
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<23>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB16_2;
	ld.param.u64 	%rd5, [Unknown2_param_20];
	ld.param.u64 	%rd4, [Unknown2_param_13];
	ld.param.u64 	%rd3, [Unknown2_param_6];
	ld.param.u64 	%rd2, [Unknown2_param_1];
	and.b64  	%rd8, %rd1, 127;
	shl.b64 	%rd9, %rd8, 3;
	add.s64 	%rd10, %rd2, %rd9;
	ld.u32 	%rd11, [%rd10];
	ld.u32 	%rd12, [%rd10+4];
	shl.b64 	%rd13, %rd12, 32;
	or.b64  	%rd14, %rd13, %rd11;
	shl.b64 	%rd15, %rd1, 2;
	add.s64 	%rd16, %rd3, %rd15;
	st.u32 	[%rd16], %rd11;
	add.s64 	%rd17, %rd14, 2;
	setp.lt.s64 	%p2, %rd14, 0;
	selp.b64 	%rd18, %rd17, %rd14, %p2;
	shl.b64 	%rd19, %rd1, 3;
	add.s64 	%rd20, %rd4, %rd19;
	st.u32 	[%rd20], %rd18;
	shr.u64 	%rd21, %rd18, 32;
	st.u32 	[%rd20+4], %rd21;
	setp.ne.s64 	%p3, %rd14, -1;
	add.s64 	%rd22, %rd5, %rd1;
	selp.u16 	%rs1, 1, 0, %p3;
	st.u8 	[%rd22], %rs1;
$L__BB16_2:
	ret;

}
	// .globl	Unknown1
.visible .entry Unknown1(
	.param .u64 Unknown1_param_0,
	.param .u64 Unknown1_param_1,
	.param .u64 Unknown1_param_2,
	.param .u64 Unknown1_param_3,
	.param .u64 Unknown1_param_4,
	.param .u64 Unknown1_param_5,
	.param .u64 Unknown1_param_6,
	.param .u64 Unknown1_param_7,
	.param .u64 Unknown1_param_8,
	.param .u64 Unknown1_param_9,
	.param .u64 Unknown1_param_10,
	.param .u64 Unknown1_param_11,
	.param .u64 Unknown1_param_12,
	.param .u64 Unknown1_param_13,
	.param .u64 Unknown1_param_14,
	.param .u64 Unknown1_param_15,
	.param .u64 Unknown1_param_16,
	.param .u64 Unknown1_param_17,
	.param .u64 Unknown1_param_18,
	.param .u64 Unknown1_param_19,
	.param .u64 Unknown1_param_20,
	.param .u64 Unknown1_param_21
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<21>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r2, %r1;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	$L__BB17_2;
	ld.param.u64 	%rd5, [Unknown1_param_18];
	ld.param.u64 	%rd4, [Unknown1_param_13];
	ld.param.u64 	%rd3, [Unknown1_param_8];
	ld.param.u64 	%rd2, [Unknown1_param_1];
	shl.b64 	%rd8, %rd1, 3;
	add.s64 	%rd9, %rd2, %rd8;
	ld.u32 	%rd10, [%rd9];
	ld.u32 	%rd11, [%rd9+4];
	shl.b64 	%rd12, %rd11, 32;
	or.b64  	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd1, 2;
	add.s64 	%rd15, %rd3, %rd14;
	st.u32 	[%rd15], %rd10;
	add.s64 	%rd16, %rd13, 30522;
	setp.lt.s64 	%p2, %rd13, 0;
	selp.b64 	%rd17, %rd16, %rd13, %p2;
	add.s64 	%rd18, %rd4, %rd8;
	st.u32 	[%rd18], %rd17;
	shr.u64 	%rd19, %rd17, 32;
	st.u32 	[%rd18+4], %rd19;
	setp.ne.s64 	%p3, %rd13, 0;
	add.s64 	%rd20, %rd5, %rd1;
	selp.u16 	%rs1, 1, 0, %p3;
	st.u8 	[%rd20], %rs1;
$L__BB17_2:
	ret;

}
	// .globl	Unknown0
.visible .entry Unknown0(
	.param .u64 Unknown0_param_0,
	.param .u64 Unknown0_param_1,
	.param .u64 Unknown0_param_2,
	.param .u64 Unknown0_param_3,
	.param .u64 Unknown0_param_4,
	.param .u64 Unknown0_param_5,
	.param .u64 Unknown0_param_6,
	.param .u64 Unknown0_param_7,
	.param .u64 Unknown0_param_8,
	.param .u64 Unknown0_param_9,
	.param .u64 Unknown0_param_10,
	.param .u64 Unknown0_param_11
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<13>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.u64.u32 	%rd4, %r3;
	mul.wide.u32 	%rd5, %r2, %r1;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 255;
	@%p1 bra 	$L__BB18_2;
	ld.param.u64 	%rd3, [Unknown0_param_1];
	ld.param.u64 	%rd7, [Unknown0_param_8];
	shl.b64 	%rd8, %rd6, 3;
	add.s64 	%rd1, %rd3, %rd8;
	add.s64 	%rd2, %rd7, %rd6;
	ld.u32 	%rd9, [%rd1];
	ld.u32 	%rd10, [%rd1+4];
	shl.b64 	%rd11, %rd10, 32;
	or.b64  	%rd12, %rd11, %rd9;
	setp.ne.s64 	%p2, %rd12, -100;
	selp.u16 	%rs1, 1, 0, %p2;
	st.u8 	[%rd2], %rs1;
$L__BB18_2:
	ret;

}
