

================================================================
== Vitis HLS Report for 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_drain_k9_l_S_n_5_n1  |       64|       64|         2|          1|          1|    64|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_15, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_13, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_11, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_9, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_7, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_5, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_3, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_8, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln633 = store i4 0, i4 %n1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 17 'store' 'store_ln633' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln628 = br void %for.inc136" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 18 'br' 'br_ln628' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %V.i.i42.exit"   --->   Operation 19 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln628 = icmp_eq  i7 %indvar_flatten_load, i7 64" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 21 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln628 = add i7 %indvar_flatten_load, i7 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 22 'add' 'add_ln628' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln628 = br i1 %icmp_ln628, void %for.inc139, void %for.end141.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 23 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n1_load = load i4 %n1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 24 'load' 'n1_load' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_data_drain_k9_l_S_n_5_n1_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln633 = icmp_eq  i4 %n1_load, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 27 'icmp' 'icmp_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%or_ln628 = or i1 %icmp_ln633, i1 %first_iter_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 28 'or' 'or_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln628 = select i1 %icmp_ln633, i4 0, i4 %n1_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 29 'select' 'select_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %or_ln628, void %for.inc136.split, void %for.first.iter.for.inc136" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 30 'br' 'br_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln633 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 31 'specpipeline' 'specpipeline_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln633 = trunc i4 %select_ln628" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 32 'trunc' 'trunc_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%switch_ln634 = switch i3 %trunc_ln633, void %V.i.i42.case.7, i3 0, void %V.i.i42.case.0, i3 1, void %V.i.i42.case.1, i3 2, void %V.i.i42.case.2, i3 3, void %V.i.i42.case.3, i3 4, void %V.i.i42.case.4, i3 5, void %V.i.i42.case.5, i3 6, void %V.i.i42.case.6" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 33 'switch' 'switch_ln634' <Predicate = (!icmp_ln628)> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln633 = add i4 %select_ln628, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 34 'add' 'add_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln628 = store i7 %add_ln628, i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 35 'store' 'store_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln633 = store i4 %add_ln633, i4 %n1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 36 'store' 'store_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln633 = br void %for.inc136" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 37 'br' 'br_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln628)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 38 [1/1] (1.39ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:630]   --->   Operation 38 'read' 'p_0' <Predicate = (or_ln628)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln633 = br void %for.inc136.split" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 39 'br' 'br_ln633' <Predicate = (or_ln628)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.43ns)   --->   "%p_06 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_13" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 40 'read' 'p_06' <Predicate = (trunc_ln633 == 6)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 41 'br' 'br_ln634' <Predicate = (trunc_ln633 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.43ns)   --->   "%p_07 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_11" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 42 'read' 'p_07' <Predicate = (trunc_ln633 == 5)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 43 'br' 'br_ln634' <Predicate = (trunc_ln633 == 5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.43ns)   --->   "%p_08 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_9" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 44 'read' 'p_08' <Predicate = (trunc_ln633 == 4)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 45 'br' 'br_ln634' <Predicate = (trunc_ln633 == 4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.43ns)   --->   "%p_09 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_7" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 46 'read' 'p_09' <Predicate = (trunc_ln633 == 3)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 47 'br' 'br_ln634' <Predicate = (trunc_ln633 == 3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.43ns)   --->   "%p_010 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 48 'read' 'p_010' <Predicate = (trunc_ln633 == 2)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 49 'br' 'br_ln634' <Predicate = (trunc_ln633 == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.43ns)   --->   "%p_011 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_3" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 50 'read' 'p_011' <Predicate = (trunc_ln633 == 1)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 51 'br' 'br_ln634' <Predicate = (trunc_ln633 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.43ns)   --->   "%p_012 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 52 'read' 'p_012' <Predicate = (trunc_ln633 == 0)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 53 'br' 'br_ln634' <Predicate = (trunc_ln633 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.43ns)   --->   "%p_05 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_15" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 54 'read' 'p_05' <Predicate = (trunc_ln633 == 7)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 55 'br' 'br_ln634' <Predicate = (trunc_ln633 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                    (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln633           (store            ) [ 000]
br_ln628              (br               ) [ 000]
first_iter_0          (phi              ) [ 010]
indvar_flatten_load   (load             ) [ 000]
icmp_ln628            (icmp             ) [ 011]
add_ln628             (add              ) [ 000]
br_ln628              (br               ) [ 000]
n1_load               (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
icmp_ln633            (icmp             ) [ 000]
or_ln628              (or               ) [ 011]
select_ln628          (select           ) [ 000]
br_ln633              (br               ) [ 000]
specpipeline_ln633    (specpipeline     ) [ 000]
trunc_ln633           (trunc            ) [ 011]
switch_ln634          (switch           ) [ 000]
add_ln633             (add              ) [ 000]
store_ln628           (store            ) [ 000]
store_ln633           (store            ) [ 000]
br_ln633              (br               ) [ 010]
p_0                   (read             ) [ 000]
br_ln633              (br               ) [ 000]
p_06                  (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_07                  (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_08                  (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_09                  (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_010                 (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_011                 (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_012                 (read             ) [ 000]
br_ln634              (br               ) [ 000]
p_05                  (read             ) [ 000]
br_ln634              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_fifo_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_fifo_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_fifo_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_fifo_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_fifo_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_fifo_15">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_data_drain_k9_l_S_n_5_n1_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="n1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_06_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_06/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_07_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_07/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_08_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_08/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_09_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_09/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_010_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_010/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_011_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_011/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_012_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_012/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_05_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_05/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="first_iter_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="first_iter_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln633_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln633/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln628_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln628_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln628/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="n1_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln633_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln633/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln628_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln628_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln633_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln633/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln633_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln633/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln628_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln633_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln633/1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="n1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln628_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="231" class="1005" name="or_ln628_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln628 "/>
</bind>
</comp>

<comp id="235" class="1005" name="trunc_ln633_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln633 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="70" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="70" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="70" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="137" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="173" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="170" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="164" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="197" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="72" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="223"><net_src comp="76" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="230"><net_src comp="158" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="179" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="193" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : A_fifo_8 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_1 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_3 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_5 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_7 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_9 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_11 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_13 | {2 }
	Port: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 : B_fifo_15 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln633 : 1
		first_iter_0 : 1
		indvar_flatten_load : 1
		icmp_ln628 : 2
		add_ln628 : 2
		br_ln628 : 3
		n1_load : 1
		icmp_ln633 : 2
		or_ln628 : 3
		select_ln628 : 3
		br_ln633 : 3
		trunc_ln633 : 4
		switch_ln634 : 5
		add_ln633 : 4
		store_ln628 : 3
		store_ln633 : 5
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln628_fu_158  |    0    |    14   |
|          |  icmp_ln633_fu_173  |    0    |    12   |
|----------|---------------------|---------|---------|
|    add   |   add_ln628_fu_164  |    0    |    14   |
|          |   add_ln633_fu_197  |    0    |    12   |
|----------|---------------------|---------|---------|
|  select  | select_ln628_fu_185 |    0    |    4    |
|----------|---------------------|---------|---------|
|    or    |   or_ln628_fu_179   |    0    |    2    |
|----------|---------------------|---------|---------|
|          |    p_0_read_fu_80   |    0    |    0    |
|          |   p_06_read_fu_86   |    0    |    0    |
|          |   p_07_read_fu_92   |    0    |    0    |
|          |   p_08_read_fu_98   |    0    |    0    |
|   read   |   p_09_read_fu_104  |    0    |    0    |
|          |  p_010_read_fu_110  |    0    |    0    |
|          |  p_011_read_fu_116  |    0    |    0    |
|          |  p_012_read_fu_122  |    0    |    0    |
|          |   p_05_read_fu_128  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln633_fu_193 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    58   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| first_iter_0_reg_134 |    1   |
|  icmp_ln628_reg_227  |    1   |
|indvar_flatten_reg_220|    7   |
|      n1_reg_213      |    4   |
|   or_ln628_reg_231   |    1   |
|  trunc_ln633_reg_235 |    3   |
+----------------------+--------+
|         Total        |   17   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   17   |    -   |
+-----------+--------+--------+
|   Total   |   17   |   58   |
+-----------+--------+--------+
