Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Verilog/02_02/instantiating/instantiating.srcs/sim_1/new/sim_full_adder.v" Line 38
