Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 25 09:18:40 2025
| Host         : DESKTOP-OBENCRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    102         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (8)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_instance/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.502        0.000                      0                   49        0.177        0.000                      0                   49        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.502        0.000                      0                   48        0.177        0.000                      0                   48        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.353        0.000                      0                    1        0.848        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.316%)  route 2.519ns (76.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.401    MPG_instance/s_cnt_out_reg[11]
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.525 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.466    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.769     8.359    MPG_instance/s_en_in
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500    14.841    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.861    MPG_instance/s_dff1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.316%)  route 2.519ns (76.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.401    MPG_instance/s_cnt_out_reg[11]
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.525 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.466    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.769     8.359    MPG_instance/s_en_in
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500    14.841    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.861    MPG_instance/s_dff1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.316%)  route 2.519ns (76.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.401    MPG_instance/s_cnt_out_reg[11]
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.525 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.466    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.769     8.359    MPG_instance/s_en_in
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500    14.841    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.861    MPG_instance/s_dff1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.231%)  route 2.270ns (74.769%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.401    MPG_instance/s_cnt_out_reg[11]
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.525 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.466    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.519     8.109    MPG_instance/s_en_in
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433    14.774    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.794    MPG_instance/s_dff1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff1_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.766ns (26.438%)  route 2.131ns (73.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  MPG_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  MPG_instance/s_cnt_out_reg[11]/Q
                         net (fo=2, routed)           0.809     6.401    MPG_instance/s_cnt_out_reg[11]
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.525 r  MPG_instance/s_dff1_out[4]_i_2/O
                         net (fo=1, routed)           0.941     7.466    MPG_instance/s_dff1_out[4]_i_2_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.590 r  MPG_instance/s_dff1_out[4]_i_1/O
                         net (fo=5, routed)           0.381     7.971    MPG_instance/s_en_in
    SLICE_X11Y24         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.434    14.775    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.795    MPG_instance/s_dff1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.732ns (74.408%)  route 0.596ns (25.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.596     6.184    MPG_instance/s_cnt_out_reg[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.841 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.841    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.958    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.398 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.398    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_6
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.439    14.780    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.127    MPG_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 1.724ns (74.320%)  route 0.596ns (25.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.596     6.184    MPG_instance/s_cnt_out_reg[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.841 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.841    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.958    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.390 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.390    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_4
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.439    14.780    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[15]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.127    MPG_instance/s_cnt_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.648ns (73.450%)  route 0.596ns (26.550%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.596     6.184    MPG_instance/s_cnt_out_reg[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.841 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.841    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.958    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.314 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.314    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_5
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.439    14.780    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[14]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.127    MPG_instance/s_cnt_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 SSD_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  SSD_instance/s_cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.480     6.015    SSD_instance/s_cnt_out_reg_n_0_[1]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.689 r  SSD_instance/s_cnt_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.689    SSD_instance/s_cnt_out_reg[0]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.803 r  SSD_instance/s_cnt_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.803    SSD_instance/s_cnt_out_reg[4]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.917 r  SSD_instance/s_cnt_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    SSD_instance/s_cnt_out_reg[8]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.251 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.251    SSD_instance/s_cnt_out_reg[12]_i_1_n_6
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.437    14.778    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[13]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.062    15.078    SSD_instance/s_cnt_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 MPG_instance/s_cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_cnt_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 1.628ns (73.211%)  route 0.596ns (26.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.549     5.070    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  MPG_instance/s_cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  MPG_instance/s_cnt_out_reg[1]/Q
                         net (fo=2, routed)           0.596     6.184    MPG_instance/s_cnt_out_reg[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.841 r  MPG_instance/s_cnt_out_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.841    MPG_instance/s_cnt_out_reg[0]_i_1__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  MPG_instance/s_cnt_out_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.958    MPG_instance/s_cnt_out_reg[4]_i_1__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  MPG_instance/s_cnt_out_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.075    MPG_instance/s_cnt_out_reg[8]_i_1__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.294 r  MPG_instance/s_cnt_out_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.294    MPG_instance/s_cnt_out_reg[12]_i_1__0_n_7
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.439    14.780    MPG_instance/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  MPG_instance/s_cnt_out_reg[12]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)        0.109    15.127    MPG_instance/s_cnt_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff2_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.289%)  route 0.139ns (49.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_dff1_out_reg[4]/Q
                         net (fo=1, routed)           0.139     1.717    MPG_instance/s_dff1_out[4]
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.070     1.539    MPG_instance/s_dff2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.471%)  route 0.126ns (43.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=4, routed)           0.126     1.727    MPG_instance/s_dff2_out[1]
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.070     1.540    MPG_instance/s_dff3_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_instance/s_dff3_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.028%)  route 0.140ns (45.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.140     1.740    MPG_instance/s_dff2_out[3]
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.821     1.948    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[3]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.070     1.540    MPG_instance/s_dff3_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSD_instance/s_cnt_out_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    SSD_instance/s_cnt_out_reg_n_0_[11]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  SSD_instance/s_cnt_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    SSD_instance/s_cnt_out_reg[8]_i_1_n_4
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    SSD_instance/s_cnt_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSD_instance/s_cnt_out_reg[3]/Q
                         net (fo=1, routed)           0.108     1.690    SSD_instance/s_cnt_out_reg_n_0_[3]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  SSD_instance/s_cnt_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    SSD_instance/s_cnt_out_reg[0]_i_1_n_4
    SLICE_X11Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.826     1.953    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  SSD_instance/s_cnt_out_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    SSD_instance/s_cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.557     1.440    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  SSD_instance/s_cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SSD_instance/s_cnt_out_reg[7]/Q
                         net (fo=1, routed)           0.108     1.689    SSD_instance/s_cnt_out_reg_n_0_[7]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  SSD_instance/s_cnt_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    SSD_instance/s_cnt_out_reg[4]_i_1_n_4
    SLICE_X11Y20         FDRE                                         r  SSD_instance/s_cnt_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.825     1.952    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  SSD_instance/s_cnt_out_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    SSD_instance/s_cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.557     1.440    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  SSD_instance/s_cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SSD_instance/s_cnt_out_reg[4]/Q
                         net (fo=1, routed)           0.105     1.686    SSD_instance/s_cnt_out_reg_n_0_[4]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  SSD_instance/s_cnt_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    SSD_instance/s_cnt_out_reg[4]_i_1_n_7
    SLICE_X11Y20         FDRE                                         r  SSD_instance/s_cnt_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.825     1.952    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  SSD_instance/s_cnt_out_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    SSD_instance/s_cnt_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSD_instance/s_cnt_out_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    SSD_instance/s_cnt_out_reg_n_0_[8]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  SSD_instance/s_cnt_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    SSD_instance/s_cnt_out_reg[8]_i_1_n_7
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    SSD_instance/s_cnt_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSD_instance/s_cnt_out_reg[12]/Q
                         net (fo=1, routed)           0.105     1.685    SSD_instance/s_cnt_out_reg_n_0_[12]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  SSD_instance/s_cnt_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    SSD_instance/s_cnt_out_reg[12]_i_1_n_7
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.823     1.950    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[12]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    SSD_instance/s_cnt_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSD_instance/s_cnt_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_instance/s_cnt_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.556     1.439    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSD_instance/s_cnt_out_reg[10]/Q
                         net (fo=1, routed)           0.109     1.690    SSD_instance/s_cnt_out_reg_n_0_[10]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  SSD_instance/s_cnt_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.801    SSD_instance/s_cnt_out_reg[8]_i_1_n_5
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.824     1.951    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SSD_instance/s_cnt_out_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    SSD_instance/s_cnt_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   MPG_instance/s_cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   MPG_instance/s_cnt_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   MPG_instance/s_cnt_out_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 MPG_instance/s_dff2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.580ns (25.701%)  route 1.677ns (74.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.556     5.077    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  MPG_instance/s_dff2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  MPG_instance/s_dff2_out_reg[0]/Q
                         net (fo=5, routed)           1.005     6.538    MPG_instance/Q[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.662 f  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.672     7.334    clkdiv_instance/reset
    SLICE_X12Y31         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.440    14.781    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.687    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  7.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.802%)  route 0.630ns (77.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.367     1.949    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X12Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.994 f  MPG_instance/clk_i_2/O
                         net (fo=50, routed)          0.263     2.257    clkdiv_instance/reset
    SLICE_X12Y31         FDCE                                         f  clkdiv_instance/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.827     1.954    clkdiv_instance/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  clkdiv_instance/clk_reg/C
                         clock pessimism             -0.478     1.476    
    SLICE_X12Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    clkdiv_instance/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.848    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.093ns  (logic 4.960ns (44.713%)  route 6.133ns (55.287%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          6.133     7.588    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.093 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.093    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.554ns  (logic 4.986ns (47.242%)  route 5.568ns (52.758%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=19, routed)          5.568     7.024    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.554 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.554    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[1,2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.981ns  (logic 2.613ns (26.183%)  route 7.367ns (73.817%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 r  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 f  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          1.929     8.884    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.008 r  MPG_instance/Squares[1,2][3]_i_2/O
                         net (fo=3, routed)           0.848     9.857    MPG_instance/Squares[1,2][3]_i_2_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     9.981 r  MPG_instance/Squares[1,2][0]_i_1/O
                         net (fo=1, routed)           0.000     9.981    MPG_instance_n_30
    SLICE_X4Y31          FDRE                                         r  Squares_reg[1,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[3,3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 2.613ns (26.215%)  route 7.355ns (73.785%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 f  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 r  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          1.935     8.890    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.014 f  MPG_instance/Squares[3,3][3]_i_2/O
                         net (fo=3, routed)           0.831     9.844    MPG_instance/Squares[3,3][3]_i_2_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.124     9.968 r  MPG_instance/Squares[3,3][3]_i_1/O
                         net (fo=1, routed)           0.000     9.968    MPG_instance_n_49
    SLICE_X7Y31          FDRE                                         r  Squares_reg[3,3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[2,0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.882ns  (logic 2.613ns (26.444%)  route 7.269ns (73.556%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 f  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 r  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          1.718     8.673    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.797 f  MPG_instance/Squares[2,0][3]_i_2/O
                         net (fo=3, routed)           0.961     9.758    MPG_instance/Squares[2,0][3]_i_2_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.882 r  MPG_instance/Squares[2,0][3]_i_1/O
                         net (fo=1, routed)           0.000     9.882    MPG_instance_n_10
    SLICE_X9Y32          FDRE                                         r  Squares_reg[2,0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[1,3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 2.613ns (26.592%)  route 7.214ns (73.408%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 r  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 f  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          1.932     8.887    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  MPG_instance/Squares[1,3][3]_i_2/O
                         net (fo=3, routed)           0.692     9.703    MPG_instance/Squares[1,3][3]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.827 r  MPG_instance/Squares[1,3][0]_i_1/O
                         net (fo=1, routed)           0.000     9.827    MPG_instance_n_42
    SLICE_X6Y33          FDRE                                         r  Squares_reg[1,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[3,3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.826ns  (logic 2.613ns (26.594%)  route 7.213ns (73.406%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 r  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 f  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          1.935     8.890    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  MPG_instance/Squares[3,3][3]_i_2/O
                         net (fo=3, routed)           0.689     9.702    MPG_instance/Squares[3,3][3]_i_2_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  MPG_instance/Squares[3,3][0]_i_1/O
                         net (fo=1, routed)           0.000     9.826    MPG_instance_n_48
    SLICE_X7Y32          FDRE                                         r  Squares_reg[3,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_digits_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 4.527ns (46.244%)  route 5.263ns (53.756%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  s_digits_reg[2]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  s_digits_reg[2]/Q
                         net (fo=9, routed)           1.059     1.577    SSD_instance/digits[2]
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.150     1.727 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.918     2.645    SSD_instance/s_top_mux[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.328     2.973 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.286     6.259    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.790 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.790    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[1,3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.728ns  (logic 2.613ns (26.862%)  route 7.115ns (73.138%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 f  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 r  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          1.932     8.887    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.011 f  MPG_instance/Squares[1,3][3]_i_2/O
                         net (fo=3, routed)           0.593     9.604    MPG_instance/Squares[1,3][3]_i_2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.728 r  MPG_instance/Squares[1,3][3]_i_1/O
                         net (fo=1, routed)           0.000     9.728    MPG_instance_n_43
    SLICE_X7Y33          FDRE                                         r  Squares_reg[1,3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Squares_reg[3,0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 2.613ns (26.915%)  route 7.096ns (73.085%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=19, routed)          3.838     5.294    MPG_instance/led_OBUF[0]
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.418 r  MPG_instance/Squares[1,0][3]_i_9/O
                         net (fo=1, routed)           0.000     5.418    MPG_instance/Squares[1,0][3]_i_9_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.875 f  MPG_instance/Squares_reg[1,0][3]_i_6/CO[1]
                         net (fo=1, routed)           0.751     6.626    MPG_instance/Squares_reg[1,0][3]_i_6_n_2
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.329     6.955 r  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          2.054     9.009    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.133 r  MPG_instance/Squares[3,0][0]_i_2/O
                         net (fo=1, routed)           0.452     9.585    MPG_instance/Squares[3,0][0]_i_2_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.709 r  MPG_instance/Squares[3,0][0]_i_1/O
                         net (fo=1, routed)           0.000     9.709    MPG_instance_n_12
    SLICE_X10Y34         FDRE                                         r  Squares_reg[3,0][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Squares_reg[2,2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[2,2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  Squares_reg[2,2][3]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[2,2][3]/Q
                         net (fo=3, routed)           0.156     0.297    MPG_instance/Squares_reg[2,2][2]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.342 r  MPG_instance/Squares[2,2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    MPG_instance_n_34
    SLICE_X3Y31          FDRE                                         r  Squares_reg[2,2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  Squares_reg[0,0][1]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,0][1]/Q
                         net (fo=3, routed)           0.167     0.308    MPG_instance/Squares_reg[0,0][1]_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  MPG_instance/Squares[0,0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    MPG_instance_n_53
    SLICE_X9Y33          FDRE                                         r  Squares_reg[0,0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE                         0.000     0.000 r  Squares_reg[0,3][3]/C
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,3][3]/Q
                         net (fo=3, routed)           0.167     0.308    MPG_instance/Squares_reg[0,3][3]_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  MPG_instance/Squares[0,3][3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    MPG_instance_n_40
    SLICE_X7Y31          FDRE                                         r  Squares_reg[0,3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_instance/clock25mh_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_instance/clock25mh_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE                         0.000     0.000 r  clkdiv_instance/clock25mh_reg/C
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clkdiv_instance/clock25mh_reg/Q
                         net (fo=2, routed)           0.167     0.308    clkdiv_instance/clock25mh
    SLICE_X13Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  clkdiv_instance/clock25mh_i_1/O
                         net (fo=1, routed)           0.000     0.353    clkdiv_instance/clock25mh_i_1_n_0
    SLICE_X13Y32         FDCE                                         r  clkdiv_instance/clock25mh_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  Squares_reg[0,1][1]/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,1][1]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[0,1][1]_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[0,1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_14
    SLICE_X9Y29          FDRE                                         r  Squares_reg[0,1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  Squares_reg[0,1][3]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,1][3]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[0,1][3]_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[0,1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_16
    SLICE_X9Y30          FDRE                                         r  Squares_reg[0,1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[0,3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[0,3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  Squares_reg[0,3][1]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[0,3][1]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[0,3][1]_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[0,3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_38
    SLICE_X7Y30          FDRE                                         r  Squares_reg[0,3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[1,1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[1,1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE                         0.000     0.000 r  Squares_reg[1,1][3]/C
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[1,1][3]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[1,1][2]
    SLICE_X9Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[1,1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_19
    SLICE_X9Y31          FDRE                                         r  Squares_reg[1,1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[1,2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[1,2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  Squares_reg[1,2][3]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[1,2][3]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[1,2][2]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[1,2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_31
    SLICE_X3Y31          FDRE                                         r  Squares_reg[1,2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Squares_reg[1,3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Squares_reg[1,3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  Squares_reg[1,3][1]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Squares_reg[1,3][1]/Q
                         net (fo=3, routed)           0.168     0.309    MPG_instance/Squares_reg[1,3][1]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  MPG_instance/Squares[1,3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    MPG_instance_n_41
    SLICE_X7Y33          FDRE                                         r  Squares_reg[1,3][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 4.463ns (45.976%)  route 5.245ns (54.024%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.041     6.571    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.148     6.719 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.918     7.636    SSD_instance/s_top_mux[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.328     7.964 r  SSD_instance/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.286    11.250    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.782 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.782    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 4.676ns (48.840%)  route 4.898ns (51.160%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.173     6.703    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.855 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.301     7.155    SSD_instance/s_top_mux[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I4_O)        0.341     7.496 r  SSD_instance/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.424    10.920    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    14.647 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.647    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.443ns (46.652%)  route 5.080ns (53.348%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.041     6.571    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.148     6.719 f  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.908     7.626    SSD_instance/s_top_mux[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.328     7.954 r  SSD_instance/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.131    11.086    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.596 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.596    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 4.485ns (49.121%)  route 4.646ns (50.879%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.173     6.703    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.855 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.301     7.155    SSD_instance/s_top_mux[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I4_O)        0.348     7.503 r  SSD_instance/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.172    10.675    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.204 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.204    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 4.468ns (49.112%)  route 4.629ns (50.888%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.041     6.571    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.148     6.719 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.524     7.242    SSD_instance/s_top_mux[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I5_O)        0.328     7.570 r  SSD_instance/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.064    10.634    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.170 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.170    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.467ns (49.279%)  route 4.598ns (50.721%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.041     6.571    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.148     6.719 r  SSD_instance/cat_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.520     7.238    SSD_instance/s_top_mux[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.328     7.566 r  SSD_instance/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.037    10.603    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.138 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.138    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.957ns  (logic 4.309ns (48.105%)  route 4.648ns (51.895%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.207     6.737    SSD_instance/p_0_in[0]
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.146     6.883 r  SSD_instance/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.441    10.324    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.030 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.030    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 4.460ns (49.806%)  route 4.495ns (50.194%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.173     6.703    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.152     6.855 r  SSD_instance/cat_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.305     7.159    SSD_instance/s_top_mux[0]
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.348     7.507 r  SSD_instance/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.017    10.524    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.029 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.029    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.577ns  (logic 4.103ns (47.839%)  route 4.474ns (52.161%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.173     6.703    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.827 r  SSD_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.300    10.127    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.650 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.650    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD_instance/s_cnt_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.079ns (48.173%)  route 4.389ns (51.827%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    SSD_instance/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SSD_instance/s_cnt_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  SSD_instance/s_cnt_out_reg[14]/Q
                         net (fo=14, routed)          1.041     6.571    SSD_instance/p_0_in[0]
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.695 r  SSD_instance/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.347    10.042    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.541 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.541    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prev_Type_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.110     1.692    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.737 r  MPG_instance/Prev_Type[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    MPG_instance_n_50
    SLICE_X10Y30         FDRE                                         r  Prev_Type_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Prev_Type_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.114     1.696    MPG_instance/s_dff3_out_reg[0]_1[0]
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  MPG_instance/Prev_Type[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    MPG_instance_n_52
    SLICE_X10Y30         FDRE                                         r  Prev_Type_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.206%)  route 0.192ns (50.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MPG_instance/s_dff2_out_reg[4]/Q
                         net (fo=4, routed)           0.192     1.769    MPG_instance/s_dff2_out[4]
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  MPG_instance/Select_CoordY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    MPG_instance_n_4
    SLICE_X8Y26          FDRE                                         r  Select_CoordY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.212%)  route 0.170ns (44.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.170     1.770    MPG_instance/s_dff2_out[3]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  MPG_instance/Select_CoordX[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    MPG_instance_n_2
    SLICE_X9Y26          FDRE                                         r  Select_CoordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.083%)  route 0.177ns (45.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_dff2_out_reg[1]/Q
                         net (fo=4, routed)           0.177     1.778    MPG_instance/s_dff2_out[1]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  MPG_instance/Select_CoordY[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    MPG_instance_n_3
    SLICE_X8Y26          FDRE                                         r  Select_CoordY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Select_CoordX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.431%)  route 0.223ns (51.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.553     1.436    MPG_instance/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MPG_instance/s_dff2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  MPG_instance/s_dff2_out_reg[3]/Q
                         net (fo=4, routed)           0.223     1.823    MPG_instance/s_dff2_out[3]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  MPG_instance/Select_CoordX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    MPG_instance_n_0
    SLICE_X9Y26          FDRE                                         r  Select_CoordX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_instance/clk_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.299%)  route 0.341ns (64.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  MPG_instance/s_dff3_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_instance/s_dff3_out_reg[0]/Q
                         net (fo=4, routed)           0.341     1.923    clkdiv_instance/clk_out1_reg_0[0]
    SLICE_X12Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.968 r  clkdiv_instance/clk_out1_i_1/O
                         net (fo=1, routed)           0.000     1.968    clkdiv_instance/clk_out1_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  clkdiv_instance/clk_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[3,1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.276ns (42.937%)  route 0.367ns (57.063%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.133     1.711    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.756 f  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          0.183     1.939    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  MPG_instance/Squares[3,1][1]_i_2/O
                         net (fo=1, routed)           0.051     2.035    MPG_instance/Squares[3,1][1]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045     2.080 r  MPG_instance/Squares[3,1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.080    MPG_instance_n_23
    SLICE_X9Y28          FDRE                                         r  Squares_reg[3,1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[0,1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.276ns (41.180%)  route 0.394ns (58.820%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.133     1.711    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.756 f  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          0.210     1.966    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.011 r  MPG_instance/Squares[0,1][1]_i_2/O
                         net (fo=1, routed)           0.051     2.062    MPG_instance/Squares[0,1][1]_i_2_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.045     2.107 r  MPG_instance/Squares[0,1][1]_i_1/O
                         net (fo=1, routed)           0.000     2.107    MPG_instance_n_14
    SLICE_X9Y29          FDRE                                         r  Squares_reg[0,1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MPG_instance/s_dff3_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Squares_reg[0,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.276ns (37.660%)  route 0.457ns (62.340%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.554     1.437    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  MPG_instance/s_dff3_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  MPG_instance/s_dff3_out_reg[1]/Q
                         net (fo=3, routed)           0.133     1.711    MPG_instance/s_dff3_out_reg_n_0_[1]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.756 f  MPG_instance/Squares[1,0][3]_i_5/O
                         net (fo=48, routed)          0.246     2.001    MPG_instance/Squares[1,0][3]_i_5_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.045     2.046 r  MPG_instance/Squares[0,1][3]_i_2/O
                         net (fo=3, routed)           0.078     2.125    MPG_instance/Squares[0,1][3]_i_2_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.170 r  MPG_instance/Squares[0,1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.170    MPG_instance_n_15
    SLICE_X8Y29          FDRE                                         r  Squares_reg[0,1][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.193ns  (logic 1.454ns (45.527%)  route 1.739ns (54.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.739     3.193    MPG_instance/D[1]
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500     4.841    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.451ns (46.507%)  route 1.669ns (53.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.669     3.121    MPG_instance/D[2]
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500     4.841    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.053ns  (logic 1.451ns (47.536%)  route 1.602ns (52.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.602     3.053    MPG_instance/D[3]
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.500     4.841    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.982ns  (logic 1.441ns (48.334%)  route 1.541ns (51.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.541     2.982    MPG_instance/D[0]
    SLICE_X11Y24         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.434     4.775    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 1.452ns (50.951%)  route 1.398ns (49.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.398     2.851    MPG_instance/D[4]
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.433     4.774    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.221ns (26.741%)  route 0.604ns (73.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.604     0.825    MPG_instance/D[4]
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.219ns (26.391%)  route 0.612ns (73.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.612     0.831    MPG_instance/D[3]
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.848     1.975    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.210ns (24.106%)  route 0.660ns (75.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.660     0.869    MPG_instance/D[0]
    SLICE_X11Y24         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.820     1.947    MPG_instance/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  MPG_instance/s_dff1_out_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.222ns (25.494%)  route 0.648ns (74.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.648     0.870    MPG_instance/D[1]
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.848     1.975    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            MPG_instance/s_dff1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.219ns (24.576%)  route 0.673ns (75.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.673     0.893    MPG_instance/D[2]
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.848     1.975    MPG_instance/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  MPG_instance/s_dff1_out_reg[2]/C





