Analysis & Synthesis report for Nios
Wed Apr 05 19:02:13 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Source assignments for Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 20. Source assignments for Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated
 21. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 23. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux_001
 25. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 26. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 27. Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux_004
 28. Source assignments for altera_reset_controller:rst_controller
 29. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for User Entity Instance: Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo
 32. Parameter Settings for User Entity Instance: Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo
 33. Parameter Settings for User Entity Instance: Nios_onchip_ram:onchip_ram
 34. Parameter Settings for User Entity Instance: Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 36. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 37. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 38. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 39. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 40. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
 41. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 42. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 43. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 44. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 45. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 48. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 50. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 51. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
 54. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
 57. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router|Nios_mm_interconnect_0_router_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_003|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_005|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_006|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 67. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 68. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 69. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 70. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 71. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 72. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 73. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 74. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 75. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 76. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 77. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 78. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 79. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 80. Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 81. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 82. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. scfifo Parameter Settings by Entity Instance
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 87. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 88. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 89. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 90. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 91. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode"
 92. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode"
 93. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode"
 94. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router|Nios_mm_interconnect_0_router_default_decode:the_default_decode"
 95. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
 96. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
 97. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
 98. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
 99. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
100. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
101. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
102. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
103. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
104. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
105. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
106. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
107. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
108. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
109. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
110. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
111. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
112. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
113. Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
114. Port Connectivity Checks: "Nios_onchip_ram:onchip_ram"
115. Port Connectivity Checks: "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic"
116. Port Connectivity Checks: "Nios_jtag_uart:jtag_uart"
117. Port Connectivity Checks: "Nios_cpu:cpu"
118. Post-Synthesis Netlist Statistics for Top Partition
119. Elapsed Time Per Partition
120. Analysis & Synthesis Messages
121. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 05 19:02:12 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Nios                                            ;
; Top-level Entity Name              ; Nios                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,428                                           ;
;     Total combinational functions  ; 2,778                                           ;
;     Dedicated logic registers      ; 1,917                                           ;
; Total registers                    ; 1917                                            ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 391,232                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Nios               ; Nios               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; ../qsys/Nios/synthesis/Nios.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v                                                                 ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v                                   ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v                                 ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_irq_mapper.sv                                          ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v                                    ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v                  ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv                       ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv                           ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux_002.sv                     ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux.sv                         ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv                       ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux.sv                           ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux_001.sv                     ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux.sv                         ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_traffic_limiter.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_traffic_limiter.sv                            ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv                        ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv                        ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv                        ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv                            ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv                                ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_master_agent.sv                               ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_translator.sv                           ; Nios        ;
; ../qsys/Nios/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_master_translator.sv                          ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_sysid.v                                                ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_sysid.v                                                ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_pio_led.v                                              ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_pio_led.v                                              ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_onchip_ram.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.hex                                         ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_onchip_ram.v                                           ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v                                           ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v                                            ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu.v                                                  ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v                                              ; yes             ; Encrypted User Verilog HDL File              ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v                                              ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_sysclk.v                           ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_tck.v                              ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v                          ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v                                    ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v                                    ; Nios        ;
; ../qsys/Nios/synthesis/submodules/Nios_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_test_bench.v                                   ; Nios        ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf                              ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc                                 ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc                              ;             ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc                              ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc                               ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc                                  ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc                                  ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc                                ;             ;
; db/altsyncram_cjd1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_cjd1.tdf                                                                 ;             ;
; db/altsyncram_9ad1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_9ad1.tdf                                                                 ;             ;
; db/altsyncram_97d1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_97d1.tdf                                                                 ;             ;
; db/altsyncram_fic1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_fic1.tdf                                                                 ;             ;
; altera_mult_add.tdf                                                                           ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add.tdf                         ;             ;
; db/altera_mult_add_vkp2.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v                                                              ;             ;
; altera_mult_add_rtl.v                                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v                       ;             ;
; db/altsyncram_3gc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_3gc1.tdf                                                                 ;             ;
; db/altsyncram_kdf1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_kdf1.tdf                                                                 ;             ;
; db/altsyncram_r3d1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_r3d1.tdf                                                                 ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_std_synchronizer.v                   ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_ac71.tdf                                                                 ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf                                  ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_regfifo.inc                               ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_dpfifo.inc                                ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_i2fifo.inc                                ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_fffifo.inc                                ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_f2fifo.inc                                ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/scfifo_jr21.tdf                                                                     ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf                                                                   ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/a_fefifo_7cf.tdf                                                                    ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/cntr_do7.tdf                                                                        ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_nio1.tdf                                                                 ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/cntr_1ob.tdf                                                                        ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_jtag_atlantic.v                         ;             ;
; db/altsyncram_9dg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf                                                                 ;             ;
; db/decode_jsa.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/decode_jsa.tdf                                                                      ;             ;
; db/mux_gob.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/mux_gob.tdf                                                                         ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld1ab89a71/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/alt_sld_fab.v                                                        ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v                                 ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv                          ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                       ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                     ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf                                ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/multcore.inc                                ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/bypassff.inc                                ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.inc                                ;             ;
; db/mult_jp01.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/mult_jp01.tdf                                                                       ;             ;
; db/mult_j011.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/code-file/FPGA/Nios/prj/db/mult_j011.tdf                                                                       ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,428         ;
;                                             ;               ;
; Total combinational functions               ; 2778          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1521          ;
;     -- 3 input functions                    ; 844           ;
;     -- <=2 input functions                  ; 413           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2608          ;
;     -- arithmetic mode                      ; 170           ;
;                                             ;               ;
; Total registers                             ; 1917          ;
;     -- Dedicated logic registers            ; 1917          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 10            ;
; Total memory bits                           ; 391232        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 6             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2043          ;
; Total fan-out                               ; 21679         ;
; Average fan-out                             ; 4.31          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |Nios                                                                                                                                   ; 2778 (0)            ; 1917 (0)                  ; 391232      ; 6            ; 0       ; 3         ; 10   ; 0            ; |Nios                                                                                                                                                                                                                                                                                                                                            ; Nios                                 ; Nios         ;
;    |Nios_cpu:cpu|                                                                                                                       ; 2091 (0)            ; 1572 (0)                  ; 62528       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios|Nios_cpu:cpu                                                                                                                                                                                                                                                                                                                               ; Nios_cpu                             ; Nios         ;
;       |Nios_cpu_cpu:cpu|                                                                                                                ; 2091 (1799)         ; 1572 (1238)               ; 62528       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                              ; Nios_cpu_cpu                         ; Nios         ;
;          |Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|                                                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht                                                                                                                                                                                                                                                                     ; Nios_cpu_cpu_bht_module              ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                |altsyncram_97d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                            ; altsyncram_97d1                      ; work         ;
;          |Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data                                                                                                                                                                                                                                                             ; Nios_cpu_cpu_dc_data_module          ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                           ; work         ;
;                |altsyncram_kdf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                    ; altsyncram_kdf1                      ; work         ;
;          |Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|                                                                               ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag                                                                                                                                                                                                                                                               ; Nios_cpu_cpu_dc_tag_module           ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                           ; work         ;
;                |altsyncram_3gc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3gc1:auto_generated                                                                                                                                                                                                      ; altsyncram_3gc1                      ; work         ;
;          |Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim                                                                                                                                                                                                                                                         ; Nios_cpu_cpu_dc_victim_module        ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                           ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                ; altsyncram_r3d1                      ; work         ;
;          |Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|                                                                             ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data                                                                                                                                                                                                                                                             ; Nios_cpu_cpu_ic_data_module          ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                           ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                                         ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                    ; altsyncram_cjd1                      ; work         ;
;          |Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|                                                                               ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag                                                                                                                                                                                                                                                               ; Nios_cpu_cpu_ic_tag_module           ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                           ; work         ;
;                |altsyncram_9ad1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                                                                      ; altsyncram_9ad1                      ; work         ;
;          |Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|                                                                            ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell                                                                                                                                                                                                                                                            ; Nios_cpu_cpu_mult_cell               ; Nios         ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                      ; work         ;
;                |altera_mult_add_vkp2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                     ; altera_mult_add_vkp2                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                  ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function              ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                             ; work         ;
;                            |mult_jp01:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                           ; mult_jp01                            ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                      ; work         ;
;                |altera_mult_add_vkp2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                     ; altera_mult_add_vkp2                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                  ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function              ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                             ; work         ;
;                            |mult_j011:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                           ; mult_j011                            ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                      ; work         ;
;                |altera_mult_add_vkp2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                     ; altera_mult_add_vkp2                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                  ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function              ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                             ; work         ;
;                            |mult_j011:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                           ; mult_j011                            ; work         ;
;          |Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|                                                                            ; 290 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                            ; Nios_cpu_cpu_nios2_oci               ; Nios         ;
;             |Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|                                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                      ; Nios_cpu_cpu_debug_slave_wrapper     ; Nios         ;
;                |Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|                                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk                                                                                                                  ; Nios_cpu_cpu_debug_slave_sysclk      ; Nios         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                             ; altera_std_synchronizer              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                             ; altera_std_synchronizer              ; work         ;
;                |Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|                                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck                                                                                                                        ; Nios_cpu_cpu_debug_slave_tck         ; Nios         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                   ; altera_std_synchronizer              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                   ; altera_std_synchronizer              ; work         ;
;                |sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy|                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy                                                                                                                                  ; sld_virtual_jtag_basic               ; work         ;
;             |Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|                                                           ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                            ; Nios_cpu_cpu_nios2_avalon_reg        ; Nios         ;
;             |Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break|                                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break                                                                                                                                                                                              ; Nios_cpu_cpu_nios2_oci_break         ; Nios         ;
;             |Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|                                                             ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug                                                                                                                                                                                              ; Nios_cpu_cpu_nios2_oci_debug         ; Nios         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                          ; altera_std_synchronizer              ; work         ;
;             |Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|                                                                   ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem                                                                                                                                                                                                    ; Nios_cpu_cpu_nios2_ocimem            ; Nios         ;
;                |Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram                                                                                                                                       ; Nios_cpu_cpu_ociram_sp_ram_module    ; Nios         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                             ; altsyncram                           ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                              ; altsyncram_ac71                      ; work         ;
;          |Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a                                                                                                                                                                                                                                             ; Nios_cpu_cpu_register_bank_a_module  ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                           ; work         ;
;                |altsyncram_fic1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                    ; altsyncram_fic1                      ; work         ;
;          |Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b                                                                                                                                                                                                                                             ; Nios_cpu_cpu_register_bank_b_module  ; Nios         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                           ; work         ;
;                |altsyncram_fic1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                    ; altsyncram_fic1                      ; work         ;
;    |Nios_jtag_uart:jtag_uart|                                                                                                           ; 143 (39)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                   ; Nios_jtag_uart                       ; Nios         ;
;       |Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r                                                                                                                                                                                                                                                               ; Nios_jtag_uart_scfifo_r              ; Nios         ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                  ; scfifo                               ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                       ; scfifo_jr21                          ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                  ; a_dpfifo_l011                        ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                          ; a_fefifo_7cf                         ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                     ; cntr_do7                             ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                          ; altsyncram_nio1                      ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                            ; cntr_1ob                             ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                  ; cntr_1ob                             ; work         ;
;       |Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w                                                                                                                                                                                                                                                               ; Nios_jtag_uart_scfifo_w              ; Nios         ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                  ; scfifo                               ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                       ; scfifo_jr21                          ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                  ; a_dpfifo_l011                        ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                          ; a_fefifo_7cf                         ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                     ; cntr_do7                             ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                          ; altsyncram_nio1                      ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                            ; cntr_1ob                             ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                  ; cntr_1ob                             ; work         ;
;       |alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|                                                                              ; 53 (53)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                ; alt_jtag_atlantic                    ; work         ;
;    |Nios_mm_interconnect_0:mm_interconnect_0|                                                                                           ; 373 (0)             ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                   ; Nios_mm_interconnect_0               ; Nios         ;
;       |Nios_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                      ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                        ; Nios_mm_interconnect_0_cmd_demux     ; Nios         ;
;       |Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                ; Nios_mm_interconnect_0_cmd_demux_001 ; Nios         ;
;       |Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                  ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                    ; Nios_mm_interconnect_0_cmd_mux_002   ; Nios         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator             ; Nios         ;
;       |Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                  ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                    ; Nios_mm_interconnect_0_cmd_mux_002   ; Nios         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator             ; Nios         ;
;       |Nios_mm_interconnect_0_router:router|                                                                                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router                                                                                                                                                                                                                                                              ; Nios_mm_interconnect_0_router        ; Nios         ;
;       |Nios_mm_interconnect_0_router_001:router_001|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                      ; Nios_mm_interconnect_0_router_001    ; Nios         ;
;       |Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                ; Nios_mm_interconnect_0_rsp_demux_002 ; Nios         ;
;       |Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                ; Nios_mm_interconnect_0_rsp_demux_002 ; Nios         ;
;       |Nios_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                          ; 79 (79)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                            ; Nios_mm_interconnect_0_rsp_mux       ; Nios         ;
;       |Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                  ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                    ; Nios_mm_interconnect_0_rsp_mux_001   ; Nios         ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                ; Nios         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                ; Nios         ;
;       |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                ; Nios         ;
;       |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                ; Nios         ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                        ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                ; Nios         ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent           ; Nios         ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent            ; Nios         ;
;       |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent            ; Nios         ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator       ; Nios         ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator       ; Nios         ;
;       |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator       ; Nios         ;
;       |altera_merlin_slave_translator:pio_led_s1_translator|                                                                            ; 7 (7)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator       ; Nios         ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator       ; Nios         ;
;       |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                           ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter        ; Nios         ;
;       |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                    ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter        ; Nios         ;
;    |Nios_onchip_ram:onchip_ram|                                                                                                         ; 3 (1)               ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                 ; Nios_onchip_ram                      ; Nios         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 2 (0)               ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                       ; altsyncram                           ; work         ;
;          |altsyncram_9dg1:auto_generated|                                                                                               ; 2 (0)               ; 1 (1)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_9dg1                      ; work         ;
;             |decode_jsa:decode3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                     ; decode_jsa                           ; work         ;
;    |Nios_pio_led:pio_led|                                                                                                               ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|Nios_pio_led:pio_led                                                                                                                                                                                                                                                                                                                       ; Nios_pio_led                         ; Nios         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller              ; Nios         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer            ; Nios         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer            ; Nios         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3gc1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                ;
; Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                ;
; Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                ;
; Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; Nios_onchip_ram.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |Nios                                                                                                                                                                                                                                                                     ; ../qsys/Nios.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_cpu:cpu                                                                                                                                                                                                                                                        ; ../qsys/Nios.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu                                                                                                                                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht                                                                                                                                                                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag                                                                                                                                                                                        ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim                                                                                                                                                                                  ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data                                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag                                                                                                                                                                                        ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b                                                                                                                                                                      ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci                                                                                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug                                                                                                                       ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace|Nios_cpu_cpu_nios2_oci_td_mode:Nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode                                              ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo|Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo|Nios_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_cpu_cpu_nios2_oci_fifo_cnt_inc                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo|Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_im:the_Nios_cpu_cpu_nios2_oci_im                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_itrace:the_Nios_cpu_cpu_nios2_oci_itrace                                                                                                                     ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_pib:the_Nios_cpu_cpu_nios2_oci_pib                                                                                                                           ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk                                                                                                                         ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem                                                                                                                             ;                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram                                                                ;                   ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                            ; ../qsys/Nios.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                        ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                         ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                     ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                           ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                      ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                        ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                   ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                              ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                    ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                          ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                           ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                      ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                                                              ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                         ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                    ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                            ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                       ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router                                                                                                                                                                                       ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002                                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_003                                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004                                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_005                                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_006                                                                                                                                                                               ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                 ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                         ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                         ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                     ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                             ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                        ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                   ; ../qsys/Nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                              ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_onchip_ram:onchip_ram                                                                                                                                                                                                                                          ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_pio_led:pio_led                                                                                                                                                                                                                                                ; ../qsys/Nios.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |Nios|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; ../qsys/Nios.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A          ; |Nios|Nios_sysid:sysid                                                                                                                                                                                                                                                    ; ../qsys/Nios.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                              ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                               ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,2,4..6,8,9,14,15,17,20,22..25,27,28,31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[18..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_im:the_Nios_cpu_cpu_nios2_oci_im|trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_im:the_Nios_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0,2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][76]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][75]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][75]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                          ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                          ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                            ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][60]                                                                                                                            ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][54]                                                                                                                            ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                           ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                           ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                           ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,3,7,10..13,16,18,19,21,26,29]                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_badaddr_reg_baddr[0..16]                                                                                                                                                                       ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                          ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                               ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                              ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                              ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                      ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                       ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                              ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[2]                                                                                                                 ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[1]                                                                                                                 ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][77]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                           ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                           ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                           ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                   ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][95]                                                                                                                         ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                            ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][60]                                                                                                                            ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][54]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                            ; Merged with Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][54]                                                                                                                            ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                  ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[1,5..9,11..17]                                                                                                                                                              ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break|trigger_state                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][54]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break|trigbrktype                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][94]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][94]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize.001 ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 378                                                                                                                                                                                        ;                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                         ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                           ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                           ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                           ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                          ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][54],                                                                                                                           ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                       ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][54],                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                 ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                   ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                   ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                   ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                 ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                   ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                   ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                   ;
;                                                                                                                                                                                                                              ;                           ; Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                     ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                          ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                 ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                         ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                   ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                   ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                     ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break|trigbrktype                                                                      ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                    ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                               ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break|trigger_state                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                       ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                     ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                     ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                          ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][76]                                                                                                                          ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][75]                                                                                                                          ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][75]                                                                                                                            ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                 ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                 ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                   ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                         ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                         ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                           ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                         ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                           ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                          ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                           ; Stuck at GND              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                 ; Lost Fanouts              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                   ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                         ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                           ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                 ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][94]                                                                                                                          ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][94]                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                 ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                       ; Stuck at GND              ; Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][94]                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                ; Stuck at VCC              ; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                ; Stuck at VCC              ; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1917  ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 194   ;
; Number of registers using Asynchronous Clear ; 1583  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1393  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                    ; 31      ;
; Nios_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                         ; 5       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                            ; 11      ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                      ; 13      ;
; Nios_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                  ; 2       ;
; Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                ; 3       ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_pipe_flush_waddr[14]                                                                                                                                                                                                                                                                            ; 1       ;
; Nios_cpu:cpu|Nios_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                             ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Nios|Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_st_data[30]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_slow_inst_result[2]                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|d_writedata[23]                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                    ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|MonDReg[21]                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_inst_result[24]                                                                                                                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_inst_result[12]                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck|sr[30] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios|Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Nios|Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|MonAReg[9]                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_src2[14]                                                                                                                                                                                   ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|E_logic_result[11]                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|dc_data_wr_port_data[2]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|dc_data_wr_port_data[12]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios|Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router|src_channel[2]                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|D_src2_reg[23]                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Nios|Nios_cpu:cpu|Nios_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_onchip_ram:onchip_ram ;
+----------------+---------------------+----------------------------------+
; Parameter Name ; Value               ; Type                             ;
+----------------+---------------------+----------------------------------+
; INIT_FILE      ; Nios_onchip_ram.hex ; String                           ;
+----------------+---------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; Nios_onchip_ram.hex  ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_9dg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                     ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                     ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                     ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                     ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                     ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                     ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                     ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                     ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                               ;
; ADDR_W                    ; 18    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router|Nios_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_003|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_005|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_006|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                          ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                 ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                         ;
; Entity Instance            ; Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 10240                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router|Nios_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Nios_onchip_ram:onchip_ram" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; freeze ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic"                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_jtag_uart:jtag_uart"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Nios_cpu:cpu"                   ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 1832                        ;
;     CLR               ; 332                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 24                          ;
;     ENA               ; 139                         ;
;     ENA CLR           ; 1043                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 44                          ;
;     ENA CLR SLD       ; 92                          ;
;     ENA SLD           ; 13                          ;
;     SLD               ; 10                          ;
;     plain             ; 119                         ;
; cycloneiii_lcell_comb ; 2627                        ;
;     arith             ; 162                         ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 93                          ;
;     normal            ; 2465                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 713                         ;
;         4 data inputs ; 1450                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 297                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 05 19:01:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/bdf/nios_logic.bdf
    Info (12023): Found entity 1: Nios_logic
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/nios.v
    Info (12023): Found entity 1: Nios File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_irq_mapper.sv
    Info (12023): Found entity 1: Nios_irq_mapper File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_mm_interconnect_0 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_mm_interconnect_0_avalon_st_adapter File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_rsp_mux_001 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_rsp_mux File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_rsp_demux_002 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_rsp_demux File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_cmd_mux_002 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_cmd_mux File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_cmd_demux_001 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_cmd_demux File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_router_004_default_decode File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Nios_mm_interconnect_0_router_004 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_router_002_default_decode File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_mm_interconnect_0_router_002 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_router_001_default_decode File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Nios_mm_interconnect_0_router_001 File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_mm_interconnect_0_router_default_decode File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_mm_interconnect_0_router File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_sysid.v
    Info (12023): Found entity 1: Nios_sysid File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_pio_led.v
    Info (12023): Found entity 1: Nios_pio_led File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_onchip_ram.v
    Info (12023): Found entity 1: Nios_onchip_ram File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_jtag_uart.v
    Info (12023): Found entity 1: Nios_jtag_uart_sim_scfifo_w File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Nios_jtag_uart_scfifo_w File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Nios_jtag_uart_sim_scfifo_r File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Nios_jtag_uart_scfifo_r File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Nios_jtag_uart File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu.v
    Info (12023): Found entity 1: Nios_cpu File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu.v
    Info (12023): Found entity 1: Nios_cpu_cpu_ic_data_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: Nios_cpu_cpu_ic_tag_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: Nios_cpu_cpu_bht_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: Nios_cpu_cpu_register_bank_a_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: Nios_cpu_cpu_register_bank_b_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: Nios_cpu_cpu_dc_tag_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: Nios_cpu_cpu_dc_data_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: Nios_cpu_cpu_dc_victim_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: Nios_cpu_cpu_nios2_oci_debug File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: Nios_cpu_cpu_nios2_oci_break File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: Nios_cpu_cpu_nios2_oci_xbrk File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: Nios_cpu_cpu_nios2_oci_dbrk File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: Nios_cpu_cpu_nios2_oci_itrace File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: Nios_cpu_cpu_nios2_oci_td_mode File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: Nios_cpu_cpu_nios2_oci_dtrace File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: Nios_cpu_cpu_nios2_oci_fifo_cnt_inc File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: Nios_cpu_cpu_nios2_oci_fifo File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: Nios_cpu_cpu_nios2_oci_pib File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: Nios_cpu_cpu_nios2_oci_im File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: Nios_cpu_cpu_nios2_performance_monitors File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: Nios_cpu_cpu_nios2_avalon_reg File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: Nios_cpu_cpu_ociram_sp_ram_module File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: Nios_cpu_cpu_nios2_ocimem File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: Nios_cpu_cpu_nios2_oci File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: Nios_cpu_cpu File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Nios_cpu_cpu_debug_slave_sysclk File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Nios_cpu_cpu_debug_slave_tck File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Nios_cpu_cpu_debug_slave_wrapper File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: Nios_cpu_cpu_mult_cell File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /code-file/fpga/nios/qsys/nios/synthesis/submodules/nios_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: Nios_cpu_cpu_test_bench File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_test_bench.v Line: 21
Info (12127): Elaborating entity "Nios" for the top level hierarchy
Info (12128): Elaborating entity "Nios_cpu" for hierarchy "Nios_cpu:cpu" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 90
Info (12128): Elaborating entity "Nios_cpu_cpu" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu.v Line: 69
Info (12128): Elaborating entity "Nios_cpu_cpu_test_bench" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_test_bench:the_Nios_cpu_cpu_test_bench" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 5972
Info (12128): Elaborating entity "Nios_cpu_cpu_ic_data_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 6974
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_ic_tag_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 7040
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf
    Info (12023): Found entity 1: altsyncram_9ad1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_9ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9ad1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_bht_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 7238
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_register_bank_a_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 8195
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_register_bank_b_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 8213
Info (12128): Elaborating entity "Nios_cpu_cpu_mult_cell" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 8798
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v Line: 116
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v Line: 116
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: D:/code-file/FPGA/Nios/prj/db/altera_mult_add_vkp2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Nios_cpu_cpu_dc_tag_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 9220
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf
    Info (12023): Found entity 1: altsyncram_3gc1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_3gc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3gc1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3gc1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_dc_data_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 9286
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_dc_victim_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 9398
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 10151
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_debug" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_debug:the_Nios_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_break" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_break:the_Nios_cpu_cpu_nios2_oci_break" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_xbrk" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_xbrk:the_Nios_cpu_cpu_nios2_oci_xbrk" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_dbrk" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dbrk:the_Nios_cpu_cpu_nios2_oci_dbrk" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_itrace" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_itrace:the_Nios_cpu_cpu_nios2_oci_itrace" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_dtrace" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_td_mode" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_dtrace:the_Nios_cpu_cpu_nios2_oci_dtrace|Nios_cpu_cpu_nios2_oci_td_mode:Nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_fifo" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo|Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo|Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_fifo:the_Nios_cpu_cpu_nios2_oci_fifo|Nios_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_cpu_cpu_nios2_oci_fifo_cnt_inc" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_pib" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_pib:the_Nios_cpu_cpu_nios2_oci_pib" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_oci_im" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_oci_im:the_Nios_cpu_cpu_nios2_oci_im" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_avalon_reg" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_avalon_reg:the_Nios_cpu_cpu_nios2_avalon_reg" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "Nios_cpu_cpu_nios2_ocimem" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "Nios_cpu_cpu_ociram_sp_ram_module" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_cpu_cpu_debug_slave_wrapper" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "Nios_cpu_cpu_debug_slave_tck" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_tck:the_Nios_cpu_cpu_debug_slave_tck" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Nios_cpu_cpu_debug_slave_sysclk" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_sysclk:the_Nios_cpu_cpu_debug_slave_sysclk" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_debug_slave_wrapper:the_Nios_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_jtag_uart" for hierarchy "Nios_jtag_uart:jtag_uart" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 103
Info (12128): Elaborating entity "Nios_jtag_uart_scfifo_w" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/code-file/FPGA/Nios/prj/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/code-file/FPGA/Nios/prj/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/code-file/FPGA/Nios/prj/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/code-file/FPGA/Nios/prj/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/code-file/FPGA/Nios/prj/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/code-file/FPGA/Nios/prj/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/code-file/FPGA/Nios/prj/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "Nios_jtag_uart_scfifo_r" for hierarchy "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_onchip_ram" for hierarchy "Nios_onchip_ram:onchip_ram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v Line: 69
Info (12133): Instantiated megafunction "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_onchip_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Nios_onchip_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf
    Info (12023): Found entity 1: altsyncram_9dg1 File: D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_9dg1" for hierarchy "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/code-file/FPGA/Nios/prj/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|decode_jsa:decode3" File: D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: D:/code-file/FPGA/Nios/prj/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|mux_gob:mux2" File: D:/code-file/FPGA/Nios/prj/db/altsyncram_9dg1.tdf Line: 44
Info (12128): Elaborating entity "Nios_pio_led" for hierarchy "Nios_pio_led:pio_led" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 128
Info (12128): Elaborating entity "Nios_sysid" for hierarchy "Nios_sysid:sysid" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 135
Info (12128): Elaborating entity "Nios_mm_interconnect_0" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 183
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 505
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 565
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 629
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 693
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 821
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 885
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 966
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1047
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1131
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1172
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_default_decode" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router:router|Nios_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_001" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1704
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_001_default_decode" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_001:router_001|Nios_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_002" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_002_default_decode" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_002:router_002|Nios_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_004" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "Nios_mm_interconnect_0_router_004_default_decode" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_router_004:router_004|Nios_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1834
Info (12128): Elaborating entity "Nios_mm_interconnect_0_cmd_demux" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1925
Info (12128): Elaborating entity "Nios_mm_interconnect_0_cmd_demux_001" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1948
Info (12128): Elaborating entity "Nios_mm_interconnect_0_cmd_mux" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 1965
Info (12128): Elaborating entity "Nios_mm_interconnect_0_cmd_mux_002" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 2005
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_mm_interconnect_0_rsp_demux" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 2062
Info (12128): Elaborating entity "Nios_mm_interconnect_0_rsp_demux_002" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 2102
Info (12128): Elaborating entity "Nios_mm_interconnect_0_rsp_mux" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_mm_interconnect_0_rsp_mux_001" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 2206
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "Nios_mm_interconnect_0_avalon_st_adapter" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0.v Line: 2235
Info (12128): Elaborating entity "Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Nios_mm_interconnect_0:mm_interconnect_0|Nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Nios_irq_mapper" for hierarchy "Nios_irq_mapper:irq_mapper" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 190
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/Nios.v Line: 253
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_Nios_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.05.19:01:48 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/code-file/FPGA/Nios/prj/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: D:/code-file/FPGA/Nios/prj/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_mult_cell:the_Nios_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: D:/code-file/FPGA/Nios/prj/db/mult_j011.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/code-file/FPGA/Nios/qsys/Nios/synthesis/submodules/Nios_cpu_cpu.v Line: 5815
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/code-file/FPGA/Nios/prj/output_files/Nios.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3991 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 3673 logic cells
    Info (21064): Implemented 297 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4971 megabytes
    Info: Processing ended: Wed Apr 05 19:02:13 2023
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/code-file/FPGA/Nios/prj/output_files/Nios.map.smsg.


