{:input (genetic.crossover/dumb-crossover 1594061482 (genetic.mutation/change-constant-value 831427508 (genetic.mutation/change-constant-value 1188062121 (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif")))))) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_27, \\wire:missing_edge , \\wire2_:missing , wire4_40, \\wire5_:missing , wire6_47, \\wire8_:missing , \\wire24_48_50_32_22_29_9_:missing_42_37 , wire10_53, wire12_28, wire13_34, wire15_53, wire16_46, wire17_53, wire18_53);\n  wire \\:missing_edge ;\n  input wire0_27;\n  wire wire0_27;\n  output wire10_53;\n  wire wire10_53;\n  output wire12_28;\n  wire wire12_28;\n  output wire13_34;\n  wire wire13_34;\n  output wire15_53;\n  wire wire15_53;\n  output wire16_46;\n  wire wire16_46;\n  output wire17_53;\n  wire wire17_53;\n  output wire18_53;\n  wire wire18_53;\n  wire wire20_23;\n  wire wire20_24;\n  wire wire20_53;\n  wire wire21_25;\n  wire wire21_28;\n  wire wire21_30;\n  wire wire21_32;\n  wire wire21_33;\n  wire wire21_35;\n  wire wire21_41;\n  wire wire21_43;\n  wire wire21_44;\n  wire wire21_46;\n  wire wire21_49;\n  wire wire21_51;\n  wire wire21_53;\n  wire \\wire21_:missing ;\n  input \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  wire \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire30_31;\n  wire wire33_34;\n  wire wire38_39;\n  wire \\wire43_:missing ;\n  input wire4_40;\n  wire wire4_40;\n  wire \\wire51_:missing ;\n  wire wire54;\n  wire \\wire55_:missing ;\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  input wire6_47;\n  wire wire6_47;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire20_23 = 4'h8 >> { wire20_24, wire20_53 };\n  assign \\wire21_:missing  = 4'h8 >> { wire21_32, wire21_53 };\n  assign \\wire55_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire10_53 = 1'h0;\n  assign wire54 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire51_:missing  = wire21_51;\n  assign \\wire:missing_edge  = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign \\wire:missing_edge  = wire21_49;\n  assign \\wire:missing_48  = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign \\wire:missing_47  = wire6_47;\n  assign wire16_46 = wire21_46;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_44  = wire21_44;\n  assign \\wire43_:missing  = wire21_43;\n  assign \\wire:missing_42  = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign \\wire:missing_edge  = wire21_41;\n  assign \\wire:missing_40  = wire4_40;\n  assign \\wire:missing_39  = wire38_39;\n  assign wire38_39 = \\wire:missing_edge ;\n  assign \\wire:missing_37  = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_35  = wire21_35;\n  assign wire13_34 = wire33_34;\n  assign wire33_34 = wire21_33;\n  assign wire21_32 = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign \\wire:missing_31  = wire30_31;\n  assign wire30_31 = wire21_30;\n  assign \\wire:missing_29  = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign wire12_28 = wire21_28;\n  assign \\wire:missing_27  = wire0_27;\n  assign \\wire:missing_26  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire21_25;\n  assign wire20_24 = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  assign \\wire:missing_edge  = wire20_23;\n  assign \\wire:missing_edge  = \\wire24_48_50_32_22_29_9_:missing_42_37 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:3.1-108.10\" *)\nmodule postsynth(wire0_27, \\wire:missing_edge , \\wire2_:missing , wire4_40, \\wire5_:missing , wire6_47, \\wire8_:missing , \\wire24_48_50_32_22_29_9_:missing_42_37 , wire10_53, wire12_28, wire13_34, wire15_53, wire16_46, wire17_53, wire18_53);\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:5.9-5.17\" *)\n  input wire0_27;\n  wire wire0_27;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:7.10-7.19\" *)\n  output wire10_53;\n  wire wire10_53;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:9.10-9.19\" *)\n  output wire12_28;\n  wire wire12_28;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:11.10-11.19\" *)\n  output wire13_34;\n  wire wire13_34;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:13.10-13.19\" *)\n  output wire15_53;\n  wire wire15_53;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:15.10-15.19\" *)\n  output wire16_46;\n  wire wire16_46;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:17.10-17.19\" *)\n  output wire17_53;\n  wire wire17_53;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:19.10-19.19\" *)\n  output wire18_53;\n  wire wire18_53;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:21.8-21.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:22.8-22.17\" *)\n  wire wire20_24;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:24.8-24.17\" *)\n  wire wire21_25;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:25.8-25.17\" *)\n  wire wire21_28;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:27.8-27.17\" *)\n  wire wire21_32;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:28.8-28.17\" *)\n  wire wire21_33;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:30.8-30.17\" *)\n  wire wire21_41;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:33.8-33.17\" *)\n  wire wire21_46;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:34.8-34.17\" *)\n  wire wire21_49;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:38.9-38.48\" *)\n  input \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  wire \\wire24_48_50_32_22_29_9_:missing_42_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:40.9-40.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:43.8-43.17\" *)\n  wire wire33_34;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:44.8-44.17\" *)\n  wire wire38_39;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:46.9-46.17\" *)\n  input wire4_40;\n  wire wire4_40;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:49.8-49.14\" *)\n  wire wire54;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:50.8-50.24\" *)\n  wire \\wire55_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:51.9-51.24\" *)\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:53.9-53.17\" *)\n  input wire6_47;\n  wire wire6_47;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:55.9-55.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:57.8-57.24\" *)\n  wire \\wire:missing_26 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:58.8-58.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:59.8-59.24\" *)\n  wire \\wire:missing_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:62.8-62.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:63.8-63.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:64.8-64.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:65.8-65.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:67.8-67.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:68.8-68.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/CDE948CB.v:69.9-69.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_53 = 1'h0;\n  assign wire12_28 = 1'hx;\n  assign wire13_34 = 1'hx;\n  assign wire15_53 = 1'hx;\n  assign wire16_46 = 1'hx;\n  assign wire17_53 = 1'hx;\n  assign wire18_53 = 1'hx;\n  assign wire20_23 = 1'h1;\n  assign wire20_24 = 1'h1;\n  assign wire21_25 = 1'h1;\n  assign wire21_28 = 1'hx;\n  assign wire21_32 = 1'h1;\n  assign wire21_33 = 1'hx;\n  assign wire21_41 = 1'h1;\n  assign wire21_46 = 1'hx;\n  assign wire21_49 = 1'h1;\n  assign \\wire24_48_50_32_22_29_9_:missing_42_37  = 1'h1;\n  assign wire33_34 = 1'hx;\n  assign wire38_39 = 1'h1;\n  assign wire54 = 1'h1;\n  assign \\wire55_:missing  = 1'h1;\n  assign \\wire:missing_26  = 1'h1;\n  assign \\wire:missing_27  = wire0_27;\n  assign \\wire:missing_29  = 1'h1;\n  assign \\wire:missing_37  = 1'h1;\n  assign \\wire:missing_39  = 1'h1;\n  assign \\wire:missing_40  = wire4_40;\n  assign \\wire:missing_42  = 1'h1;\n  assign \\wire:missing_47  = wire6_47;\n  assign \\wire:missing_48  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf/src/top.v'.\nSBY 23:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] Copy '/tmp/fuzzmount745B5940/CDE948CB.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf/src/CDE948CB.v'.\nSBY 23:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] Copy '/tmp/fuzzmount745B5940/CDE948CB.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf/src/CDE948CB.post.v'.\nSBY 23:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: abc pdr\nSBY 23:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: /tmp/fuzzmount745B5940/top.v:33: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/CDE948CB.v:71$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/CDE948CB.v:71$65.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire presynth.\\wire18_53 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire presynth.\\wire17_53 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire presynth.\\wire16_46 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire presynth.\\wire15_53 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire presynth.\\wire13_34 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire presynth.\\wire12_28 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:48:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:48:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] base: finished (returncode=0)\nSBY 23:48:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire presynth.\\wire18_53 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire presynth.\\wire17_53 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire presynth.\\wire16_46 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire presynth.\\wire15_53 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire presynth.\\wire13_34 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire presynth.\\wire12_28 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:48:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] aig: finished (returncode=0)\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: Warning: The network has no constraints.\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: finished (returncode=0)\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] engine_0: Status returned by engine: FAIL\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf'.\nSBY 23:48:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkuyd0grf] DONE (FAIL, rc=2)\n", :err ""}}}