TimeQuest Timing Analyzer report for top
Thu Jul 30 13:51:32 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 14. Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 17. Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 20. Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 32. Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 35. Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 38. Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Multicorner Timing Analysis Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Jul 30 13:51:31 2020 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { up_clocks_0|DE_Clock_Generator_System|pll|clk[2] } ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 35.67 MHz  ; 35.67 MHz       ; CLOCK_50                                         ;      ;
; 89.97 MHz  ; 89.97 MHz       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;      ;
; 214.96 MHz ; 214.96 MHz      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -8.032 ; -124.127      ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.191  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 9.517  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -2.279 ; -38.224       ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.445  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.445  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 8.889  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.889  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 18.889 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.032 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 28.073     ;
; -8.030 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.072     ;
; -7.987 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 28.028     ;
; -7.934 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.975     ;
; -7.927 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.969     ;
; -7.927 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.969     ;
; -7.925 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.968     ;
; -7.925 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.968     ;
; -7.882 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.924     ;
; -7.882 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.924     ;
; -7.864 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.906     ;
; -7.862 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.905     ;
; -7.844 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.886     ;
; -7.844 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.886     ;
; -7.842 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.885     ;
; -7.842 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.885     ;
; -7.829 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.871     ;
; -7.829 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.871     ;
; -7.819 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.861     ;
; -7.799 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.841     ;
; -7.799 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.841     ;
; -7.766 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.808     ;
; -7.746 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.788     ;
; -7.746 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.788     ;
; -7.742 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.784     ;
; -7.740 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.783     ;
; -7.713 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.754     ;
; -7.711 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.753     ;
; -7.697 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.739     ;
; -7.668 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.709     ;
; -7.654 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.696     ;
; -7.652 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.695     ;
; -7.644 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.686     ;
; -7.615 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.656     ;
; -7.609 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.651     ;
; -7.556 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.598     ;
; -7.471 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.513     ;
; -7.366 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.409     ;
; -7.366 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.409     ;
; -7.303 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.346     ;
; -7.283 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.326     ;
; -7.283 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.326     ;
; -7.247 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.288     ;
; -7.245 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.287     ;
; -7.202 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.243     ;
; -7.181 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.224     ;
; -7.152 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.194     ;
; -7.149 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 27.190     ;
; -7.093 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.136     ;
; -7.036 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.078     ;
; -7.034 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 27.077     ;
; -6.991 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 27.033     ;
; -6.938 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.980     ;
; -6.885 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.926     ;
; -6.883 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.925     ;
; -6.852 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.893     ;
; -6.850 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.892     ;
; -6.840 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.881     ;
; -6.807 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.848     ;
; -6.787 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.828     ;
; -6.754 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.795     ;
; -6.686 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.728     ;
; -6.669 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.710     ;
; -6.667 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.709     ;
; -6.624 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.665     ;
; -6.571 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 26.612     ;
; -6.475 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.518     ;
; -6.324 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.366     ;
; -6.291 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.333     ;
; -6.273 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.315     ;
; -6.168 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.211     ;
; -6.168 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.211     ;
; -6.108 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 26.150     ;
; -6.105 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.148     ;
; -6.085 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.128     ;
; -6.085 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.128     ;
; -5.983 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 26.026     ;
; -5.954 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.996     ;
; -5.895 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.938     ;
; -5.538 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 25.579     ;
; -5.536 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.578     ;
; -5.493 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 25.534     ;
; -5.488 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.530     ;
; -5.440 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 25.481     ;
; -5.378 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.420     ;
; -5.365 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.407     ;
; -5.277 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.320     ;
; -5.273 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.316     ;
; -5.273 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.316     ;
; -5.260 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.303     ;
; -5.260 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.303     ;
; -5.210 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.253     ;
; -5.197 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.240     ;
; -5.190 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.233     ;
; -5.190 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.233     ;
; -5.177 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.220     ;
; -5.177 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.220     ;
; -5.126 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.168     ;
; -5.093 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 25.135     ;
; -5.088 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 25.131     ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[37] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.191 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 6.096      ;
; 8.547 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.746     ; 5.745      ;
; 8.547 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.746     ; 5.745      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[37] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.746 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 5.524      ;
; 8.824 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.739     ; 5.475      ;
; 8.831 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.739     ; 5.468      ;
; 8.832 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.746     ; 5.460      ;
; 8.832 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.746     ; 5.460      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[36] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.751     ; 5.402      ;
; 8.885 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.170     ; 10.856     ;
; 8.921 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.170     ; 10.820     ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.085 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.217      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.202      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.202      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.202      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.202      ;
; 9.095 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.202      ;
; 9.101 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.196      ;
; 9.101 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.196      ;
; 9.101 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.196      ;
; 9.101 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.196      ;
; 9.101 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.196      ;
; 9.102 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.173      ;
; 9.102 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.173      ;
; 9.109 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.188      ;
; 9.109 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.188      ;
; 9.125 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.172      ;
; 9.125 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.741     ; 5.172      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.155 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.736     ; 5.147      ;
; 9.379 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.756     ; 4.903      ;
; 9.386 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.756     ; 4.896      ;
; 9.387 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.888      ;
; 9.387 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.888      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[36] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.440 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.768     ; 4.830      ;
; 9.533 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.167     ; 10.211     ;
; 9.535 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.170     ; 10.206     ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.640 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.753     ; 4.645      ;
; 9.650 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.630      ;
; 9.650 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.630      ;
; 9.650 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.630      ;
; 9.650 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.630      ;
; 9.650 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.630      ;
; 9.653 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[6]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.178     ; 10.080     ;
; 9.656 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.624      ;
; 9.656 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.624      ;
; 9.656 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.624      ;
; 9.656 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.624      ;
; 9.656 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.624      ;
; 9.664 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.616      ;
; 9.664 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.616      ;
; 9.680 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.758     ; 4.600      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                     ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 9.517  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.765      ;
; 9.517  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.765      ;
; 9.517  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.765      ;
; 9.517  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.765      ;
; 9.517  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.765      ;
; 9.556  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.726      ;
; 9.556  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.726      ;
; 9.556  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.726      ;
; 9.556  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.726      ;
; 9.556  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.726      ;
; 9.674  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.608      ;
; 9.674  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.608      ;
; 9.674  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.608      ;
; 9.674  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.608      ;
; 9.674  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.608      ;
; 9.821  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.461      ;
; 9.821  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.461      ;
; 9.821  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.461      ;
; 9.821  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.461      ;
; 9.821  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 7.461      ;
; 9.933  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.352      ;
; 9.933  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.352      ;
; 9.933  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.352      ;
; 9.933  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.352      ;
; 9.933  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.352      ;
; 9.972  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.313      ;
; 9.972  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.313      ;
; 9.972  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.313      ;
; 9.972  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.313      ;
; 9.972  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.313      ;
; 10.090 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.195      ;
; 10.090 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.195      ;
; 10.090 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.195      ;
; 10.090 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.195      ;
; 10.090 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.195      ;
; 10.237 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.048      ;
; 10.237 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.048      ;
; 10.237 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.048      ;
; 10.237 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.048      ;
; 10.237 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 7.048      ;
; 10.448 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.834      ;
; 10.448 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.834      ;
; 10.448 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.834      ;
; 10.448 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.834      ;
; 10.448 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.834      ;
; 10.461 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.821      ;
; 10.461 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.821      ;
; 10.461 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.821      ;
; 10.461 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.821      ;
; 10.461 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.821      ;
; 10.728 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.554      ;
; 10.728 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.554      ;
; 10.728 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.554      ;
; 10.728 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.554      ;
; 10.728 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.554      ;
; 10.796 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.486      ;
; 10.796 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.486      ;
; 10.796 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.486      ;
; 10.796 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.486      ;
; 10.796 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.486      ;
; 10.864 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.421      ;
; 10.864 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.421      ;
; 10.864 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.421      ;
; 10.864 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.421      ;
; 10.864 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.421      ;
; 10.877 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.408      ;
; 10.877 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.408      ;
; 10.877 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.408      ;
; 10.877 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.408      ;
; 10.877 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.408      ;
; 11.055 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.228      ;
; 11.055 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.228      ;
; 11.055 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.228      ;
; 11.055 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.228      ;
; 11.055 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.228      ;
; 11.064 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.219      ;
; 11.064 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.219      ;
; 11.064 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.219      ;
; 11.064 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.219      ;
; 11.064 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.219      ;
; 11.144 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.141      ;
; 11.144 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.141      ;
; 11.144 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.141      ;
; 11.144 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.141      ;
; 11.144 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.141      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.073      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.073      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.073      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.073      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.753     ; 6.073      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.069      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.069      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.069      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.069      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.755     ; 6.069      ;
; 11.220 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.062      ;
; 11.220 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.062      ;
; 11.220 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.062      ;
; 11.220 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.062      ;
; 11.220 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.756     ; 6.062      ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.279 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[6]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.280      ;
; -2.279 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[6]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.280      ;
; -2.020 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[0]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.539      ;
; -2.020 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[0]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.539      ;
; -2.015 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[4]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.544      ;
; -2.015 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[7]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.544      ;
; -2.015 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[4]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.544      ;
; -2.015 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[7]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.544      ;
; -2.014 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[5]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.545      ;
; -2.014 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[1]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.545      ;
; -2.014 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[5]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.545      ;
; -2.014 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[1]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.545      ;
; -2.011 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[8]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.548      ;
; -2.011 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[8]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.548      ;
; -1.930 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[2]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.629      ;
; -1.930 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[2]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.629      ;
; -1.928 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[3]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.631      ;
; -1.928 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[9]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.631      ;
; -1.928 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[3]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.631      ;
; -1.928 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[9]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.273      ; 3.631      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[0]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[1]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[2]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[3]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[4]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[5]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[6]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[7]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[9]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[8]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[0]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[1]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[2]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[3]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[4]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[5]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[6]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[7]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[9]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; -1.807 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[8]     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.274      ; 3.753      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[2]     ; gpu:integrated_graphics|vga640x480:vga|v_count[2]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[6]     ; gpu:integrated_graphics|vga640x480:vga|v_count[6]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[5]     ; gpu:integrated_graphics|vga640x480:vga|v_count[5]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[1]     ; gpu:integrated_graphics|vga640x480:vga|v_count[1]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[4]     ; gpu:integrated_graphics|vga640x480:vga|v_count[4]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[7]     ; gpu:integrated_graphics|vga640x480:vga|v_count[7]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[8]     ; gpu:integrated_graphics|vga640x480:vga|v_count[8]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[3]     ; gpu:integrated_graphics|vga640x480:vga|v_count[3]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[0]     ; gpu:integrated_graphics|vga640x480:vga|v_count[0]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[9]     ; gpu:integrated_graphics|vga640x480:vga|v_count[9]     ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|state.STATE_DIVIDE           ; numericaldisplay:display|state.STATE_DIVIDE           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|display_number_index[0]      ; numericaldisplay:display|display_number_index[0]      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|display_number_index[1]      ; numericaldisplay:display|display_number_index[1]      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|display_number_index[2]      ; numericaldisplay:display|display_number_index[2]      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000011                                        ; state.00000011                                        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_write_state.RAM_WRITE_DONE                        ; ram_write_state.RAM_WRITE_DONE                        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000000                                        ; state.00000000                                        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000001                                        ; state.00000001                                        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_write_state.WRITE_TO_RAM                          ; ram_write_state.WRITE_TO_RAM                          ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdram_controller_wr_n_i                               ; sdram_controller_wr_n_i                               ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_state.LATCH_RAM_READ_ADDRESS                 ; ram_read_state.LATCH_RAM_READ_ADDRESS                 ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdram_controller_rd_n_i                               ; sdram_controller_rd_n_i                               ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_state.START_READ_FROM_RAM                    ; ram_read_state.START_READ_FROM_RAM                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_state.WAIT_FOR_RAM_READ                      ; ram_read_state.WAIT_FOR_RAM_READ                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000100                                        ; state.00000100                                        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.615  ; number_to_show[14]                                    ; numericaldisplay:display|number_to_show_reg[14]       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.617  ; number_to_show[12]                                    ; numericaldisplay:display|number_to_show_reg[12]       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.617  ; number_to_show[4]                                     ; numericaldisplay:display|number_to_show_reg[4]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.903      ;
; 0.623  ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; ram_write_state.WRITE_TO_RAM                          ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.625  ; number_to_show[16]                                    ; numericaldisplay:display|number_to_show_reg[16]       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.629  ; operand1[5]                                           ; registers[1][5]                                       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; ram_stabilization_counter[7]                          ; ram_stabilization_counter[7]                          ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.633  ; registers[8][26]                                      ; number_to_show[26]                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.640  ; state.00000010                                        ; state.00000011                                        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.641  ; operand_byte_index[7]                                 ; operand_byte_index[7]                                 ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.642  ; registers[8][31]                                      ; number_to_show[31]                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.666  ; numericaldisplay:display|state.STATE_DIVIDE           ; numericaldisplay:display|display_number_index[2]      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.764  ; numericaldisplay:display|display_numbers_buffer[3][0] ; numericaldisplay:display|display_numbers[3][0]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.764  ; numericaldisplay:display|display_numbers_buffer[3][2] ; numericaldisplay:display|display_numbers[3][2]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.765  ; number_to_show[15]                                    ; numericaldisplay:display|number_to_show_reg[15]       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.768  ; operand1[12]                                          ; registers[8][12]                                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.770  ; operand1[16]                                          ; operand1[8]                                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.770  ; number_to_show[10]                                    ; numericaldisplay:display|number_to_show_reg[10]       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.776  ; operand1[10]                                          ; operand1[2]                                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.795  ; numericaldisplay:display|display_numbers_buffer[2][2] ; numericaldisplay:display|display_numbers[2][2]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.798  ; operand1[13]                                          ; operand1[5]                                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.798  ; numericaldisplay:display|display_numbers_buffer[2][0] ; numericaldisplay:display|display_numbers[2][0]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.849  ; number_to_show[5]                                     ; numericaldisplay:display|number_to_show_reg[5]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.135      ;
; 0.932  ; numericaldisplay:display|display_numbers_buffer[3][1] ; numericaldisplay:display|display_numbers[3][1]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.218      ;
; 0.938  ; operand1[9]                                           ; operand1[1]                                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.940  ; operand1[19]                                          ; operand1[11]                                          ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.226      ;
; 0.945  ; ram_read_data[2]                                      ; operand2[26]                                          ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.953  ; numericaldisplay:display|number_to_show_reg[1]        ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.239      ;
; 0.960  ; registers[3][2]                                       ; shadow_registers[3][2]                                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.245      ;
; 0.961  ; registers[4][30]                                      ; shadow_registers[4][30]                               ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.961  ; number_to_show[1]                                     ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.962  ; registers[7][3]                                       ; shadow_registers[7][3]                                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.249      ;
; 0.962  ; numericaldisplay:display|display_numbers_buffer[2][1] ; numericaldisplay:display|display_numbers[2][1]        ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.248      ;
; 0.964  ; registers[1][20]                                      ; shadow_registers[1][20]                               ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.249      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.619 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.628 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.635 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.664 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.667 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.669 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.670 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.956      ;
; 0.693 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.979      ;
; 0.694 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.980      ;
; 0.788 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.074      ;
; 0.791 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.077      ;
; 0.799 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.085      ;
; 0.805 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.837 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.123      ;
; 0.860 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.146      ;
; 0.861 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.147      ;
; 0.864 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.149      ;
; 0.866 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.152      ;
; 0.894 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.179      ;
; 0.896 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.181      ;
; 0.897 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.182      ;
; 0.902 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000100                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.006      ; 1.194      ;
; 0.907 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.193      ;
; 0.923 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000010                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.209      ;
; 0.923 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000010                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.209      ;
; 0.932 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.218      ;
; 0.935 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.221      ;
; 0.956 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.242      ;
; 0.956 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.242      ;
; 0.961 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.247      ;
; 0.967 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.253      ;
; 0.975 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.261      ;
; 1.003 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.289      ;
; 1.018 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.304      ;
; 1.035 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.321      ;
; 1.036 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.322      ;
; 1.036 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.322      ;
; 1.040 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.326      ;
; 1.040 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.326      ;
; 1.040 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.326      ;
; 1.041 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.327      ;
; 1.044 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.330      ;
; 1.057 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.343      ;
; 1.057 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.343      ;
; 1.058 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.344      ;
; 1.059 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.345      ;
; 1.156 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.441      ;
; 1.156 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.441      ;
; 1.159 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.446      ;
; 1.167 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 1.450      ;
; 1.172 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.459      ;
; 1.180 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.467      ;
; 1.183 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.469      ;
; 1.189 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.475      ;
; 1.190 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.100000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.476      ;
; 1.204 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.490      ;
; 1.205 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.491      ;
; 1.207 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.492      ;
; 1.216 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.502      ;
; 1.240 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.527      ;
; 1.249 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.536      ;
; 1.251 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.007      ; 1.544      ;
; 1.252 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.539      ;
; 1.260 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.546      ;
; 1.260 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.003      ; 1.549      ;
; 1.263 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.549      ;
; 1.265 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.551      ;
; 1.265 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.551      ;
; 1.266 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.552      ;
; 1.266 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[3]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.552      ;
; 1.266 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.552      ;
; 1.272 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.559      ;
; 1.281 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.566      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.445 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.639 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.641 ; gpu:integrated_graphics|current_row[4]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.646 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.983 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.269      ;
; 0.986 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.272      ;
; 0.988 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[0]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.275      ;
; 0.992 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.278      ;
; 0.992 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.278      ;
; 1.018 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.304      ;
; 1.019 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.305      ;
; 1.030 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.316      ;
; 1.032 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.318      ;
; 1.032 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.318      ;
; 1.032 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.318      ;
; 1.034 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.320      ;
; 1.043 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.329      ;
; 1.048 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.334      ;
; 1.287 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.573      ;
; 1.415 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.701      ;
; 1.418 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.704      ;
; 1.420 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.706      ;
; 1.420 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.706      ;
; 1.421 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.707      ;
; 1.451 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.737      ;
; 1.452 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.738      ;
; 1.462 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.748      ;
; 1.463 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.749      ;
; 1.465 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.751      ;
; 1.465 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.751      ;
; 1.481 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.767      ;
; 1.495 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.781      ;
; 1.498 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.784      ;
; 1.500 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.786      ;
; 1.500 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.786      ;
; 1.501 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.787      ;
; 1.521 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.807      ;
; 1.525 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.811      ;
; 1.532 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.818      ;
; 1.542 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.828      ;
; 1.543 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.829      ;
; 1.561 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.847      ;
; 1.561 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.847      ;
; 1.561 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.847      ;
; 1.561 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.847      ;
; 1.569 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.855      ;
; 1.569 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.855      ;
; 1.569 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.855      ;
; 1.569 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.855      ;
; 1.569 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.855      ;
; 1.573 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.859      ;
; 1.578 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.864      ;
; 1.578 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.864      ;
; 1.580 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.866      ;
; 1.581 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.867      ;
; 1.601 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.887      ;
; 1.605 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.891      ;
; 1.612 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.898      ;
; 1.622 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.908      ;
; 1.639 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.925      ;
; 1.658 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.944      ;
; 1.681 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.967      ;
; 1.702 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.988      ;
; 1.717 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.003      ;
; 1.719 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.005      ;
; 1.754 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.040      ;
; 1.761 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.047      ;
; 1.797 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.083      ;
; 1.834 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.120      ;
; 1.876 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.162      ;
; 1.956 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.242      ;
; 2.185 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.471      ;
; 2.332 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.618      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.420 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.706      ;
; 2.422 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.708      ;
; 2.422 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.708      ;
; 2.452 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.738      ;
; 2.471 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.757      ;
; 2.476 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.762      ;
; 2.484 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.770      ;
; 2.529 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.815      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.605 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.891      ;
; 2.614 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.900      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 9.477  ; 9.477  ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 9.477  ; 9.477  ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 12.637 ; 12.637 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 12.637 ; 12.637 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -9.612 ; -9.612 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -9.612 ; -9.612 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -3.769  ; -3.769  ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -3.769  ; -3.769  ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.244  ; -4.244  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -10.501 ; -10.501 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -10.501 ; -10.501 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 11.432  ; 11.432  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 11.432  ; 11.432  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 7.844  ; 7.844  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 7.439  ; 7.439  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 7.478  ; 7.478  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 7.782  ; 7.782  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 7.821  ; 7.821  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 7.838  ; 7.838  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 7.841  ; 7.841  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 7.844  ; 7.844  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 8.099  ; 8.099  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 8.043  ; 8.043  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 8.059  ; 8.059  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 8.034  ; 8.034  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 8.064  ; 8.064  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 8.099  ; 8.099  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 8.089  ; 8.089  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 9.831  ; 9.831  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 9.824  ; 9.824  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 9.032  ; 9.032  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 9.723  ; 9.723  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 9.835  ; 9.835  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 10.054 ; 10.054 ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 10.272 ; 10.272 ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 10.065 ; 10.065 ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 10.082 ; 10.082 ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 9.792  ; 9.792  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 9.665  ; 9.665  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 9.735  ; 9.735  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 10.272 ; 10.272 ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 11.817 ; 11.817 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 11.817 ; 11.817 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 11.189 ; 11.189 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 11.514 ; 11.514 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 11.474 ; 11.474 ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 11.507 ; 11.507 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 11.817 ; 11.817 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 9.915  ; 9.915  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 11.855 ; 11.855 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 12.099 ; 12.099 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 12.086 ; 12.086 ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 9.883  ; 9.883  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.428  ; 1.428  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.428  ; 1.428  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 41.022 ; 41.022 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 41.022 ; 41.022 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 40.394 ; 40.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 40.719 ; 40.719 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 40.679 ; 40.679 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 40.712 ; 40.712 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 41.022 ; 41.022 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 22.908 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 41.060 ; 41.060 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 41.304 ; 41.304 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 41.291 ; 41.291 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 22.908 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 7.033  ; 7.033  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 7.033  ; 7.033  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 7.065  ; 7.065  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 7.402  ; 7.402  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 7.400  ; 7.400  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 7.418  ; 7.418  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 7.420  ; 7.420  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 7.655  ; 7.655  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 7.690  ; 7.690  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 7.668  ; 7.668  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 7.655  ; 7.655  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 7.661  ; 7.661  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 7.680  ; 7.680  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 7.707  ; 7.707  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 7.693  ; 7.693  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 8.685  ; 8.685  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 9.452  ; 9.452  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 9.435  ; 9.435  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 8.685  ; 8.685  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 9.346  ; 9.346  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 9.455  ; 9.455  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 9.798  ; 9.798  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 9.667  ; 9.667  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 9.310  ; 9.310  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 9.708  ; 9.708  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 9.918  ; 9.918  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 9.630  ; 9.630  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 9.331  ; 9.331  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 9.310  ; 9.310  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 9.573  ; 9.573  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 10.110 ; 10.110 ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 9.621  ; 9.621  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 10.249 ; 10.249 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 9.621  ; 9.621  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 9.946  ; 9.946  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 9.906  ; 9.906  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 9.939  ; 9.939  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 10.548 ; 10.548 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 9.939  ; 9.939  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 10.249 ; 10.249 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 10.548 ; 10.548 ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 8.683  ; 8.683  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 10.287 ; 10.287 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 10.287 ; 10.287 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 10.531 ; 10.531 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 10.548 ; 10.548 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 10.518 ; 10.518 ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 9.056  ; 9.056  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.404 ; -0.404 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.428  ; 1.428  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.428  ; 1.428  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 28.839 ; 28.839 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 29.467 ; 29.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 28.839 ; 28.839 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 29.164 ; 29.164 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 29.124 ; 29.124 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 29.157 ; 29.157 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 29.766 ; 29.766 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 29.157 ; 29.157 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 29.467 ; 29.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 29.766 ; 29.766 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 22.908 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 29.505 ; 29.505 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 29.505 ; 29.505 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 29.749 ; 29.749 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 29.766 ; 29.766 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 29.736 ; 29.736 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 22.908 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 3.707  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 12.575 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 14.984 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -1.978 ; -36.552       ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.215  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.215  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.000  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9.000  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 19.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                               ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 3.707  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000001                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.385      ;
; 3.708  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000000                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.384      ;
; 3.765  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_complete                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.057      ; 1.324      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[0]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[1]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[2]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[3]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[4]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[5]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[6]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.853  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[7]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 1.238      ;
; 3.914  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WRITE_TO_RAM                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.188      ;
; 3.920  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.182      ;
; 3.990  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.LATCH_RAM_READ_ADDRESS                 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.056      ; 1.098      ;
; 4.000  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[4]                                                                                                                   ; ram_read_data[4]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.209      ; 1.241      ;
; 4.026  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WRITE_TO_RAM                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.076      ;
; 4.032  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[5]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.058      ; 1.058      ;
; 4.032  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[0]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.058      ; 1.058      ;
; 4.032  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[4]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.058      ; 1.058      ;
; 4.032  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.070      ;
; 4.111  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[6]                                                                                                                   ; ram_read_data[6]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.211      ; 1.132      ;
; 4.118  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[5]                                                                                                                   ; ram_read_data[5]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.209      ; 1.123      ;
; 4.125  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[7]                                                                                                                   ; ram_read_data[7]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.211      ; 1.118      ;
; 4.128  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[1]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.964      ;
; 4.128  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[2]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.964      ;
; 4.128  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[6]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.964      ;
; 4.207  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[3]                                                                                                                   ; ram_read_data[3]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.221      ; 1.046      ;
; 4.214  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[7]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.878      ;
; 4.214  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[3]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.878      ;
; 4.221  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[1]                                                                                                                   ; ram_read_data[1]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.227      ; 1.038      ;
; 4.290  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[0]                                                                                                                   ; ram_read_data[0]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.225      ; 0.967      ;
; 4.348  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[2]                                                                                                                   ; ram_read_data[2]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.221      ; 0.905      ;
; 4.394  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.WAIT_FOR_RAM_READ                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.061      ; 0.699      ;
; 9.982  ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 10.052     ;
; 9.993  ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 10.041     ;
; 9.995  ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 10.039     ;
; 10.007 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 10.028     ;
; 10.008 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 10.027     ;
; 10.012 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 10.022     ;
; 10.018 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 10.017     ;
; 10.019 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 10.016     ;
; 10.020 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 10.015     ;
; 10.021 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 10.014     ;
; 10.037 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.998      ;
; 10.038 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.997      ;
; 10.041 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.994      ;
; 10.051 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.984      ;
; 10.052 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.983      ;
; 10.052 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.983      ;
; 10.054 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.981      ;
; 10.062 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.973      ;
; 10.063 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.972      ;
; 10.063 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.972      ;
; 10.064 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.971      ;
; 10.065 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.970      ;
; 10.071 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.964      ;
; 10.074 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.961      ;
; 10.076 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.959      ;
; 10.081 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.954      ;
; 10.082 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.953      ;
; 10.091 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.944      ;
; 10.093 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.942      ;
; 10.095 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.940      ;
; 10.102 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.933      ;
; 10.104 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.931      ;
; 10.106 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.929      ;
; 10.108 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.927      ;
; 10.121 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.914      ;
; 10.125 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.910      ;
; 10.191 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.843      ;
; 10.216 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.819      ;
; 10.217 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.818      ;
; 10.250 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.785      ;
; 10.260 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.775      ;
; 10.261 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.773      ;
; 10.261 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.774      ;
; 10.272 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.763      ;
; 10.272 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.762      ;
; 10.274 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.760      ;
; 10.291 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.743      ;
; 10.300 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.735      ;
; 10.304 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.731      ;
; 10.340 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.695      ;
; 10.351 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.684      ;
; 10.353 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.682      ;
; 10.370 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.665      ;
; 10.389 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.645      ;
; 10.400 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.634      ;
; 10.402 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.632      ;
; 10.407 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.628      ;
; 10.418 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.617      ;
; 10.419 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.615      ;
; 10.420 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.615      ;
; 10.437 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.598      ;
; 10.470 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.564      ;
; 10.488 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.546      ;
; 10.499 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.535      ;
; 10.501 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.533      ;
; 10.518 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.002      ; 9.516      ;
; 10.549 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.003      ; 9.486      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                             ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.575 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.396      ;
; 12.717 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.259      ;
; 12.717 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.259      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.791 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 2.168      ;
; 12.815 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.049     ; 2.168      ;
; 12.823 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.153      ;
; 12.823 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 2.153      ;
; 12.824 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.049     ; 2.159      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.842 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 2.129      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.910 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.075      ;
; 12.920 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.061      ;
; 12.920 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.061      ;
; 12.920 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.061      ;
; 12.920 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.061      ;
; 12.920 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.061      ;
; 12.923 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.058      ;
; 12.923 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.058      ;
; 12.923 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.058      ;
; 12.923 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.058      ;
; 12.923 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.058      ;
; 12.927 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.054      ;
; 12.927 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.054      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.930 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.047     ; 2.055      ;
; 12.933 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.068     ; 2.031      ;
; 12.933 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.068     ; 2.031      ;
; 12.937 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.044      ;
; 12.937 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.051     ; 2.044      ;
; 13.031 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.940      ;
; 13.039 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.068     ; 1.925      ;
; 13.039 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.068     ; 1.925      ;
; 13.040 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.931      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.058 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.073     ; 1.901      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.126 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.847      ;
; 13.136 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.833      ;
; 13.136 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.833      ;
; 13.136 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.833      ;
; 13.136 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.833      ;
; 13.136 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.833      ;
; 13.139 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.830      ;
; 13.139 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.830      ;
; 13.139 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.830      ;
; 13.139 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.830      ;
; 13.139 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.830      ;
; 13.143 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.826      ;
; 13.143 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.063     ; 1.826      ;
; 13.144 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.832      ;
; 13.144 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.832      ;
; 13.144 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.832      ;
; 13.144 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.832      ;
; 13.144 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.832      ;
; 13.144 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.056     ; 1.832      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                     ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 14.984 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.987      ;
; 14.984 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.987      ;
; 14.984 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.987      ;
; 14.984 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.987      ;
; 14.984 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.987      ;
; 15.005 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.966      ;
; 15.005 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.966      ;
; 15.005 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.966      ;
; 15.005 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.966      ;
; 15.005 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.966      ;
; 15.070 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.901      ;
; 15.070 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.901      ;
; 15.070 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.901      ;
; 15.070 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.901      ;
; 15.070 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.901      ;
; 15.114 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.860      ;
; 15.114 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.860      ;
; 15.114 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.860      ;
; 15.114 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.860      ;
; 15.114 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.860      ;
; 15.121 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.850      ;
; 15.121 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.850      ;
; 15.121 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.850      ;
; 15.121 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.850      ;
; 15.121 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.850      ;
; 15.135 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.839      ;
; 15.135 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.839      ;
; 15.135 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.839      ;
; 15.135 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.839      ;
; 15.135 ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.839      ;
; 15.200 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.774      ;
; 15.200 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.774      ;
; 15.200 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.774      ;
; 15.200 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.774      ;
; 15.200 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.774      ;
; 15.251 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.723      ;
; 15.251 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.723      ;
; 15.251 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.723      ;
; 15.251 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.723      ;
; 15.251 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.723      ;
; 15.387 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.584      ;
; 15.387 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.584      ;
; 15.387 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.584      ;
; 15.387 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.584      ;
; 15.387 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.584      ;
; 15.394 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.577      ;
; 15.394 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.577      ;
; 15.394 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.577      ;
; 15.394 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.577      ;
; 15.394 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.577      ;
; 15.499 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.472      ;
; 15.499 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.472      ;
; 15.499 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.472      ;
; 15.499 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.472      ;
; 15.499 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.472      ;
; 15.517 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.457      ;
; 15.517 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.457      ;
; 15.517 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.457      ;
; 15.517 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.457      ;
; 15.517 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.457      ;
; 15.524 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.450      ;
; 15.524 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.450      ;
; 15.524 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.450      ;
; 15.524 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.450      ;
; 15.524 ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.450      ;
; 15.540 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.431      ;
; 15.540 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.431      ;
; 15.540 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.431      ;
; 15.540 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.431      ;
; 15.540 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.431      ;
; 15.555 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.417      ;
; 15.555 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.417      ;
; 15.555 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.417      ;
; 15.555 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.417      ;
; 15.555 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.417      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.412      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.412      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.412      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.412      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.412      ;
; 15.629 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.345      ;
; 15.629 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.345      ;
; 15.629 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.345      ;
; 15.629 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.345      ;
; 15.629 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.345      ;
; 15.644 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.328      ;
; 15.644 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.328      ;
; 15.644 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.328      ;
; 15.644 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.328      ;
; 15.644 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.060     ; 2.328      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.301      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.301      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.301      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.301      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.061     ; 2.301      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.304      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.304      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.304      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.304      ;
; 15.670 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.058     ; 2.304      ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.978 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 1.910      ;
; -1.978 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 1.910      ;
; -1.907 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 1.980      ;
; -1.907 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 1.980      ;
; -1.906 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 1.981      ;
; -1.906 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 1.981      ;
; -1.900 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 1.987      ;
; -1.900 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 1.987      ;
; -1.879 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.009      ;
; -1.879 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 2.008      ;
; -1.879 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.009      ;
; -1.879 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 2.008      ;
; -1.877 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.011      ;
; -1.877 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.011      ;
; -1.877 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.011      ;
; -1.877 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.011      ;
; -1.875 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 2.012      ;
; -1.875 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 2.012      ;
; -1.874 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 2.013      ;
; -1.874 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.735      ; 2.013      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]      ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.736      ; 2.128      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[2]     ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[6]     ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[5]     ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[1]     ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[4]     ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[7]     ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[8]     ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[3]     ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[0]     ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[9]     ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|state.STATE_DIVIDE           ; numericaldisplay:display|state.STATE_DIVIDE       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|display_number_index[0]      ; numericaldisplay:display|display_number_index[0]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|display_number_index[1]      ; numericaldisplay:display|display_number_index[1]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|display_number_index[2]      ; numericaldisplay:display|display_number_index[2]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000011                                        ; state.00000011                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_write_state.RAM_WRITE_DONE                        ; ram_write_state.RAM_WRITE_DONE                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000000                                        ; state.00000000                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000001                                        ; state.00000001                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; ram_write_state.WAIT_FOR_RAM_WRITE                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_write_state.WRITE_TO_RAM                          ; ram_write_state.WRITE_TO_RAM                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdram_controller_wr_n_i                               ; sdram_controller_wr_n_i                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_state.LATCH_RAM_READ_ADDRESS                 ; ram_read_state.LATCH_RAM_READ_ADDRESS             ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdram_controller_rd_n_i                               ; sdram_controller_rd_n_i                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_state.START_READ_FROM_RAM                    ; ram_read_state.START_READ_FROM_RAM                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_state.WAIT_FOR_RAM_READ                      ; ram_read_state.WAIT_FOR_RAM_READ                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000100                                        ; state.00000100                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; number_to_show[14]                                    ; numericaldisplay:display|number_to_show_reg[14]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; number_to_show[12]                                    ; numericaldisplay:display|number_to_show_reg[12]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; number_to_show[4]                                     ; numericaldisplay:display|number_to_show_reg[4]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; operand1[5]                                           ; registers[1][5]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; ram_stabilization_counter[7]                          ; ram_stabilization_counter[7]                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; ram_write_state.WRITE_TO_RAM                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; registers[8][26]                                      ; number_to_show[26]                                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; number_to_show[16]                                    ; numericaldisplay:display|number_to_show_reg[16]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.248  ; operand_byte_index[7]                                 ; operand_byte_index[7]                             ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.251  ; registers[8][31]                                      ; number_to_show[31]                                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; state.00000010                                        ; state.00000011                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.262  ; numericaldisplay:display|state.STATE_DIVIDE           ; numericaldisplay:display|display_number_index[2]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.288  ; number_to_show[15]                                    ; numericaldisplay:display|number_to_show_reg[15]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.440      ;
; 0.291  ; number_to_show[10]                                    ; numericaldisplay:display|number_to_show_reg[10]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.314  ; operand1[16]                                          ; operand1[8]                                       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.314  ; numericaldisplay:display|display_numbers_buffer[3][2] ; numericaldisplay:display|display_numbers[3][2]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.315  ; numericaldisplay:display|display_numbers_buffer[3][0] ; numericaldisplay:display|display_numbers[3][0]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.319  ; operand1[10]                                          ; operand1[2]                                       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.321  ; number_to_show[5]                                     ; numericaldisplay:display|number_to_show_reg[5]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.325  ; operand1[12]                                          ; registers[8][12]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.329  ; operand1[13]                                          ; operand1[5]                                       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.331  ; numericaldisplay:display|display_numbers_buffer[2][2] ; numericaldisplay:display|display_numbers[2][2]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.335  ; numericaldisplay:display|display_numbers_buffer[2][0] ; numericaldisplay:display|display_numbers[2][0]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.355  ; number_to_show[1]                                     ; numericaldisplay:display|number_to_show_reg[1]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; number_to_show[0]                                     ; numericaldisplay:display|number_to_show_reg[0]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.360  ; operand1[4]                                           ; registers[1][4]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ram_stabilization_counter[2]                          ; ram_stabilization_counter[2]                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ram_stabilization_counter[4]                          ; ram_stabilization_counter[4]                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ram_stabilization_counter[6]                          ; ram_stabilization_counter[6]                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; numericaldisplay:display|display_numbers_buffer[3][1] ; numericaldisplay:display|display_numbers[3][1]    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; operand1[9]                                           ; operand1[1]                                       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; operand_byte_index[2]                                 ; operand_byte_index[2]                             ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; operand1[19]                                          ; operand1[11]                                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; registers[8][24]                                      ; number_to_show[24]                                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
+--------+-------------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.401      ;
; 0.263 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.418      ;
; 0.278 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.430      ;
; 0.279 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.431      ;
; 0.301 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.453      ;
; 0.307 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.459      ;
; 0.314 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.324 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.481      ;
; 0.344 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.495      ;
; 0.345 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000100                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.005      ; 0.502      ;
; 0.348 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.499      ;
; 0.349 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.500      ;
; 0.357 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.368 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.375 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.387 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.391 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.543      ;
; 0.393 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.546      ;
; 0.396 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.548      ;
; 0.397 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.549      ;
; 0.397 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.549      ;
; 0.397 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.549      ;
; 0.399 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.552      ;
; 0.401 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.402 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.554      ;
; 0.402 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.554      ;
; 0.403 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.555      ;
; 0.425 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.577      ;
; 0.426 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.578      ;
; 0.436 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000010                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.588      ;
; 0.436 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000010                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.588      ;
; 0.437 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.588      ;
; 0.438 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.589      ;
; 0.444 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.594      ;
; 0.446 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.597      ;
; 0.452 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.605      ;
; 0.457 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.457 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.007      ; 0.616      ;
; 0.461 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.100000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.614      ;
; 0.462 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.614      ;
; 0.462 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.614      ;
; 0.463 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.616      ;
; 0.465 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.002      ; 0.619      ;
; 0.465 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.618      ;
; 0.467 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.620      ;
; 0.468 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.620      ;
; 0.472 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.623      ;
; 0.478 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.002      ; 0.632      ;
; 0.496 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.001000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.649      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.652      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.652      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; gpu:integrated_graphics|current_row[4]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.364 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[0]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.535      ;
; 0.387 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.480 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.632      ;
; 0.502 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.508 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.660      ;
; 0.513 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.665      ;
; 0.516 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.668      ;
; 0.521 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.674      ;
; 0.527 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.679      ;
; 0.537 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.691      ;
; 0.539 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.692      ;
; 0.543 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.695      ;
; 0.548 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.700      ;
; 0.556 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.709      ;
; 0.561 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.715      ;
; 0.572 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.724      ;
; 0.574 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.726      ;
; 0.578 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.730      ;
; 0.583 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.735      ;
; 0.591 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.743      ;
; 0.596 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.748      ;
; 0.597 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.749      ;
; 0.598 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.752      ;
; 0.607 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.759      ;
; 0.615 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.767      ;
; 0.626 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.650 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.651 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.803      ;
; 0.658 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.658 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.658 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.658 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.663 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.815      ;
; 0.666 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.672 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.686 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.838      ;
; 0.707 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.859      ;
; 0.720 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.872      ;
; 0.755 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.907      ;
; 0.814 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.966      ;
; 0.864 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.016      ;
; 0.917 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.069      ;
; 0.931 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.933 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.085      ;
; 0.934 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.086      ;
; 0.949 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.101      ;
; 0.955 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.107      ;
; 0.955 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.107      ;
; 0.981 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.133      ;
; 0.984 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.136      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.002 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.154      ;
; 1.006 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.158      ;
; 1.025 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.177      ;
; 1.034 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.186      ;
; 1.037 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.189      ;
; 1.045 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.197      ;
; 1.045 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.197      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.165   ; 4.165   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.165   ; 4.165   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.165   ; 4.165   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.149   ; 4.149   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.119   ; 4.119   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 8.197   ; 8.197   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 8.197   ; 8.197   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -14.621 ; -14.621 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -14.621 ; -14.621 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -1.760 ; -1.760 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -1.760 ; -1.760 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -7.341 ; -7.341 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -7.341 ; -7.341 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 15.367 ; 15.367 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 15.367 ; 15.367 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 4.082  ; 4.082  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 3.897  ; 3.897  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 3.928  ; 3.928  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 4.052  ; 4.052  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 4.060  ; 4.060  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 4.082  ; 4.082  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 4.079  ; 4.079  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 4.080  ; 4.080  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 4.179  ; 4.179  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 4.167  ; 4.167  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 4.135  ; 4.135  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 4.120  ; 4.120  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 4.132  ; 4.132  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 4.151  ; 4.151  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 4.179  ; 4.179  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 4.175  ; 4.175  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 4.961  ; 4.961  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 4.830  ; 4.830  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 4.819  ; 4.819  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 4.611  ; 4.611  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 4.822  ; 4.822  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 4.961  ; 4.961  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 4.942  ; 4.942  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 5.046  ; 5.046  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 4.952  ; 4.952  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 5.046  ; 5.046  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 4.935  ; 4.935  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 4.707  ; 4.707  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 4.752  ; 4.752  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 4.829  ; 4.829  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 5.036  ; 5.036  ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 5.612  ; 5.612  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 5.612  ; 5.612  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 5.352  ; 5.352  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 5.490  ; 5.490  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 5.450  ; 5.450  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 5.729  ; 5.729  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 5.729  ; 5.729  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 5.484  ; 5.484  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 5.612  ; 5.612  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 5.729  ; 5.729  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 4.894  ; 4.894  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 5.729  ; 5.729  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 5.633  ; 5.633  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 5.712  ; 5.712  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 5.729  ; 5.729  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 5.699  ; 5.699  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 4.891  ; 4.891  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -2.051 ; -2.051 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -2.081 ; -2.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 27.855 ; 27.855 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 27.855 ; 27.855 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 27.595 ; 27.595 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 27.733 ; 27.733 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 27.693 ; 27.693 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 27.972 ; 27.972 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 27.972 ; 27.972 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 27.727 ; 27.727 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 27.855 ; 27.855 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 27.972 ; 27.972 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 21.120 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 27.972 ; 27.972 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 27.876 ; 27.876 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 27.955 ; 27.955 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 27.972 ; 27.972 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 27.942 ; 27.942 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 21.120 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 3.755  ; 3.755  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 3.755  ; 3.755  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 3.786  ; 3.786  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 3.910  ; 3.910  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 3.907  ; 3.907  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 3.927  ; 3.927  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 4.034  ; 4.034  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 4.005  ; 4.005  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 4.011  ; 4.011  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 4.027  ; 4.027  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 4.046  ; 4.046  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 4.490  ; 4.490  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 4.701  ; 4.701  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 4.689  ; 4.689  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 4.490  ; 4.490  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 4.700  ; 4.700  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 4.719  ; 4.719  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 4.840  ; 4.840  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 4.815  ; 4.815  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 4.830  ; 4.830  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 4.985  ; 4.985  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 4.876  ; 4.876  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 4.767  ; 4.767  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 4.976  ; 4.976  ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 4.805  ; 4.805  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 5.065  ; 5.065  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 4.805  ; 4.805  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 4.943  ; 4.943  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 4.903  ; 4.903  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 5.065  ; 5.065  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 4.467  ; 4.467  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 5.086  ; 5.086  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 5.086  ; 5.086  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 5.165  ; 5.165  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 5.152  ; 5.152  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 4.588  ; 4.588  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 23.424 ; 23.424 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 23.684 ; 23.684 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 23.424 ; 23.424 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 23.562 ; 23.562 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 23.522 ; 23.522 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 23.556 ; 23.556 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 23.801 ; 23.801 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 23.556 ; 23.556 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 23.684 ; 23.684 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 23.801 ; 23.801 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 21.120 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 23.705 ; 23.705 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 23.705 ; 23.705 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 23.784 ; 23.784 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 23.801 ; 23.801 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 23.771 ; 23.771 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 21.120 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.032   ; -2.279  ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                         ; -8.032   ; -2.279  ; N/A      ; N/A     ; 8.889               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.191    ; 0.215   ; N/A      ; N/A     ; 8.889               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 9.517    ; 0.215   ; N/A      ; N/A     ; 18.889              ;
; Design-wide TNS                                   ; -124.127 ; -38.224 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; -124.127 ; -38.224 ; N/A      ; N/A     ; 0.000               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 9.477  ; 9.477  ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 9.477  ; 9.477  ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 12.637 ; 12.637 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 12.637 ; 12.637 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -9.612 ; -9.612 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -9.612 ; -9.612 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -1.760 ; -1.760 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -1.760 ; -1.760 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -7.341 ; -7.341 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -7.341 ; -7.341 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 15.367 ; 15.367 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 15.367 ; 15.367 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 7.844  ; 7.844  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 7.439  ; 7.439  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 7.478  ; 7.478  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 7.782  ; 7.782  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 7.821  ; 7.821  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 7.838  ; 7.838  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 7.841  ; 7.841  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 7.844  ; 7.844  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 8.099  ; 8.099  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 8.043  ; 8.043  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 8.059  ; 8.059  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 8.034  ; 8.034  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 8.042  ; 8.042  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 8.064  ; 8.064  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 8.099  ; 8.099  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 8.089  ; 8.089  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 9.831  ; 9.831  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 9.824  ; 9.824  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 9.032  ; 9.032  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 9.723  ; 9.723  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 9.835  ; 9.835  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 10.177 ; 10.177 ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 10.054 ; 10.054 ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 10.272 ; 10.272 ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 10.065 ; 10.065 ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 10.082 ; 10.082 ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 9.792  ; 9.792  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 9.665  ; 9.665  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 9.735  ; 9.735  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 10.272 ; 10.272 ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 11.817 ; 11.817 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 11.817 ; 11.817 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 11.189 ; 11.189 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 11.514 ; 11.514 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 11.474 ; 11.474 ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 11.507 ; 11.507 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 11.817 ; 11.817 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 9.915  ; 9.915  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 11.855 ; 11.855 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 12.099 ; 12.099 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 12.116 ; 12.116 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 12.086 ; 12.086 ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 9.883  ; 9.883  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.434  ; 1.434  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.428  ; 1.428  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.428  ; 1.428  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.056  ; 1.056  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 41.022 ; 41.022 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 41.022 ; 41.022 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 40.394 ; 40.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 40.719 ; 40.719 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 40.679 ; 40.679 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 40.712 ; 40.712 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 41.022 ; 41.022 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 22.908 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 41.060 ; 41.060 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 41.304 ; 41.304 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 41.321 ; 41.321 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 41.291 ; 41.291 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 22.908 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 3.755  ; 3.755  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 3.755  ; 3.755  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 3.786  ; 3.786  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 3.910  ; 3.910  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 3.907  ; 3.907  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 3.927  ; 3.927  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 4.034  ; 4.034  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 4.005  ; 4.005  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 3.999  ; 3.999  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 4.011  ; 4.011  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 4.027  ; 4.027  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 4.046  ; 4.046  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 4.039  ; 4.039  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 4.490  ; 4.490  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 4.701  ; 4.701  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 4.689  ; 4.689  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 4.490  ; 4.490  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 4.700  ; 4.700  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 4.719  ; 4.719  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 4.840  ; 4.840  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 4.815  ; 4.815  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 4.830  ; 4.830  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 4.985  ; 4.985  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 4.876  ; 4.876  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 4.767  ; 4.767  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 4.976  ; 4.976  ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 4.805  ; 4.805  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 5.065  ; 5.065  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 4.805  ; 4.805  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 4.943  ; 4.943  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 4.903  ; 4.903  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 4.937  ; 4.937  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 5.065  ; 5.065  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 4.467  ; 4.467  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 5.086  ; 5.086  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 5.086  ; 5.086  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 5.165  ; 5.165  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 5.152  ; 5.152  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 4.588  ; 4.588  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.215 ; -1.215 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -1.373 ; -1.373 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 23.424 ; 23.424 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 23.684 ; 23.684 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 23.424 ; 23.424 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 23.562 ; 23.562 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 23.522 ; 23.522 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 23.556 ; 23.556 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 23.801 ; 23.801 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 23.556 ; 23.556 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 23.684 ; 23.684 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 23.801 ; 23.801 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 21.120 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 23.705 ; 23.705 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 23.705 ; 23.705 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 23.784 ; 23.784 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 23.801 ; 23.801 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 23.771 ; 23.771 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 21.120 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 48           ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50                                         ; 40           ; 40       ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192          ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9980         ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 1025         ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 279          ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 48           ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50                                         ; 40           ; 40       ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192          ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9980         ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 1025         ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 279          ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 1301  ; 1301 ;
; Unconstrained Output Ports      ; 78    ; 78   ;
; Unconstrained Output Port Paths ; 532   ; 532  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 30 13:51:29 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
    Info (332110): create_generated_clock -source {up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {up_clocks_0|DE_Clock_Generator_System|pll|clk[2]} {up_clocks_0|DE_Clock_Generator_System|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.032      -124.127 CLOCK_50 
    Info (332119):     8.191         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):     9.517         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is -2.279
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.279       -38.224 CLOCK_50 
    Info (332119):     0.445         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):     0.445         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 CLOCK_50 
    Info (332119):     8.889         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    18.889         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.707         0.000 CLOCK_50 
    Info (332119):    12.575         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    14.984         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.978
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.978       -36.552 CLOCK_50 
    Info (332119):     0.215         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):     0.215         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):     9.000         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    19.000         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 356 megabytes
    Info: Processing ended: Thu Jul 30 13:51:32 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


