Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jun 06 17:52:32 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Slave_Endpoint_top_control_sets_placed.rpt
| Design       : Slave_Endpoint_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | UART_RX_CTRL_inst/FSM_sequential_state[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                                   | rst_IBUF         |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                                                   |                  |                9 |             26 |
+----------------------+---------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


