<root><simulation><result_generated_time />2023-05-24 01:16:47<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 384}<im2col_enable />False<total_MAC_operation />677376<total_data_size_element />{'W': 3456, 'I': 98304, 'O': 75264}<total_data_reuse />{'W': 196, 'I': 6.890625, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 2), ('OY', 2)], []]<I />[[('OX', 7), ('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 2), ('OY', 2)], []]<O />[[('OX', 7), ('FY', 3)], [('OY', 7), ('FX', 3), ('OX', 2), ('OY', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 4, 1], 'I': [1.0, 6.12, 1.12, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [504, 2048, 2048], 'O': [56, 1568, 1568], 'O_partial': [56, 1568, 0], 'O_final': [0, 0, 1568]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.01, 0.0], 'I': [0.98, 0.01, 0.0], 'O': [0.11, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [504, 2048, 2048], 'O': [56, 784, 1568], 'O_partial': [56, 784, 0], 'O_final': [0, 0, 1568]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[96768, 13824], [1769472, 3456], [3456, 0]]<I />[[677376, 110592], [1769472, 98304], [98304, 0]]<O />[[(602112, 677376), (225792, 150528)], [(1204224, 1806336), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(602112, 677376), (225792, 150528)], [(1204224, 1806336), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12096, 1728], [110592, 216], [14, 0]]<I />[[84672, 13824], [110592, 6144], [384, 0]]<O />[[(75264, 84672), (28224, 18816)], [(75264, 112896), (4704, 0)], [(0, 294), (0, 0)]]<O_partial />[([75264, 84672], [28224, 18816]), ([75264, 112896], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [4704, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />677376<idle />86026752</mac_count></basic_info><energy><total_energy />5793809.4<mem_energy_breakdown><W />[0.0, 2918.3999999999996, 0.0]<I />[38.400000000000006, 3072.0, 499.20000000000005]<O />[76.80000000000001, 4723.200000000001, 384.0]</mem_energy_breakdown><MAC_energy><active_MAC />1480743.9<idle_MAC />4301337.6<total />5782081.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0065<utilization_without_data_loading />0.0078<utilization_spatial />0.0078<utilization_temporal_with_data_loading />0.8336<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />812544<latency_cycle_without_data_loading />677376<ideal_computing_cycle />677376<data_loading><load_cycle_total />135168<load_cycle_individual />{'W': [9216, 27648, 0], 'I': [24192, 98304, 0]}<load_cycle_combined />{'W': 27648, 'I': 98304}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-676992], [-620928, -519552], [-677376, -677376]], 'I': [[-676992], [-587136, -354816], [-677376, -677376]], 'O': [[-677376], [-645120, -580608], [-639744, -675072]]}<mem_stall_cycle_shared />{'W': [[-676992], [-620928, 0], [0, 0]], 'I': [[-676992], [-587136, 0], [0, 0]], 'O': [[-677376], [-645120, -580608], [-639744, -675072]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [504, 2048, 2048], 'O': [56, 1568, 1568], 'O_partial': [56, 1568, 0], 'O_final': [0, 0, 1568]}<data_size_each_level_total />{'W': [3072, 72, 72], 'I': [8064, 2048, 2048], 'O': [448, 1568, 1568]}<loop_cycles_each_level />{'W': [147, 1764, 1764], 'I': [147, 1764, 1764], 'O': [21, 1764, 1764]}<top_ir_loop_size />{'W': [7, 4, 1], 'I': [1, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 5.2], [5.2, 5.2]], 'I': [[8.0, 3.4], [54.9, 18.6], [18.6, 18.6]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 20.9], [20.9, 5.2]], 'I': [[8.0, 3.4], [54.9, 18.6], [18.6, 18.6]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 5.2], [5.2, 0]], 'I': [[8.0, 3.4], [54.9, 18.6], [18.6, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [104.2, 45.1], [23.8, 7.1]], 'I': [[8.0, 3.4], [104.2, 45.1], [23.8, 7.1]], 'O': [[8.0, 2.7], [104.2, 45.1], [23.8, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1764], [147, 147, 12], [1764, 1764, 1]], 'I': [[1, 1, 1764], [147, 147, 12], [1764, 1764, 1]], 'O': [[1, 1, 1764], [21, 21, 84], [1764, 1764, 1]]}<trans_time_real />{'W': [[0, 1, 1764], [[0, 147, 12], [24, 147, 12]], [[72, 1764, 1], [4, 1764, 1]]], 'I': [[0, 1, 1764], [[8, 147, 12], [63, 147, 12]], [[256, 1764, 1], [16, 1764, 1]]], 'O': [[0, 1, 1764], [[1, 21, 84], [4, 21, 84]], [[98, 1764, 1], [6, 1764, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -123], [-1692, -1760]], 'I': [[-1], [-139, -84], [-1508, -1748]], 'O': [[-1], [-20, -18], [-1666, -1758]]}<single_stall_count />{'W': [1763, 11, 0], 'I': [1763, 11, 0], 'O': [1764, 84, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [98, 0]}, 1: {'W': [264, 0], 'I': [693, 0], 'O': [336, 98]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1764, -1764], [-1666, -1764]], 1: [[-471, -1764], [-1428, -1666]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />113.5<mem_area />100.1<mem_area_percentage />88.2 %</area></results><elapsed_time_second />0.905</simulation></root>