// Seed: 189346414
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5,
    input wand id_6,
    output tri1 id_7,
    output wire id_8,
    input tri id_9,
    input tri id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri id_13,
    input tri id_14
);
  always begin : LABEL_0
    assert (1);
  end
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri id_3,
    output wand id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input tri0 id_11,
    output wand id_12,
    input wor id_13
);
  assign id_10 = id_11 + id_8 ? 1'b0 : 1;
  assign id_10 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_6,
      id_12,
      id_5,
      id_10,
      id_6,
      id_12,
      id_4,
      id_2,
      id_5,
      id_3,
      id_9,
      id_13,
      id_11
  );
endmodule
