$comment
	File created using the following command:
		vcd file SCOMP.msim.vcd -direction
$end
$date
	Sat Nov 13 15:55:30 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module scomp_system_vhd_vec_tst $end
$var wire 1 ! clock_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L I2CEN $end
$var wire 1 M KEY0 $end
$var wire 1 N KEY1 $end
$var wire 1 O LEDR [9] $end
$var wire 1 P LEDR [8] $end
$var wire 1 Q LEDR [7] $end
$var wire 1 R LEDR [6] $end
$var wire 1 S LEDR [5] $end
$var wire 1 T LEDR [4] $end
$var wire 1 U LEDR [3] $end
$var wire 1 V LEDR [2] $end
$var wire 1 W LEDR [1] $end
$var wire 1 X LEDR [0] $end
$var wire 1 Y PXL_SDA $end
$var wire 1 Z SCL $end
$var wire 1 [ SDA $end
$var wire 1 \ SW [9] $end
$var wire 1 ] SW [8] $end
$var wire 1 ^ SW [7] $end
$var wire 1 _ SW [6] $end
$var wire 1 ` SW [5] $end
$var wire 1 a SW [4] $end
$var wire 1 b SW [3] $end
$var wire 1 c SW [2] $end
$var wire 1 d SW [1] $end
$var wire 1 e SW [0] $end

$scope module i1 $end
$var wire 1 f gnd $end
$var wire 1 g vcc $end
$var wire 1 h unknown $end
$var wire 1 i devoe $end
$var wire 1 j devclrn $end
$var wire 1 k devpor $end
$var wire 1 l ww_devoe $end
$var wire 1 m ww_devclrn $end
$var wire 1 n ww_devpor $end
$var wire 1 o ww_I2CEN $end
$var wire 1 p ww_PXL_SDA $end
$var wire 1 q ww_clock_50 $end
$var wire 1 r ww_KEY0 $end
$var wire 1 s ww_SW [9] $end
$var wire 1 t ww_SW [8] $end
$var wire 1 u ww_SW [7] $end
$var wire 1 v ww_SW [6] $end
$var wire 1 w ww_SW [5] $end
$var wire 1 x ww_SW [4] $end
$var wire 1 y ww_SW [3] $end
$var wire 1 z ww_SW [2] $end
$var wire 1 { ww_SW [1] $end
$var wire 1 | ww_SW [0] $end
$var wire 1 } ww_HEX0 [6] $end
$var wire 1 ~ ww_HEX0 [5] $end
$var wire 1 !! ww_HEX0 [4] $end
$var wire 1 "! ww_HEX0 [3] $end
$var wire 1 #! ww_HEX0 [2] $end
$var wire 1 $! ww_HEX0 [1] $end
$var wire 1 %! ww_HEX0 [0] $end
$var wire 1 &! ww_HEX1 [6] $end
$var wire 1 '! ww_HEX1 [5] $end
$var wire 1 (! ww_HEX1 [4] $end
$var wire 1 )! ww_HEX1 [3] $end
$var wire 1 *! ww_HEX1 [2] $end
$var wire 1 +! ww_HEX1 [1] $end
$var wire 1 ,! ww_HEX1 [0] $end
$var wire 1 -! ww_HEX2 [6] $end
$var wire 1 .! ww_HEX2 [5] $end
$var wire 1 /! ww_HEX2 [4] $end
$var wire 1 0! ww_HEX2 [3] $end
$var wire 1 1! ww_HEX2 [2] $end
$var wire 1 2! ww_HEX2 [1] $end
$var wire 1 3! ww_HEX2 [0] $end
$var wire 1 4! ww_HEX3 [6] $end
$var wire 1 5! ww_HEX3 [5] $end
$var wire 1 6! ww_HEX3 [4] $end
$var wire 1 7! ww_HEX3 [3] $end
$var wire 1 8! ww_HEX3 [2] $end
$var wire 1 9! ww_HEX3 [1] $end
$var wire 1 :! ww_HEX3 [0] $end
$var wire 1 ;! ww_HEX4 [6] $end
$var wire 1 <! ww_HEX4 [5] $end
$var wire 1 =! ww_HEX4 [4] $end
$var wire 1 >! ww_HEX4 [3] $end
$var wire 1 ?! ww_HEX4 [2] $end
$var wire 1 @! ww_HEX4 [1] $end
$var wire 1 A! ww_HEX4 [0] $end
$var wire 1 B! ww_HEX5 [6] $end
$var wire 1 C! ww_HEX5 [5] $end
$var wire 1 D! ww_HEX5 [4] $end
$var wire 1 E! ww_HEX5 [3] $end
$var wire 1 F! ww_HEX5 [2] $end
$var wire 1 G! ww_HEX5 [1] $end
$var wire 1 H! ww_HEX5 [0] $end
$var wire 1 I! ww_LEDR [9] $end
$var wire 1 J! ww_LEDR [8] $end
$var wire 1 K! ww_LEDR [7] $end
$var wire 1 L! ww_LEDR [6] $end
$var wire 1 M! ww_LEDR [5] $end
$var wire 1 N! ww_LEDR [4] $end
$var wire 1 O! ww_LEDR [3] $end
$var wire 1 P! ww_LEDR [2] $end
$var wire 1 Q! ww_LEDR [1] $end
$var wire 1 R! ww_LEDR [0] $end
$var wire 1 S! ww_KEY1 $end
$var wire 1 T! \inst1|altpll_component|auto_generated|pll1_INCLK_bus\ [1] $end
$var wire 1 U! \inst1|altpll_component|auto_generated|pll1_INCLK_bus\ [0] $end
$var wire 1 V! \inst1|altpll_component|auto_generated|pll1_CLK_bus\ [4] $end
$var wire 1 W! \inst1|altpll_component|auto_generated|pll1_CLK_bus\ [3] $end
$var wire 1 X! \inst1|altpll_component|auto_generated|pll1_CLK_bus\ [2] $end
$var wire 1 Y! \inst1|altpll_component|auto_generated|pll1_CLK_bus\ [1] $end
$var wire 1 Z! \inst1|altpll_component|auto_generated|pll1_CLK_bus\ [0] $end
$var wire 1 [! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [3] $end
$var wire 1 \! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [2] $end
$var wire 1 ]! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [1] $end
$var wire 1 ^! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 _! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [10] $end
$var wire 1 `! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [9] $end
$var wire 1 a! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [8] $end
$var wire 1 b! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [7] $end
$var wire 1 c! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [6] $end
$var wire 1 d! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 e! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 f! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 g! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 h! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 i! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 j! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [3] $end
$var wire 1 k! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [2] $end
$var wire 1 l! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [1] $end
$var wire 1 m! \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 n! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [3] $end
$var wire 1 o! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [2] $end
$var wire 1 p! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [1] $end
$var wire 1 q! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 r! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 s! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 t! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 u! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 v! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 w! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 x! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 y! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 z! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 {! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 |! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 }! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [3] $end
$var wire 1 ~! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [2] $end
$var wire 1 !" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [1] $end
$var wire 1 "" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 #" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 $" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 %" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 &" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 '" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 (" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 )" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 *" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 +" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 ," \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 -" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 ." \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 /" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 0" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 1" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 2" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 3" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 4" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 5" \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 6" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ [3] $end
$var wire 1 7" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ [2] $end
$var wire 1 8" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ [1] $end
$var wire 1 9" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 :" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [10] $end
$var wire 1 ;" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [9] $end
$var wire 1 <" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [8] $end
$var wire 1 =" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [7] $end
$var wire 1 >" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [6] $end
$var wire 1 ?" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 @" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 A" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 B" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 C" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 D" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 E" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [3] $end
$var wire 1 F" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [2] $end
$var wire 1 G" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [1] $end
$var wire 1 H" \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 I" \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 J" \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 K" \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 L" \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 M" \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 N" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 O" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 P" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 Q" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 R" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 S" \inst14|inst13~clkctrl_INCLK_bus\ [3] $end
$var wire 1 T" \inst14|inst13~clkctrl_INCLK_bus\ [2] $end
$var wire 1 U" \inst14|inst13~clkctrl_INCLK_bus\ [1] $end
$var wire 1 V" \inst14|inst13~clkctrl_INCLK_bus\ [0] $end
$var wire 1 W" \inst5|clock_32Hz~clkctrl_INCLK_bus\ [3] $end
$var wire 1 X" \inst5|clock_32Hz~clkctrl_INCLK_bus\ [2] $end
$var wire 1 Y" \inst5|clock_32Hz~clkctrl_INCLK_bus\ [1] $end
$var wire 1 Z" \inst5|clock_32Hz~clkctrl_INCLK_bus\ [0] $end
$var wire 1 [" \inst5|clock_100kHz~clkctrl_INCLK_bus\ [3] $end
$var wire 1 \" \inst5|clock_100kHz~clkctrl_INCLK_bus\ [2] $end
$var wire 1 ]" \inst5|clock_100kHz~clkctrl_INCLK_bus\ [1] $end
$var wire 1 ^" \inst5|clock_100kHz~clkctrl_INCLK_bus\ [0] $end
$var wire 1 _" \inst14|inst|data_clk~clkctrl_INCLK_bus\ [3] $end
$var wire 1 `" \inst14|inst|data_clk~clkctrl_INCLK_bus\ [2] $end
$var wire 1 a" \inst14|inst|data_clk~clkctrl_INCLK_bus\ [1] $end
$var wire 1 b" \inst14|inst|data_clk~clkctrl_INCLK_bus\ [0] $end
$var wire 1 c" \inst9|inst7~clkctrl_INCLK_bus\ [3] $end
$var wire 1 d" \inst9|inst7~clkctrl_INCLK_bus\ [2] $end
$var wire 1 e" \inst9|inst7~clkctrl_INCLK_bus\ [1] $end
$var wire 1 f" \inst9|inst7~clkctrl_INCLK_bus\ [0] $end
$var wire 1 g" \inst12~clkctrl_INCLK_bus\ [3] $end
$var wire 1 h" \inst12~clkctrl_INCLK_bus\ [2] $end
$var wire 1 i" \inst12~clkctrl_INCLK_bus\ [1] $end
$var wire 1 j" \inst12~clkctrl_INCLK_bus\ [0] $end
$var wire 1 k" \inst11~clkctrl_INCLK_bus\ [3] $end
$var wire 1 l" \inst11~clkctrl_INCLK_bus\ [2] $end
$var wire 1 m" \inst11~clkctrl_INCLK_bus\ [1] $end
$var wire 1 n" \inst11~clkctrl_INCLK_bus\ [0] $end
$var wire 1 o" \inst14|inst12~clkctrl_INCLK_bus\ [3] $end
$var wire 1 p" \inst14|inst12~clkctrl_INCLK_bus\ [2] $end
$var wire 1 q" \inst14|inst12~clkctrl_INCLK_bus\ [1] $end
$var wire 1 r" \inst14|inst12~clkctrl_INCLK_bus\ [0] $end
$var wire 1 s" \inst14|inst14|data_out[7]~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 t" \inst14|inst14|data_out[7]~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 u" \inst14|inst14|data_out[7]~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 v" \inst14|inst14|data_out[7]~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 w" \inst3|TIMER_EN~clkctrl_INCLK_bus\ [3] $end
$var wire 1 x" \inst3|TIMER_EN~clkctrl_INCLK_bus\ [2] $end
$var wire 1 y" \inst3|TIMER_EN~clkctrl_INCLK_bus\ [1] $end
$var wire 1 z" \inst3|TIMER_EN~clkctrl_INCLK_bus\ [0] $end
$var wire 1 {" \inst9|inst8~clkctrl_INCLK_bus\ [3] $end
$var wire 1 |" \inst9|inst8~clkctrl_INCLK_bus\ [2] $end
$var wire 1 }" \inst9|inst8~clkctrl_INCLK_bus\ [1] $end
$var wire 1 ~" \inst9|inst8~clkctrl_INCLK_bus\ [0] $end
$var wire 1 !# \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ [3] $end
$var wire 1 "# \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ [2] $end
$var wire 1 ## \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ [1] $end
$var wire 1 $# \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ [0] $end
$var wire 1 %# \KEY1~input_o\ $end
$var wire 1 &# \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 '# \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 (# \~ALTERA_TMS~~ibuf_o\ $end
$var wire 1 )# \~ALTERA_TMS~~padout\ $end
$var wire 1 *# \~ALTERA_TCK~~ibuf_o\ $end
$var wire 1 +# \~ALTERA_TCK~~padout\ $end
$var wire 1 ,# \~ALTERA_TDI~~ibuf_o\ $end
$var wire 1 -# \~ALTERA_TDI~~padout\ $end
$var wire 1 .# \~ALTERA_TDO~~padout\ $end
$var wire 1 /# \~ALTERA_CONFIG_SEL~~ibuf_o\ $end
$var wire 1 0# \~ALTERA_CONFIG_SEL~~padout\ $end
$var wire 1 1# \~ALTERA_nCONFIG~~ibuf_o\ $end
$var wire 1 2# \~ALTERA_nCONFIG~~padout\ $end
$var wire 1 3# \~ALTERA_nSTATUS~~ibuf_o\ $end
$var wire 1 4# \~ALTERA_nSTATUS~~padout\ $end
$var wire 1 5# \~ALTERA_CONF_DONE~~ibuf_o\ $end
$var wire 1 6# \~ALTERA_CONF_DONE~~padout\ $end
$var wire 1 7# \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 8# \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 9# \~ALTERA_TDO~~obuf_o\ $end
$var wire 1 :# \KEY0~input_o\ $end
$var wire 1 ;# \clock_50~input_o\ $end
$var wire 1 <# \inst1|altpll_component|auto_generated|wire_pll1_fbout\ $end
$var wire 1 =# \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ $end
$var wire 1 ># \inst5|count_100kHz[0]~6_combout\ $end
$var wire 1 ?# \inst5|count_100kHz[3]~13\ $end
$var wire 1 @# \inst5|count_100kHz[4]~14_combout\ $end
$var wire 1 A# \inst5|count_100kHz[4]~15\ $end
$var wire 1 B# \inst5|count_100kHz[5]~16_combout\ $end
$var wire 1 C# \inst5|LessThan0~1_combout\ $end
$var wire 1 D# \inst5|count_100kHz[0]~7\ $end
$var wire 1 E# \inst5|count_100kHz[1]~8_combout\ $end
$var wire 1 F# \inst5|count_100kHz[1]~9\ $end
$var wire 1 G# \inst5|count_100kHz[2]~10_combout\ $end
$var wire 1 H# \inst5|count_100kHz[2]~11\ $end
$var wire 1 I# \inst5|count_100kHz[3]~12_combout\ $end
$var wire 1 J# \inst5|LessThan0~0_combout\ $end
$var wire 1 K# \inst5|clock_100kHz_int~0_combout\ $end
$var wire 1 L# \inst5|clock_100kHz_int~q\ $end
$var wire 1 M# \inst5|clock_100kHz~feeder_combout\ $end
$var wire 1 N# \inst5|clock_100kHz~q\ $end
$var wire 1 O# \inst5|clock_100kHz~clkctrl_outclk\ $end
$var wire 1 P# \SCL~input_o\ $end
$var wire 1 Q# \inst14|inst|count~1_combout\ $end
$var wire 1 R# \inst1|altpll_component|auto_generated|wire_pll1_locked\ $end
$var wire 1 S# \inst1|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ $end
$var wire 1 T# \inst1|altpll_component|auto_generated|pll_lock_sync~q\ $end
$var wire 1 U# \inst14|inst14|data_out[7]~0_combout\ $end
$var wire 1 V# \inst14|inst14|data_out[7]~0clkctrl_outclk\ $end
$var wire 1 W# \inst14|inst|stretch~0_combout\ $end
$var wire 1 X# \inst14|inst|stretch~q\ $end
$var wire 1 Y# \inst14|inst|count~0_combout\ $end
$var wire 1 Z# \inst14|inst|count[1]~feeder_combout\ $end
$var wire 1 [# \inst14|inst|data_clk~0_combout\ $end
$var wire 1 \# \inst14|inst|data_clk~q\ $end
$var wire 1 ]# \inst14|inst|data_clk~clkctrl_outclk\ $end
$var wire 1 ^# \inst14|inst14|prev_busy~q\ $end
$var wire 1 _# \inst14|inst14|state_machine~1_combout\ $end
$var wire 1 `# \inst14|inst14|state_machine~0_combout\ $end
$var wire 1 a# \inst|state.decode~feeder_combout\ $end
$var wire 1 b# \inst|state.decode~q\ $end
$var wire 1 c# \inst|state.init~feeder_combout\ $end
$var wire 1 d# \inst|state.init~q\ $end
$var wire 1 e# \inst|state~32_combout\ $end
$var wire 1 f# \inst|state~50_combout\ $end
$var wire 1 g# \inst|state.ex_return~q\ $end
$var wire 1 h# \inst|state~55_combout\ $end
$var wire 1 i# \inst|state.ex_call~q\ $end
$var wire 1 j# \inst|PC_stack[9][0]~1_combout\ $end
$var wire 1 k# \inst|PC_stack[9][6]~q\ $end
$var wire 1 l# \inst|Selector123~0_combout\ $end
$var wire 1 m# \inst|PC_stack[0][0]~0_combout\ $end
$var wire 1 n# \inst|PC_stack[8][6]~q\ $end
$var wire 1 o# \inst|Selector112~0_combout\ $end
$var wire 1 p# \inst|PC_stack[7][6]~q\ $end
$var wire 1 q# \inst|Selector101~0_combout\ $end
$var wire 1 r# \inst|PC_stack[6][6]~q\ $end
$var wire 1 s# \inst|Selector90~0_combout\ $end
$var wire 1 t# \inst|PC_stack[5][6]~q\ $end
$var wire 1 u# \inst|Selector79~0_combout\ $end
$var wire 1 v# \inst|PC_stack[4][6]~q\ $end
$var wire 1 w# \inst|Selector68~0_combout\ $end
$var wire 1 x# \inst|PC_stack[3][6]~q\ $end
$var wire 1 y# \inst|Selector57~0_combout\ $end
$var wire 1 z# \inst|PC_stack[2][6]~q\ $end
$var wire 1 {# \inst|Selector46~0_combout\ $end
$var wire 1 |# \inst|PC_stack[1][6]~q\ $end
$var wire 1 }# \inst|Selector35~0_combout\ $end
$var wire 1 ~# \inst|PC_stack[0][6]~q\ $end
$var wire 1 !$ \inst|Add0~0_combout\ $end
$var wire 1 "$ \inst|PC_stack[9][7]~q\ $end
$var wire 1 #$ \inst|Selector122~0_combout\ $end
$var wire 1 $$ \inst|PC_stack[8][7]~q\ $end
$var wire 1 %$ \inst|Selector111~0_combout\ $end
$var wire 1 &$ \inst|PC_stack[7][7]~q\ $end
$var wire 1 '$ \inst|Selector100~0_combout\ $end
$var wire 1 ($ \inst|PC_stack[6][7]~q\ $end
$var wire 1 )$ \inst|Selector89~0_combout\ $end
$var wire 1 *$ \inst|PC_stack[5][7]~q\ $end
$var wire 1 +$ \inst|Selector78~0_combout\ $end
$var wire 1 ,$ \inst|PC_stack[4][7]~q\ $end
$var wire 1 -$ \inst|Selector67~0_combout\ $end
$var wire 1 .$ \inst|PC_stack[3][7]~q\ $end
$var wire 1 /$ \inst|Selector56~0_combout\ $end
$var wire 1 0$ \inst|PC_stack[2][7]~q\ $end
$var wire 1 1$ \inst|Selector45~0_combout\ $end
$var wire 1 2$ \inst|PC_stack[1][7]~q\ $end
$var wire 1 3$ \inst|Selector34~0_combout\ $end
$var wire 1 4$ \inst|PC_stack[0][7]~q\ $end
$var wire 1 5$ \inst|Selector4~0_combout\ $end
$var wire 1 6$ \inst|Add0~13\ $end
$var wire 1 7$ \inst|Add0~14_combout\ $end
$var wire 1 8$ \inst|Selector4~1_combout\ $end
$var wire 1 9$ \inst|Selector4~2_combout\ $end
$var wire 1 :$ \inst|Add0~15\ $end
$var wire 1 ;$ \inst|Add0~16_combout\ $end
$var wire 1 <$ \inst|Add0~17\ $end
$var wire 1 =$ \inst|Add0~18_combout\ $end
$var wire 1 >$ \inst|Selector1~0_combout\ $end
$var wire 1 ?$ \inst|PC_stack[9][10]~feeder_combout\ $end
$var wire 1 @$ \inst|PC_stack[9][10]~q\ $end
$var wire 1 A$ \inst|Selector119~0_combout\ $end
$var wire 1 B$ \inst|PC_stack[8][10]~q\ $end
$var wire 1 C$ \inst|Selector108~0_combout\ $end
$var wire 1 D$ \inst|PC_stack[7][10]~q\ $end
$var wire 1 E$ \inst|Selector97~0_combout\ $end
$var wire 1 F$ \inst|PC_stack[6][10]~q\ $end
$var wire 1 G$ \inst|Selector86~0_combout\ $end
$var wire 1 H$ \inst|PC_stack[5][10]~q\ $end
$var wire 1 I$ \inst|Selector75~0_combout\ $end
$var wire 1 J$ \inst|PC_stack[4][10]~q\ $end
$var wire 1 K$ \inst|Selector64~0_combout\ $end
$var wire 1 L$ \inst|PC_stack[3][10]~q\ $end
$var wire 1 M$ \inst|Selector53~0_combout\ $end
$var wire 1 N$ \inst|PC_stack[2][10]~q\ $end
$var wire 1 O$ \inst|Selector42~0_combout\ $end
$var wire 1 P$ \inst|PC_stack[1][10]~q\ $end
$var wire 1 Q$ \inst|Selector31~0_combout\ $end
$var wire 1 R$ \inst|PC_stack[0][10]~q\ $end
$var wire 1 S$ \inst|Add0~19\ $end
$var wire 1 T$ \inst|Add0~20_combout\ $end
$var wire 1 U$ \inst|Selector1~1_combout\ $end
$var wire 1 V$ \inst|Selector1~2_combout\ $end
$var wire 1 W$ \inst|next_mem_addr[10]~10_combout\ $end
$var wire 1 X$ \inst|state~41_combout\ $end
$var wire 1 Y$ \inst|state~42_combout\ $end
$var wire 1 Z$ \inst|state.ex_loadi~q\ $end
$var wire 1 [$ \inst|state~46_combout\ $end
$var wire 1 \$ \inst|state.ex_xor~q\ $end
$var wire 1 ]$ \inst|state~35_combout\ $end
$var wire 1 ^$ \inst|state~36_combout\ $end
$var wire 1 _$ \inst|state.ex_shift~q\ $end
$var wire 1 `$ \inst|state~45_combout\ $end
$var wire 1 a$ \inst|state.ex_or~q\ $end
$var wire 1 b$ \inst|state~43_combout\ $end
$var wire 1 c$ \inst|state.ex_addi~q\ $end
$var wire 1 d$ \inst|state~33_combout\ $end
$var wire 1 e$ \inst|state.ex_in~q\ $end
$var wire 1 f$ \inst|state.ex_in2~q\ $end
$var wire 1 g$ \inst|WideOr3~1_combout\ $end
$var wire 1 h$ \inst|WideOr3~2_combout\ $end
$var wire 1 i$ \inst|Selector30~1_combout\ $end
$var wire 1 j$ \inst|state.ex_load~q\ $end
$var wire 1 k$ \inst|state~40_combout\ $end
$var wire 1 l$ \inst|state.ex_sub~q\ $end
$var wire 1 m$ \inst|WideOr3~0_combout\ $end
$var wire 1 n$ \inst|Selector27~1_combout\ $end
$var wire 1 o$ \inst|Selector19~3_combout\ $end
$var wire 1 p$ \inst|Add1~1_combout\ $end
$var wire 1 q$ \inst|IR[6]~0_combout\ $end
$var wire 1 r$ \inst|Add1~43_combout\ $end
$var wire 1 s$ \inst|Add1~44_combout\ $end
$var wire 1 t$ \inst|Add1~45_combout\ $end
$var wire 1 u$ \inst|Add1~40_combout\ $end
$var wire 1 v$ \inst|Add1~38_combout\ $end
$var wire 1 w$ \inst|Add1~39_combout\ $end
$var wire 1 x$ \inst|Add1~33_combout\ $end
$var wire 1 y$ \inst|Add1~34_combout\ $end
$var wire 1 z$ \inst|Add1~35_combout\ $end
$var wire 1 {$ \inst|Add1~28_combout\ $end
$var wire 1 |$ \inst|Add1~29_combout\ $end
$var wire 1 }$ \inst3|TIMER_EN~6_combout\ $end
$var wire 1 ~$ \inst|shifter|auto_generated|sbit_w[19]~37_combout\ $end
$var wire 1 !% \inst|Selector20~0_combout\ $end
$var wire 1 "% \inst|shifter|auto_generated|sbit_w[48]~14_combout\ $end
$var wire 1 #% \inst|shifter|auto_generated|sbit_w[17]~35_combout\ $end
$var wire 1 $% \inst|shifter|auto_generated|sbit_w[53]~36_combout\ $end
$var wire 1 %% \inst|shifter|auto_generated|sbit_w[49]~39_combout\ $end
$var wire 1 &% \inst|Selector26~0_combout\ $end
$var wire 1 '% \inst|Selector26~1_combout\ $end
$var wire 1 (% \inst|Selector26~2_combout\ $end
$var wire 1 )% \inst|Selector27~4_combout\ $end
$var wire 1 *% \inst|Selector26~3_combout\ $end
$var wire 1 +% \inst|Add1~10_combout\ $end
$var wire 1 ,% \inst|Add1~8_combout\ $end
$var wire 1 -% \inst|Add1~9_combout\ $end
$var wire 1 .% \inst|Add1~0_combout\ $end
$var wire 1 /% \inst|Add1~2_combout\ $end
$var wire 1 0% \inst|Add1~3_combout\ $end
$var wire 1 1% \inst|Add1~5_cout\ $end
$var wire 1 2% \inst|Add1~7\ $end
$var wire 1 3% \inst|Add1~11_combout\ $end
$var wire 1 4% \inst|Selector26~4_combout\ $end
$var wire 1 5% \inst|Selector27~7_combout\ $end
$var wire 1 6% \inst|Selector15~3_combout\ $end
$var wire 1 7% \inst|Selector14~4_combout\ $end
$var wire 1 8% \inst|shifter|auto_generated|sbit_w[53]~79_combout\ $end
$var wire 1 9% \inst|shifter|auto_generated|sbit_w[53]~80_combout\ $end
$var wire 1 :% \inst|Add1~68_combout\ $end
$var wire 1 ;% \inst|Add1~69_combout\ $end
$var wire 1 <% \inst|Add1~70_combout\ $end
$var wire 1 =% \inst|Add1~65_combout\ $end
$var wire 1 >% \inst|Add1~63_combout\ $end
$var wire 1 ?% \inst|Add1~64_combout\ $end
$var wire 1 @% \inst|Add1~58_combout\ $end
$var wire 1 A% \inst|Add1~59_combout\ $end
$var wire 1 B% \inst|Add1~60_combout\ $end
$var wire 1 C% \inst|Add1~53_combout\ $end
$var wire 1 D% \inst|Add1~54_combout\ $end
$var wire 1 E% \inst|Selector19~6_combout\ $end
$var wire 1 F% \inst|Selector17~3_combout\ $end
$var wire 1 G% \inst|Selector17~2_combout\ $end
$var wire 1 H% \inst|Selector17~4_combout\ $end
$var wire 1 I% \inst|Add1~50_combout\ $end
$var wire 1 J% \inst|Add1~48_combout\ $end
$var wire 1 K% \inst|Add1~49_combout\ $end
$var wire 1 L% \inst|Add1~47\ $end
$var wire 1 M% \inst|Add1~52\ $end
$var wire 1 N% \inst|Add1~56_combout\ $end
$var wire 1 O% \inst|shifter|auto_generated|sbit_w[26]~21_combout\ $end
$var wire 1 P% \inst|shifter|auto_generated|sbit_w[26]~22_combout\ $end
$var wire 1 Q% \inst|shifter|auto_generated|sbit_w[24]~31_combout\ $end
$var wire 1 R% \inst|shifter|auto_generated|sbit_w[24]~32_combout\ $end
$var wire 1 S% \inst|shifter|auto_generated|sbit_w[42]~62_combout\ $end
$var wire 1 T% \inst|shifter|auto_generated|sbit_w[42]~63_combout\ $end
$var wire 1 U% \inst|shifter|auto_generated|sbit_w[22]~15_combout\ $end
$var wire 1 V% \inst|shifter|auto_generated|sbit_w[22]~16_combout\ $end
$var wire 1 W% \inst|shifter|auto_generated|sbit_w[38]~58_combout\ $end
$var wire 1 X% \inst|shifter|auto_generated|sbit_w[38]~59_combout\ $end
$var wire 1 Y% \inst|shifter|auto_generated|sbit_w[30]~23_combout\ $end
$var wire 1 Z% \inst|Selector13~3_combout\ $end
$var wire 1 [% \inst|Selector13~4_combout\ $end
$var wire 1 \% \inst|Add1~73_combout\ $end
$var wire 1 ]% \inst|Add1~74_combout\ $end
$var wire 1 ^% \inst|Add1~75_combout\ $end
$var wire 1 _% \inst|Add1~72\ $end
$var wire 1 `% \inst|Add1~76_combout\ $end
$var wire 1 a% \inst|shifter|auto_generated|sbit_w[18]~11_combout\ $end
$var wire 1 b% \inst|shifter|auto_generated|sbit_w[18]~12_combout\ $end
$var wire 1 c% \inst3|TIMER_EN~5_combout\ $end
$var wire 1 d% \inst|shifter|auto_generated|sbit_w[34]~57_combout\ $end
$var wire 1 e% \inst|shifter|auto_generated|sbit_w[54]~90_combout\ $end
$var wire 1 f% \inst|shifter|auto_generated|sbit_w[54]~83_combout\ $end
$var wire 1 g% \inst|Selector13~2_combout\ $end
$var wire 1 h% \inst|shifter|auto_generated|sbit_w[62]~81_combout\ $end
$var wire 1 i% \inst|shifter|auto_generated|sbit_w[62]~82_combout\ $end
$var wire 1 j% \inst|Selector13~7_combout\ $end
$var wire 1 k% \inst|Selector13~5_combout\ $end
$var wire 1 l% \inst11~0_combout\ $end
$var wire 1 m% \inst3|TIMER_EN~3_combout\ $end
$var wire 1 n% \inst|Selector28~0_combout\ $end
$var wire 1 o% \inst|Selector28~1_combout\ $end
$var wire 1 p% \inst|IO_WRITE_int~q\ $end
$var wire 1 q% \inst11~1_combout\ $end
$var wire 1 r% \inst|state~34_combout\ $end
$var wire 1 s% \inst|state.ex_out~q\ $end
$var wire 1 t% \inst|state.ex_out2~q\ $end
$var wire 1 u% \inst|Selector29~0_combout\ $end
$var wire 1 v% \inst|Selector29~1_combout\ $end
$var wire 1 w% \inst|IO_CYCLE~q\ $end
$var wire 1 x% \inst3|TIMER_EN~2_combout\ $end
$var wire 1 y% \inst11~combout\ $end
$var wire 1 z% \inst3|I2C_DATA_EN~0_combout\ $end
$var wire 1 {% \inst14|inst4~combout\ $end
$var wire 1 |% \inst14|inst1[10]~7_combout\ $end
$var wire 1 }% \SDA~input_o\ $end
$var wire 1 ~% \inst14|inst|bit_cnt[0]~0_combout\ $end
$var wire 1 !& \inst14|inst|Equal1~0_combout\ $end
$var wire 1 "& \inst14|inst|state~14_combout\ $end
$var wire 1 #& \inst14|inst|state.mstr_ack~feeder_combout\ $end
$var wire 1 $& \inst14|inst|state.mstr_ack~q\ $end
$var wire 1 %& \inst14|inst|state~15_combout\ $end
$var wire 1 && \inst14|inst|state.slv_ack1~q\ $end
$var wire 1 '& \inst14|inst|Selector18~0_combout\ $end
$var wire 1 (& \inst14|inst|state.ready~q\ $end
$var wire 1 )& \inst14|inst|addr_rw[7]~2_combout\ $end
$var wire 1 *& \inst14|inst12~combout\ $end
$var wire 1 +& \inst14|inst12~clkctrl_outclk\ $end
$var wire 1 ,& \inst11~clkctrl_outclk\ $end
$var wire 1 -& \SW[3]~input_o\ $end
$var wire 1 .& \inst14|inst1[3]~15_combout\ $end
$var wire 1 /& \inst3|I2C_DATA_EN~1_combout\ $end
$var wire 1 0& \inst14|inst7~combout\ $end
$var wire 1 1& \SW[9]~input_o\ $end
$var wire 1 2& \inst14|inst1[9]~33_combout\ $end
$var wire 1 3& \inst3|TIMER_EN~4_combout\ $end
$var wire 1 4& \inst5|count_32Hz[0]~18_combout\ $end
$var wire 1 5& \inst5|count_32Hz[0]~19\ $end
$var wire 1 6& \inst5|count_32Hz[1]~20_combout\ $end
$var wire 1 7& \inst5|count_32Hz[1]~21\ $end
$var wire 1 8& \inst5|count_32Hz[2]~22_combout\ $end
$var wire 1 9& \inst5|count_32Hz[2]~23\ $end
$var wire 1 :& \inst5|count_32Hz[3]~24_combout\ $end
$var wire 1 ;& \inst5|count_32Hz[3]~25\ $end
$var wire 1 <& \inst5|count_32Hz[4]~26_combout\ $end
$var wire 1 =& \inst5|count_32Hz[4]~27\ $end
$var wire 1 >& \inst5|count_32Hz[5]~28_combout\ $end
$var wire 1 ?& \inst5|count_32Hz[5]~29\ $end
$var wire 1 @& \inst5|count_32Hz[6]~30_combout\ $end
$var wire 1 A& \inst5|count_32Hz[6]~31\ $end
$var wire 1 B& \inst5|count_32Hz[7]~32_combout\ $end
$var wire 1 C& \inst5|count_32Hz[7]~33\ $end
$var wire 1 D& \inst5|count_32Hz[8]~34_combout\ $end
$var wire 1 E& \inst5|count_32Hz[8]~35\ $end
$var wire 1 F& \inst5|count_32Hz[9]~36_combout\ $end
$var wire 1 G& \inst5|count_32Hz[9]~37\ $end
$var wire 1 H& \inst5|count_32Hz[10]~38_combout\ $end
$var wire 1 I& \inst5|count_32Hz[10]~39\ $end
$var wire 1 J& \inst5|count_32Hz[11]~40_combout\ $end
$var wire 1 K& \inst5|count_32Hz[11]~41\ $end
$var wire 1 L& \inst5|count_32Hz[12]~42_combout\ $end
$var wire 1 M& \inst5|count_32Hz[12]~43\ $end
$var wire 1 N& \inst5|count_32Hz[13]~44_combout\ $end
$var wire 1 O& \inst5|count_32Hz[13]~45\ $end
$var wire 1 P& \inst5|count_32Hz[14]~46_combout\ $end
$var wire 1 Q& \inst5|count_32Hz[14]~47\ $end
$var wire 1 R& \inst5|count_32Hz[15]~48_combout\ $end
$var wire 1 S& \inst5|count_32Hz[15]~49\ $end
$var wire 1 T& \inst5|count_32Hz[16]~50_combout\ $end
$var wire 1 U& \inst5|count_32Hz[16]~51\ $end
$var wire 1 V& \inst5|count_32Hz[17]~52_combout\ $end
$var wire 1 W& \inst5|LessThan3~0_combout\ $end
$var wire 1 X& \inst5|LessThan3~1_combout\ $end
$var wire 1 Y& \inst5|LessThan3~2_combout\ $end
$var wire 1 Z& \inst5|LessThan3~3_combout\ $end
$var wire 1 [& \inst5|LessThan3~4_combout\ $end
$var wire 1 \& \inst5|LessThan3~5_combout\ $end
$var wire 1 ]& \inst5|clock_32Hz_int~0_combout\ $end
$var wire 1 ^& \inst5|clock_32Hz_int~q\ $end
$var wire 1 _& \inst5|clock_32Hz~feeder_combout\ $end
$var wire 1 `& \inst5|clock_32Hz~q\ $end
$var wire 1 a& \inst5|clock_32Hz~clkctrl_outclk\ $end
$var wire 1 b& \inst4|COUNT[0]~45_combout\ $end
$var wire 1 c& \inst4|process_0~0_combout\ $end
$var wire 1 d& \inst4|COUNT[1]~15_combout\ $end
$var wire 1 e& \inst4|COUNT[1]~16\ $end
$var wire 1 f& \inst4|COUNT[2]~17_combout\ $end
$var wire 1 g& \inst4|COUNT[2]~18\ $end
$var wire 1 h& \inst4|COUNT[3]~19_combout\ $end
$var wire 1 i& \inst4|COUNT[3]~20\ $end
$var wire 1 j& \inst4|COUNT[4]~21_combout\ $end
$var wire 1 k& \inst4|COUNT[4]~22\ $end
$var wire 1 l& \inst4|COUNT[5]~23_combout\ $end
$var wire 1 m& \inst4|COUNT[5]~24\ $end
$var wire 1 n& \inst4|COUNT[6]~25_combout\ $end
$var wire 1 o& \inst4|COUNT[6]~26\ $end
$var wire 1 p& \inst4|COUNT[7]~27_combout\ $end
$var wire 1 q& \inst4|COUNT[7]~28\ $end
$var wire 1 r& \inst4|COUNT[8]~29_combout\ $end
$var wire 1 s& \inst3|TIMER_EN~combout\ $end
$var wire 1 t& \inst3|TIMER_EN~clkctrl_outclk\ $end
$var wire 1 u& \inst4|IO_BUS|dout[8]~7_combout\ $end
$var wire 1 v& \SW[8]~input_o\ $end
$var wire 1 w& \inst14|inst1[8]~30_combout\ $end
$var wire 1 x& \inst14|inst|Decoder0~0_combout\ $end
$var wire 1 y& \inst14|inst|Decoder0~1_combout\ $end
$var wire 1 z& \inst14|inst|data_rx[0]~0_combout\ $end
$var wire 1 {& \inst14|inst|data_rd[0]~feeder_combout\ $end
$var wire 1 |& \inst14|inst14|data_out[8]~10_combout\ $end
$var wire 1 }& \inst14|inst14|data_out[15]~11_combout\ $end
$var wire 1 ~& \inst14|inst1[8]~31_combout\ $end
$var wire 1 !' \inst4|IO_OUT~combout\ $end
$var wire 1 "' \inst14|inst1[0]~53_combout\ $end
$var wire 1 #' \inst14|inst1[8]~32_combout\ $end
$var wire 1 $' \inst14|inst14|cmd_in[0]~feeder_combout\ $end
$var wire 1 %' \inst4|COUNT[8]~30\ $end
$var wire 1 &' \inst4|COUNT[9]~31_combout\ $end
$var wire 1 '' \inst4|COUNT[9]~32\ $end
$var wire 1 (' \inst4|COUNT[10]~33_combout\ $end
$var wire 1 )' \inst4|COUNT[10]~34\ $end
$var wire 1 *' \inst4|COUNT[11]~35_combout\ $end
$var wire 1 +' \inst4|COUNT[11]~36\ $end
$var wire 1 ,' \inst4|COUNT[12]~37_combout\ $end
$var wire 1 -' \inst4|COUNT[12]~38\ $end
$var wire 1 .' \inst4|COUNT[13]~39_combout\ $end
$var wire 1 /' \inst14|inst1[13]~44_combout\ $end
$var wire 1 0' \inst14|inst1[13]~45_combout\ $end
$var wire 1 1' \inst14|inst|Decoder0~6_combout\ $end
$var wire 1 2' \inst14|inst|data_rx[5]~5_combout\ $end
$var wire 1 3' \inst14|inst|data_rd[5]~feeder_combout\ $end
$var wire 1 4' \inst14|inst14|data_out[13]~16_combout\ $end
$var wire 1 5' \inst14|inst1[13]~46_combout\ $end
$var wire 1 6' \inst14|inst|Decoder0~5_combout\ $end
$var wire 1 7' \inst14|inst|data_rx[4]~4_combout\ $end
$var wire 1 8' \inst14|inst|data_rd[4]~feeder_combout\ $end
$var wire 1 9' \inst14|inst14|data_out[12]~15_combout\ $end
$var wire 1 :' \inst14|inst1[12]~42_combout\ $end
$var wire 1 ;' \inst|io_bus|dout[12]~0_combout\ $end
$var wire 1 <' \inst14|inst1[12]~43_combout\ $end
$var wire 1 =' \inst14|inst14|Selector21~1_combout\ $end
$var wire 1 >' \inst14|inst14|Selector20~2_combout\ $end
$var wire 1 ?' \inst14|inst14|Selector20~3_combout\ $end
$var wire 1 @' \inst14|inst14|state.Rx2~q\ $end
$var wire 1 A' \inst14|inst|Decoder0~2_combout\ $end
$var wire 1 B' \inst14|inst|data_rx[1]~1_combout\ $end
$var wire 1 C' \inst14|inst|data_rd[1]~feeder_combout\ $end
$var wire 1 D' \inst14|inst14|data_out[9]~12_combout\ $end
$var wire 1 E' \inst14|inst1[9]~34_combout\ $end
$var wire 1 F' \inst4|IO_BUS|dout[9]~8_combout\ $end
$var wire 1 G' \inst14|inst1[9]~35_combout\ $end
$var wire 1 H' \inst14|inst14|Selector21~2_combout\ $end
$var wire 1 I' \inst14|inst14|state.Rx1p~q\ $end
$var wire 1 J' \inst14|inst14|Selector22~0_combout\ $end
$var wire 1 K' \inst14|inst14|Selector22~2_combout\ $end
$var wire 1 L' \inst14|inst14|state.Rx1~q\ $end
$var wire 1 M' \inst14|inst|Decoder0~4_combout\ $end
$var wire 1 N' \inst14|inst|data_rx[3]~3_combout\ $end
$var wire 1 O' \inst14|inst|data_rd[3]~feeder_combout\ $end
$var wire 1 P' \inst14|inst14|data_out[3]~5_combout\ $end
$var wire 1 Q' \inst14|inst14|data_out[7]~2_combout\ $end
$var wire 1 R' \inst14|inst1[3]~16_combout\ $end
$var wire 1 S' \inst4|IO_BUS|dout[3]~2_combout\ $end
$var wire 1 T' \inst14|inst1[3]~17_combout\ $end
$var wire 1 U' \inst14|inst14|addr_in[3]~feeder_combout\ $end
$var wire 1 V' \inst14|inst14|tx_addr[3]~feeder_combout\ $end
$var wire 1 W' \inst14|inst14|tx_addr[7]~1_combout\ $end
$var wire 1 X' \inst4|IO_BUS|dout[4]~3_combout\ $end
$var wire 1 Y' \SW[4]~input_o\ $end
$var wire 1 Z' \inst14|inst1[4]~18_combout\ $end
$var wire 1 [' \inst14|inst14|data_out[4]~6_combout\ $end
$var wire 1 \' \inst14|inst1[4]~19_combout\ $end
$var wire 1 ]' \inst14|inst1[4]~20_combout\ $end
$var wire 1 ^' \inst14|inst14|addr_in[4]~feeder_combout\ $end
$var wire 1 _' \inst14|inst14|tx_addr[4]~feeder_combout\ $end
$var wire 1 `' \inst14|inst|process_1~1_combout\ $end
$var wire 1 a' \inst4|IO_BUS|dout[5]~4_combout\ $end
$var wire 1 b' \SW[5]~input_o\ $end
$var wire 1 c' \inst14|inst1[5]~21_combout\ $end
$var wire 1 d' \inst14|inst14|data_out[5]~7_combout\ $end
$var wire 1 e' \inst14|inst1[5]~22_combout\ $end
$var wire 1 f' \inst14|inst1[5]~23_combout\ $end
$var wire 1 g' \inst14|inst14|addr_in[5]~feeder_combout\ $end
$var wire 1 h' \inst14|inst14|tx_addr[5]~feeder_combout\ $end
$var wire 1 i' \SW[6]~input_o\ $end
$var wire 1 j' \inst14|inst1[6]~24_combout\ $end
$var wire 1 k' \inst14|inst14|data_out[6]~8_combout\ $end
$var wire 1 l' \inst14|inst1[6]~25_combout\ $end
$var wire 1 m' \inst4|IO_BUS|dout[6]~5_combout\ $end
$var wire 1 n' \inst14|inst1[6]~26_combout\ $end
$var wire 1 o' \inst14|inst14|addr_in[6]~feeder_combout\ $end
$var wire 1 p' \inst14|inst14|tx_addr[6]~feeder_combout\ $end
$var wire 1 q' \inst14|inst|process_1~2_combout\ $end
$var wire 1 r' \SW[1]~input_o\ $end
$var wire 1 s' \inst14|inst1[1]~9_combout\ $end
$var wire 1 t' \inst14|inst14|data_out[1]~3_combout\ $end
$var wire 1 u' \inst14|inst1[1]~10_combout\ $end
$var wire 1 v' \inst4|IO_BUS|dout[1]~0_combout\ $end
$var wire 1 w' \inst14|inst1[1]~11_combout\ $end
$var wire 1 x' \inst14|inst14|addr_in[1]~feeder_combout\ $end
$var wire 1 y' \inst14|inst14|tx_addr[1]~feeder_combout\ $end
$var wire 1 z' \inst4|IO_BUS|dout[2]~1_combout\ $end
$var wire 1 {' \SW[2]~input_o\ $end
$var wire 1 |' \inst14|inst1[2]~12_combout\ $end
$var wire 1 }' \inst14|inst|Decoder0~3_combout\ $end
$var wire 1 ~' \inst14|inst|data_rx[2]~2_combout\ $end
$var wire 1 !( \inst14|inst|data_rd[2]~feeder_combout\ $end
$var wire 1 "( \inst14|inst14|data_out[2]~4_combout\ $end
$var wire 1 #( \inst14|inst1[2]~13_combout\ $end
$var wire 1 $( \inst14|inst1[2]~14_combout\ $end
$var wire 1 %( \inst14|inst14|tx_addr[2]~feeder_combout\ $end
$var wire 1 &( \inst14|inst|process_1~0_combout\ $end
$var wire 1 '( \inst4|IO_BUS|dout[7]~6_combout\ $end
$var wire 1 (( \SW[7]~input_o\ $end
$var wire 1 )( \inst14|inst1[7]~27_combout\ $end
$var wire 1 *( \inst14|inst|Decoder0~8_combout\ $end
$var wire 1 +( \inst14|inst|data_rx[7]~7_combout\ $end
$var wire 1 ,( \inst14|inst|data_rd[7]~feeder_combout\ $end
$var wire 1 -( \inst14|inst14|data_out[7]~9_combout\ $end
$var wire 1 .( \inst14|inst1[7]~28_combout\ $end
$var wire 1 /( \inst14|inst1[7]~29_combout\ $end
$var wire 1 0( \inst14|inst14|addr_in[7]~feeder_combout\ $end
$var wire 1 1( \inst14|inst14|tx_addr[7]~feeder_combout\ $end
$var wire 1 2( \inst14|inst|process_1~3_combout\ $end
$var wire 1 3( \inst14|inst|process_1~4_combout\ $end
$var wire 1 4( \inst14|inst|Selector25~6_combout\ $end
$var wire 1 5( \inst14|inst|addr_rw[7]~3_combout\ $end
$var wire 1 6( \inst14|inst|Selector22~0_combout\ $end
$var wire 1 7( \inst14|inst|Selector22~1_combout\ $end
$var wire 1 8( \inst14|inst|Selector22~2_combout\ $end
$var wire 1 9( \inst14|inst|state.wr~q\ $end
$var wire 1 :( \inst14|inst|state~16_combout\ $end
$var wire 1 ;( \inst14|inst|state.slv_ack2~q\ $end
$var wire 1 <( \inst14|inst|Selector20~0_combout\ $end
$var wire 1 =( \inst14|inst|Selector20~1_combout\ $end
$var wire 1 >( \inst14|inst|state.restart~q\ $end
$var wire 1 ?( \inst14|inst|Selector19~0_combout\ $end
$var wire 1 @( \inst14|inst|state.start~q\ $end
$var wire 1 A( \inst14|inst|Selector21~0_combout\ $end
$var wire 1 B( \inst14|inst|state.command~q\ $end
$var wire 1 C( \inst14|inst|WideOr12~0_combout\ $end
$var wire 1 D( \inst14|inst|Selector27~0_combout\ $end
$var wire 1 E( \inst14|inst|Add1~0_combout\ $end
$var wire 1 F( \inst14|inst|Decoder0~7_combout\ $end
$var wire 1 G( \inst14|inst|data_rx[6]~6_combout\ $end
$var wire 1 H( \inst14|inst|data_rd[6]~feeder_combout\ $end
$var wire 1 I( \inst14|inst14|data_out[14]~17_combout\ $end
$var wire 1 J( \inst4|COUNT[13]~40\ $end
$var wire 1 K( \inst4|COUNT[14]~41_combout\ $end
$var wire 1 L( \inst14|inst1[14]~47_combout\ $end
$var wire 1 M( \inst14|inst1[14]~48_combout\ $end
$var wire 1 N( \inst14|inst1[14]~49_combout\ $end
$var wire 1 O( \inst|Selector13~6_combout\ $end
$var wire 1 P( \inst|shifter|auto_generated|sbit_w[30]~24_combout\ $end
$var wire 1 Q( \inst|shifter|auto_generated|sbit_w[46]~60_combout\ $end
$var wire 1 R( \inst|shifter|auto_generated|sbit_w[46]~87_combout\ $end
$var wire 1 S( \inst|shifter|auto_generated|sbit_w[58]~61_combout\ $end
$var wire 1 T( \inst|shifter|auto_generated|sbit_w[58]~64_combout\ $end
$var wire 1 U( \inst|Selector17~1_combout\ $end
$var wire 1 V( \inst|Selector17~5_combout\ $end
$var wire 1 W( \inst14|inst1[10]~36_combout\ $end
$var wire 1 X( \inst14|inst1[10]~37_combout\ $end
$var wire 1 Y( \inst14|inst14|data_out[10]~13_combout\ $end
$var wire 1 Z( \inst14|inst1[10]~38_combout\ $end
$var wire 1 [( \inst|Selector17~6_combout\ $end
$var wire 1 \( \inst|Add1~55_combout\ $end
$var wire 1 ]( \inst|Add1~57\ $end
$var wire 1 ^( \inst|Add1~62\ $end
$var wire 1 _( \inst|Add1~67\ $end
$var wire 1 `( \inst|Add1~71_combout\ $end
$var wire 1 a( \inst|Selector14~2_combout\ $end
$var wire 1 b( \inst|Selector14~7_combout\ $end
$var wire 1 c( \inst|Selector14~3_combout\ $end
$var wire 1 d( \inst|Selector14~5_combout\ $end
$var wire 1 e( \inst|Selector14~6_combout\ $end
$var wire 1 f( \inst|shifter|auto_generated|sbit_w[28]~26_combout\ $end
$var wire 1 g( \inst|shifter|auto_generated|sbit_w[28]~27_combout\ $end
$var wire 1 h( \inst|shifter|auto_generated|sbit_w[44]~25_combout\ $end
$var wire 1 i( \inst|shifter|auto_generated|sbit_w[44]~28_combout\ $end
$var wire 1 j( \inst|shifter|auto_generated|sbit_w[40]~30_combout\ $end
$var wire 1 k( \inst|shifter|auto_generated|sbit_w[40]~33_combout\ $end
$var wire 1 l( \inst|shifter|auto_generated|sbit_w[60]~74_combout\ $end
$var wire 1 m( \inst|shifter|auto_generated|sbit_w[60]~75_combout\ $end
$var wire 1 n( \inst|Selector15~1_combout\ $end
$var wire 1 o( \inst|Add1~66_combout\ $end
$var wire 1 p( \inst|Selector15~2_combout\ $end
$var wire 1 q( \inst|Selector15~4_combout\ $end
$var wire 1 r( \inst|shifter|auto_generated|sbit_w[32]~10_combout\ $end
$var wire 1 s( \inst|shifter|auto_generated|sbit_w[52]~76_combout\ $end
$var wire 1 t( \inst|shifter|auto_generated|sbit_w[36]~17_combout\ $end
$var wire 1 u( \inst|shifter|auto_generated|sbit_w[36]~20_combout\ $end
$var wire 1 v( \inst|Selector15~0_combout\ $end
$var wire 1 w( \inst|Selector15~5_combout\ $end
$var wire 1 x( \inst|shifter|auto_generated|sbit_w[27]~49_combout\ $end
$var wire 1 y( \inst|shifter|auto_generated|sbit_w[27]~50_combout\ $end
$var wire 1 z( \inst|shifter|auto_generated|sbit_w[29]~46_combout\ $end
$var wire 1 {( \inst|shifter|auto_generated|sbit_w[29]~47_combout\ $end
$var wire 1 |( \inst|shifter|auto_generated|sbit_w[45]~48_combout\ $end
$var wire 1 }( \inst|shifter|auto_generated|sbit_w[45]~86_combout\ $end
$var wire 1 ~( \inst|shifter|auto_generated|sbit_w[57]~51_combout\ $end
$var wire 1 !) \inst|shifter|auto_generated|sbit_w[57]~56_combout\ $end
$var wire 1 ") \inst|Selector26~5_combout\ $end
$var wire 1 #) \inst|Selector26~6_combout\ $end
$var wire 1 $) \inst|Selector26~7_combout\ $end
$var wire 1 %) \inst|shifter|auto_generated|sbit_w[35]~66_combout\ $end
$var wire 1 &) \inst|shifter|auto_generated|sbit_w[21]~43_combout\ $end
$var wire 1 ') \inst|shifter|auto_generated|sbit_w[21]~44_combout\ $end
$var wire 1 () \inst|shifter|auto_generated|sbit_w[35]~65_combout\ $end
$var wire 1 )) \inst|shifter|auto_generated|sbit_w[35]~67_combout\ $end
$var wire 1 *) \inst|Selector16~0_combout\ $end
$var wire 1 +) \inst|Selector24~0_combout\ $end
$var wire 1 ,) \inst|Selector24~2_combout\ $end
$var wire 1 -) \inst|Add1~20_combout\ $end
$var wire 1 .) \inst|Add1~18_combout\ $end
$var wire 1 /) \inst|Add1~19_combout\ $end
$var wire 1 0) \inst|Add1~15_combout\ $end
$var wire 1 1) \inst|Add1~13_combout\ $end
$var wire 1 2) \inst|Add1~14_combout\ $end
$var wire 1 3) \inst|Add1~12\ $end
$var wire 1 4) \inst|Add1~17\ $end
$var wire 1 5) \inst|Add1~21_combout\ $end
$var wire 1 6) \inst|Selector24~3_combout\ $end
$var wire 1 7) \inst|Selector24~4_combout\ $end
$var wire 1 8) \inst|Selector24~1_combout\ $end
$var wire 1 9) \inst|shifter|auto_generated|sbit_w[43]~71_combout\ $end
$var wire 1 :) \inst|shifter|auto_generated|sbit_w[43]~72_combout\ $end
$var wire 1 ;) \inst|shifter|auto_generated|sbit_w[59]~70_combout\ $end
$var wire 1 <) \inst|shifter|auto_generated|sbit_w[59]~73_combout\ $end
$var wire 1 =) \inst|Selector24~5_combout\ $end
$var wire 1 >) \inst|Selector24~6_combout\ $end
$var wire 1 ?) \inst|Selector24~7_combout\ $end
$var wire 1 @) \inst|shifter|auto_generated|sbit_w[19]~38_combout\ $end
$var wire 1 A) \inst|shifter|auto_generated|sbit_w[37]~42_combout\ $end
$var wire 1 B) \inst|shifter|auto_generated|sbit_w[37]~45_combout\ $end
$var wire 1 C) \inst|shifter|auto_generated|sbit_w[49]~89_combout\ $end
$var wire 1 D) \inst|Selector18~2_combout\ $end
$var wire 1 E) \inst|Add1~51_combout\ $end
$var wire 1 F) \inst|Selector19~0_combout\ $end
$var wire 1 G) \inst|Selector18~3_combout\ $end
$var wire 1 H) \inst|Selector18~4_combout\ $end
$var wire 1 I) \inst|Selector18~5_combout\ $end
$var wire 1 J) \inst|Selector18~0_combout\ $end
$var wire 1 K) \inst|Selector18~1_combout\ $end
$var wire 1 L) \inst|Selector18~6_combout\ $end
$var wire 1 M) \inst|shifter|auto_generated|sbit_w[25]~53_combout\ $end
$var wire 1 N) \inst|shifter|auto_generated|sbit_w[25]~54_combout\ $end
$var wire 1 O) \inst|shifter|auto_generated|sbit_w[41]~52_combout\ $end
$var wire 1 P) \inst|shifter|auto_generated|sbit_w[41]~55_combout\ $end
$var wire 1 Q) \inst|shifter|auto_generated|sbit_w[61]~77_combout\ $end
$var wire 1 R) \inst|shifter|auto_generated|sbit_w[61]~78_combout\ $end
$var wire 1 S) \inst|Selector22~9_combout\ $end
$var wire 1 T) \inst|Selector22~2_combout\ $end
$var wire 1 U) \inst|Selector22~4_combout\ $end
$var wire 1 V) \inst|Add1~23_combout\ $end
$var wire 1 W) \inst|Add1~24_combout\ $end
$var wire 1 X) \inst|Add1~25_combout\ $end
$var wire 1 Y) \inst|Add1~22\ $end
$var wire 1 Z) \inst|Add1~27\ $end
$var wire 1 [) \inst|Add1~31_combout\ $end
$var wire 1 \) \inst|Selector22~3_combout\ $end
$var wire 1 ]) \inst|Selector22~5_combout\ $end
$var wire 1 ^) \inst|Selector22~6_combout\ $end
$var wire 1 _) \inst|Selector22~7_combout\ $end
$var wire 1 `) \inst|Selector22~8_combout\ $end
$var wire 1 a) \inst|Add1~30_combout\ $end
$var wire 1 b) \inst|Add1~32\ $end
$var wire 1 c) \inst|Add1~37\ $end
$var wire 1 d) \inst|Add1~42\ $end
$var wire 1 e) \inst|Add1~46_combout\ $end
$var wire 1 f) \inst|Selector19~4_combout\ $end
$var wire 1 g) \inst|Selector19~5_combout\ $end
$var wire 1 h) \inst|shifter|auto_generated|sbit_w[48]~13_combout\ $end
$var wire 1 i) \inst|shifter|auto_generated|sbit_w[48]~88_combout\ $end
$var wire 1 j) \inst|Selector19~7_combout\ $end
$var wire 1 k) \inst|shifter|auto_generated|sbit_w[56]~29_combout\ $end
$var wire 1 l) \inst|shifter|auto_generated|sbit_w[56]~34_combout\ $end
$var wire 1 m) \inst|Selector19~1_combout\ $end
$var wire 1 n) \inst|Selector19~2_combout\ $end
$var wire 1 o) \inst|Selector19~8_combout\ $end
$var wire 1 p) \inst|Selector2~0_combout\ $end
$var wire 1 q) \inst|Selector2~1_combout\ $end
$var wire 1 r) \inst|PC_stack[9][9]~q\ $end
$var wire 1 s) \inst|Selector120~0_combout\ $end
$var wire 1 t) \inst|PC_stack[8][9]~q\ $end
$var wire 1 u) \inst|Selector109~0_combout\ $end
$var wire 1 v) \inst|PC_stack[7][9]~q\ $end
$var wire 1 w) \inst|Selector98~0_combout\ $end
$var wire 1 x) \inst|PC_stack[6][9]~q\ $end
$var wire 1 y) \inst|Selector87~0_combout\ $end
$var wire 1 z) \inst|PC_stack[5][9]~q\ $end
$var wire 1 {) \inst|Selector76~0_combout\ $end
$var wire 1 |) \inst|PC_stack[4][9]~q\ $end
$var wire 1 }) \inst|Selector65~0_combout\ $end
$var wire 1 ~) \inst|PC_stack[3][9]~q\ $end
$var wire 1 !* \inst|Selector54~0_combout\ $end
$var wire 1 "* \inst|PC_stack[2][9]~q\ $end
$var wire 1 #* \inst|Selector43~0_combout\ $end
$var wire 1 $* \inst|PC_stack[1][9]~q\ $end
$var wire 1 %* \inst|Selector32~0_combout\ $end
$var wire 1 &* \inst|PC_stack[0][9]~q\ $end
$var wire 1 '* \inst|Selector2~2_combout\ $end
$var wire 1 (* \inst|next_mem_addr[9]~9_combout\ $end
$var wire 1 )* \inst|Selector3~0_combout\ $end
$var wire 1 ** \inst|Selector3~1_combout\ $end
$var wire 1 +* \inst|PC_stack[9][8]~feeder_combout\ $end
$var wire 1 ,* \inst|PC_stack[9][8]~q\ $end
$var wire 1 -* \inst|Selector121~0_combout\ $end
$var wire 1 .* \inst|PC_stack[8][8]~q\ $end
$var wire 1 /* \inst|Selector110~0_combout\ $end
$var wire 1 0* \inst|PC_stack[7][8]~q\ $end
$var wire 1 1* \inst|Selector99~0_combout\ $end
$var wire 1 2* \inst|PC_stack[6][8]~q\ $end
$var wire 1 3* \inst|Selector88~0_combout\ $end
$var wire 1 4* \inst|PC_stack[5][8]~q\ $end
$var wire 1 5* \inst|Selector77~0_combout\ $end
$var wire 1 6* \inst|PC_stack[4][8]~q\ $end
$var wire 1 7* \inst|Selector66~0_combout\ $end
$var wire 1 8* \inst|PC_stack[3][8]~q\ $end
$var wire 1 9* \inst|Selector55~0_combout\ $end
$var wire 1 :* \inst|PC_stack[2][8]~q\ $end
$var wire 1 ;* \inst|Selector44~0_combout\ $end
$var wire 1 <* \inst|PC_stack[1][8]~q\ $end
$var wire 1 =* \inst|Selector33~0_combout\ $end
$var wire 1 >* \inst|PC_stack[0][8]~q\ $end
$var wire 1 ?* \inst|Selector3~2_combout\ $end
$var wire 1 @* \inst|next_mem_addr[8]~8_combout\ $end
$var wire 1 A* \inst|Selector21~2_combout\ $end
$var wire 1 B* \inst|Selector21~9_combout\ $end
$var wire 1 C* \inst|Selector21~4_combout\ $end
$var wire 1 D* \inst|Selector21~3_combout\ $end
$var wire 1 E* \inst|Add1~36_combout\ $end
$var wire 1 F* \inst|Selector21~5_combout\ $end
$var wire 1 G* \inst|Selector21~6_combout\ $end
$var wire 1 H* \inst|Selector21~7_combout\ $end
$var wire 1 I* \inst|Selector21~8_combout\ $end
$var wire 1 J* \inst|shifter|auto_generated|sbit_w[23]~40_combout\ $end
$var wire 1 K* \inst|shifter|auto_generated|sbit_w[23]~41_combout\ $end
$var wire 1 L* \inst|shifter|auto_generated|sbit_w[39]~68_combout\ $end
$var wire 1 M* \inst|shifter|auto_generated|sbit_w[39]~69_combout\ $end
$var wire 1 N* \inst|shifter|auto_generated|sbit_w[55]~84_combout\ $end
$var wire 1 O* \inst|Selector12~16_combout\ $end
$var wire 1 P* \inst|Selector12~10_combout\ $end
$var wire 1 Q* \inst|Selector12~11_combout\ $end
$var wire 1 R* \inst|Add1~80_combout\ $end
$var wire 1 S* \inst|Add1~78_combout\ $end
$var wire 1 T* \inst|Add1~79_combout\ $end
$var wire 1 U* \inst|Add1~77\ $end
$var wire 1 V* \inst|Add1~81_combout\ $end
$var wire 1 W* \inst|Selector12~12_combout\ $end
$var wire 1 X* \inst|Selector12~7_combout\ $end
$var wire 1 Y* \inst|Selector12~8_combout\ $end
$var wire 1 Z* \inst|Selector12~9_combout\ $end
$var wire 1 [* \inst|Selector12~15_combout\ $end
$var wire 1 \* \inst|Selector12~13_combout\ $end
$var wire 1 ]* \inst|Selector12~6_combout\ $end
$var wire 1 ^* \inst4|COUNT[14]~42\ $end
$var wire 1 _* \inst4|COUNT[15]~43_combout\ $end
$var wire 1 `* \inst14|inst1[15]~50_combout\ $end
$var wire 1 a* \inst14|inst1[15]~51_combout\ $end
$var wire 1 b* \inst14|inst14|data_out[15]~18_combout\ $end
$var wire 1 c* \inst14|inst1[15]~52_combout\ $end
$var wire 1 d* \inst|Selector12~14_combout\ $end
$var wire 1 e* \inst|state~51_combout\ $end
$var wire 1 f* \inst|state.ex_jpos~q\ $end
$var wire 1 g* \inst|Equal0~0_combout\ $end
$var wire 1 h* \inst|Equal0~2_combout\ $end
$var wire 1 i* \inst|Equal0~3_combout\ $end
$var wire 1 j* \inst|Equal0~1_combout\ $end
$var wire 1 k* \inst|Equal0~4_combout\ $end
$var wire 1 l* \inst|state~52_combout\ $end
$var wire 1 m* \inst|state.ex_jzero~q\ $end
$var wire 1 n* \inst|state~54_combout\ $end
$var wire 1 o* \inst|state.ex_jump~q\ $end
$var wire 1 p* \inst|state~53_combout\ $end
$var wire 1 q* \inst|state.ex_jneg~q\ $end
$var wire 1 r* \inst|WideOr2~0_combout\ $end
$var wire 1 s* \inst|PC[0]~0_combout\ $end
$var wire 1 t* \inst|PC[0]~1_combout\ $end
$var wire 1 u* \inst|PC[0]~2_combout\ $end
$var wire 1 v* \inst|next_mem_addr[7]~7_combout\ $end
$var wire 1 w* \inst|Selector11~0_combout\ $end
$var wire 1 x* \inst|Selector11~1_combout\ $end
$var wire 1 y* \inst|PC_stack[9][0]~q\ $end
$var wire 1 z* \inst|Selector129~0_combout\ $end
$var wire 1 {* \inst|PC_stack[8][0]~q\ $end
$var wire 1 |* \inst|Selector118~0_combout\ $end
$var wire 1 }* \inst|PC_stack[7][0]~q\ $end
$var wire 1 ~* \inst|Selector107~0_combout\ $end
$var wire 1 !+ \inst|PC_stack[6][0]~q\ $end
$var wire 1 "+ \inst|Selector96~0_combout\ $end
$var wire 1 #+ \inst|PC_stack[5][0]~q\ $end
$var wire 1 $+ \inst|Selector85~0_combout\ $end
$var wire 1 %+ \inst|PC_stack[4][0]~q\ $end
$var wire 1 &+ \inst|Selector74~0_combout\ $end
$var wire 1 '+ \inst|PC_stack[3][0]~q\ $end
$var wire 1 (+ \inst|Selector63~0_combout\ $end
$var wire 1 )+ \inst|PC_stack[2][0]~q\ $end
$var wire 1 *+ \inst|Selector52~0_combout\ $end
$var wire 1 ++ \inst|PC_stack[1][0]~q\ $end
$var wire 1 ,+ \inst|Selector41~0_combout\ $end
$var wire 1 -+ \inst|PC_stack[0][0]~q\ $end
$var wire 1 .+ \inst|Selector11~2_combout\ $end
$var wire 1 /+ \inst|Add0~1\ $end
$var wire 1 0+ \inst|Add0~2_combout\ $end
$var wire 1 1+ \inst|Selector10~1_combout\ $end
$var wire 1 2+ \inst|PC_stack[9][1]~feeder_combout\ $end
$var wire 1 3+ \inst|PC_stack[9][1]~q\ $end
$var wire 1 4+ \inst|Selector128~0_combout\ $end
$var wire 1 5+ \inst|PC_stack[8][1]~q\ $end
$var wire 1 6+ \inst|Selector117~0_combout\ $end
$var wire 1 7+ \inst|PC_stack[7][1]~q\ $end
$var wire 1 8+ \inst|Selector106~0_combout\ $end
$var wire 1 9+ \inst|PC_stack[6][1]~q\ $end
$var wire 1 :+ \inst|Selector95~0_combout\ $end
$var wire 1 ;+ \inst|PC_stack[5][1]~q\ $end
$var wire 1 <+ \inst|Selector84~0_combout\ $end
$var wire 1 =+ \inst|PC_stack[4][1]~q\ $end
$var wire 1 >+ \inst|Selector73~0_combout\ $end
$var wire 1 ?+ \inst|PC_stack[3][1]~q\ $end
$var wire 1 @+ \inst|Selector62~0_combout\ $end
$var wire 1 A+ \inst|PC_stack[2][1]~q\ $end
$var wire 1 B+ \inst|Selector51~0_combout\ $end
$var wire 1 C+ \inst|PC_stack[1][1]~q\ $end
$var wire 1 D+ \inst|Selector40~0_combout\ $end
$var wire 1 E+ \inst|PC_stack[0][1]~q\ $end
$var wire 1 F+ \inst|Selector10~2_combout\ $end
$var wire 1 G+ \inst|Add0~3\ $end
$var wire 1 H+ \inst|Add0~4_combout\ $end
$var wire 1 I+ \inst|Selector9~1_combout\ $end
$var wire 1 J+ \inst|PC_stack[9][2]~q\ $end
$var wire 1 K+ \inst|Selector127~0_combout\ $end
$var wire 1 L+ \inst|PC_stack[8][2]~q\ $end
$var wire 1 M+ \inst|Selector116~0_combout\ $end
$var wire 1 N+ \inst|PC_stack[7][2]~q\ $end
$var wire 1 O+ \inst|Selector105~0_combout\ $end
$var wire 1 P+ \inst|PC_stack[6][2]~q\ $end
$var wire 1 Q+ \inst|Selector94~0_combout\ $end
$var wire 1 R+ \inst|PC_stack[5][2]~q\ $end
$var wire 1 S+ \inst|Selector83~0_combout\ $end
$var wire 1 T+ \inst|PC_stack[4][2]~q\ $end
$var wire 1 U+ \inst|Selector72~0_combout\ $end
$var wire 1 V+ \inst|PC_stack[3][2]~q\ $end
$var wire 1 W+ \inst|Selector61~0_combout\ $end
$var wire 1 X+ \inst|PC_stack[2][2]~q\ $end
$var wire 1 Y+ \inst|Selector50~0_combout\ $end
$var wire 1 Z+ \inst|PC_stack[1][2]~q\ $end
$var wire 1 [+ \inst|Selector39~0_combout\ $end
$var wire 1 \+ \inst|PC_stack[0][2]~q\ $end
$var wire 1 ]+ \inst|Selector9~2_combout\ $end
$var wire 1 ^+ \inst|Add0~5\ $end
$var wire 1 _+ \inst|Add0~7\ $end
$var wire 1 `+ \inst|Add0~8_combout\ $end
$var wire 1 a+ \inst|Selector7~1_combout\ $end
$var wire 1 b+ \inst|PC_stack[9][4]~feeder_combout\ $end
$var wire 1 c+ \inst|PC_stack[9][4]~q\ $end
$var wire 1 d+ \inst|Selector125~0_combout\ $end
$var wire 1 e+ \inst|PC_stack[8][4]~q\ $end
$var wire 1 f+ \inst|Selector114~0_combout\ $end
$var wire 1 g+ \inst|PC_stack[7][4]~q\ $end
$var wire 1 h+ \inst|Selector103~0_combout\ $end
$var wire 1 i+ \inst|PC_stack[6][4]~q\ $end
$var wire 1 j+ \inst|Selector92~0_combout\ $end
$var wire 1 k+ \inst|PC_stack[5][4]~q\ $end
$var wire 1 l+ \inst|Selector81~0_combout\ $end
$var wire 1 m+ \inst|PC_stack[4][4]~q\ $end
$var wire 1 n+ \inst|Selector70~0_combout\ $end
$var wire 1 o+ \inst|PC_stack[3][4]~q\ $end
$var wire 1 p+ \inst|Selector59~0_combout\ $end
$var wire 1 q+ \inst|PC_stack[2][4]~q\ $end
$var wire 1 r+ \inst|Selector48~0_combout\ $end
$var wire 1 s+ \inst|PC_stack[1][4]~q\ $end
$var wire 1 t+ \inst|Selector37~0_combout\ $end
$var wire 1 u+ \inst|PC_stack[0][4]~q\ $end
$var wire 1 v+ \inst|Selector7~2_combout\ $end
$var wire 1 w+ \inst|Add0~9\ $end
$var wire 1 x+ \inst|Add0~10_combout\ $end
$var wire 1 y+ \inst|Selector6~1_combout\ $end
$var wire 1 z+ \inst|PC_stack[9][5]~feeder_combout\ $end
$var wire 1 {+ \inst|PC_stack[9][5]~q\ $end
$var wire 1 |+ \inst|Selector124~0_combout\ $end
$var wire 1 }+ \inst|PC_stack[8][5]~q\ $end
$var wire 1 ~+ \inst|Selector113~0_combout\ $end
$var wire 1 !, \inst|PC_stack[7][5]~q\ $end
$var wire 1 ", \inst|Selector102~0_combout\ $end
$var wire 1 #, \inst|PC_stack[6][5]~q\ $end
$var wire 1 $, \inst|Selector91~0_combout\ $end
$var wire 1 %, \inst|PC_stack[5][5]~q\ $end
$var wire 1 &, \inst|Selector80~0_combout\ $end
$var wire 1 ', \inst|PC_stack[4][5]~q\ $end
$var wire 1 (, \inst|Selector69~0_combout\ $end
$var wire 1 ), \inst|PC_stack[3][5]~q\ $end
$var wire 1 *, \inst|Selector58~0_combout\ $end
$var wire 1 +, \inst|PC_stack[2][5]~q\ $end
$var wire 1 ,, \inst|Selector47~0_combout\ $end
$var wire 1 -, \inst|PC_stack[1][5]~q\ $end
$var wire 1 ., \inst|Selector36~0_combout\ $end
$var wire 1 /, \inst|PC_stack[0][5]~q\ $end
$var wire 1 0, \inst|Selector6~2_combout\ $end
$var wire 1 1, \inst|Add0~11\ $end
$var wire 1 2, \inst|Add0~12_combout\ $end
$var wire 1 3, \inst|Selector5~0_combout\ $end
$var wire 1 4, \inst|Selector5~1_combout\ $end
$var wire 1 5, \inst|Selector5~2_combout\ $end
$var wire 1 6, \inst|next_mem_addr[6]~6_combout\ $end
$var wire 1 7, \inst|Selector6~0_combout\ $end
$var wire 1 8, \inst|next_mem_addr[5]~5_combout\ $end
$var wire 1 9, \inst|Selector7~0_combout\ $end
$var wire 1 :, \inst|next_mem_addr[4]~4_combout\ $end
$var wire 1 ;, \inst|Selector8~0_combout\ $end
$var wire 1 <, \inst|Add0~6_combout\ $end
$var wire 1 =, \inst|Selector8~1_combout\ $end
$var wire 1 >, \inst|PC_stack[9][3]~feeder_combout\ $end
$var wire 1 ?, \inst|PC_stack[9][3]~q\ $end
$var wire 1 @, \inst|Selector126~0_combout\ $end
$var wire 1 A, \inst|PC_stack[8][3]~q\ $end
$var wire 1 B, \inst|Selector115~0_combout\ $end
$var wire 1 C, \inst|PC_stack[7][3]~q\ $end
$var wire 1 D, \inst|Selector104~0_combout\ $end
$var wire 1 E, \inst|PC_stack[6][3]~q\ $end
$var wire 1 F, \inst|Selector93~0_combout\ $end
$var wire 1 G, \inst|PC_stack[5][3]~q\ $end
$var wire 1 H, \inst|Selector82~0_combout\ $end
$var wire 1 I, \inst|PC_stack[4][3]~q\ $end
$var wire 1 J, \inst|Selector71~0_combout\ $end
$var wire 1 K, \inst|PC_stack[3][3]~q\ $end
$var wire 1 L, \inst|Selector60~0_combout\ $end
$var wire 1 M, \inst|PC_stack[2][3]~q\ $end
$var wire 1 N, \inst|Selector49~0_combout\ $end
$var wire 1 O, \inst|PC_stack[1][3]~q\ $end
$var wire 1 P, \inst|Selector38~0_combout\ $end
$var wire 1 Q, \inst|PC_stack[0][3]~q\ $end
$var wire 1 R, \inst|Selector8~2_combout\ $end
$var wire 1 S, \inst|next_mem_addr[3]~3_combout\ $end
$var wire 1 T, \inst|Selector30~0_combout\ $end
$var wire 1 U, \inst|state~37_combout\ $end
$var wire 1 V, \inst|state.ex_and~q\ $end
$var wire 1 W, \inst|Selector23~3_combout\ $end
$var wire 1 X, \inst|Add1~26_combout\ $end
$var wire 1 Y, \inst|Selector23~5_combout\ $end
$var wire 1 Z, \inst|Selector23~4_combout\ $end
$var wire 1 [, \inst|Selector23~6_combout\ $end
$var wire 1 \, \inst|Selector23~2_combout\ $end
$var wire 1 ], \inst|Selector23~0_combout\ $end
$var wire 1 ^, \inst|Selector23~1_combout\ $end
$var wire 1 _, \inst|Selector23~7_combout\ $end
$var wire 1 `, \inst|shifter|auto_generated|sbit_w[20]~18_combout\ $end
$var wire 1 a, \inst|shifter|auto_generated|sbit_w[20]~19_combout\ $end
$var wire 1 b, \inst|Selector17~0_combout\ $end
$var wire 1 c, \inst|Selector25~0_combout\ $end
$var wire 1 d, \inst|Selector25~1_combout\ $end
$var wire 1 e, \inst|Selector25~5_combout\ $end
$var wire 1 f, \inst|Selector25~6_combout\ $end
$var wire 1 g, \inst|Selector25~2_combout\ $end
$var wire 1 h, \inst|Add1~16_combout\ $end
$var wire 1 i, \inst|Selector25~3_combout\ $end
$var wire 1 j, \inst|Selector25~4_combout\ $end
$var wire 1 k, \inst|Selector25~7_combout\ $end
$var wire 1 l, \inst|Selector9~0_combout\ $end
$var wire 1 m, \inst|next_mem_addr[2]~2_combout\ $end
$var wire 1 n, \inst|state~38_combout\ $end
$var wire 1 o, \inst|state~39_combout\ $end
$var wire 1 p, \inst|state.ex_add~q\ $end
$var wire 1 q, \inst|AC[15]~0_combout\ $end
$var wire 1 r, \inst|Selector27~5_combout\ $end
$var wire 1 s, \inst|Add1~6_combout\ $end
$var wire 1 t, \inst|Selector27~3_combout\ $end
$var wire 1 u, \inst|Selector27~6_combout\ $end
$var wire 1 v, \inst|Selector27~0_combout\ $end
$var wire 1 w, \inst14|inst14|data_out[0]~1_combout\ $end
$var wire 1 x, \inst14|inst1[0]~4_combout\ $end
$var wire 1 y, \SW[0]~input_o\ $end
$var wire 1 z, \inst14|inst1[0]~5_combout\ $end
$var wire 1 {, \inst14|inst14|running~0_combout\ $end
$var wire 1 |, \inst14|inst14|running~q\ $end
$var wire 1 }, \inst14|inst1[0]~6_combout\ $end
$var wire 1 ~, \inst|Selector27~8_combout\ $end
$var wire 1 !- \inst|Selector27~9_combout\ $end
$var wire 1 "- \inst|Selector27~2_combout\ $end
$var wire 1 #- \inst|Selector27~10_combout\ $end
$var wire 1 $- \inst|state~44_combout\ $end
$var wire 1 %- \inst|state~47_combout\ $end
$var wire 1 &- \inst|state.ex_iload~q\ $end
$var wire 1 '- \inst|state.ex_istore2~q\ $end
$var wire 1 (- \inst|WideNor0~combout\ $end
$var wire 1 )- \inst|Selector10~0_combout\ $end
$var wire 1 *- \inst|next_mem_addr[1]~1_combout\ $end
$var wire 1 +- \inst|state~49_combout\ $end
$var wire 1 ,- \inst|state.ex_istore~q\ $end
$var wire 1 -- \inst|WideOr7~0_combout\ $end
$var wire 1 .- \inst|WideOr7~combout\ $end
$var wire 1 /- \inst|state.fetch~q\ $end
$var wire 1 0- \inst|next_mem_addr[0]~0_combout\ $end
$var wire 1 1- \inst|Selector20~1_combout\ $end
$var wire 1 2- \inst|Selector20~2_combout\ $end
$var wire 1 3- \inst|Selector20~3_combout\ $end
$var wire 1 4- \inst|Add1~41_combout\ $end
$var wire 1 5- \inst|Selector20~4_combout\ $end
$var wire 1 6- \inst|shifter|auto_generated|sbit_w[55]~85_combout\ $end
$var wire 1 7- \inst|Selector20~5_combout\ $end
$var wire 1 8- \inst|Selector20~6_combout\ $end
$var wire 1 9- \inst|Selector20~7_combout\ $end
$var wire 1 :- \inst|Selector16~1_combout\ $end
$var wire 1 ;- \inst|Selector16~4_combout\ $end
$var wire 1 <- \inst|Selector16~3_combout\ $end
$var wire 1 =- \inst|Selector16~5_combout\ $end
$var wire 1 >- \inst|Add1~61_combout\ $end
$var wire 1 ?- \inst|Selector16~2_combout\ $end
$var wire 1 @- \inst|Selector16~6_combout\ $end
$var wire 1 A- \inst14|inst14|data_out[11]~14_combout\ $end
$var wire 1 B- \inst14|inst1[11]~39_combout\ $end
$var wire 1 C- \inst14|inst1[11]~40_combout\ $end
$var wire 1 D- \inst14|inst1[11]~41_combout\ $end
$var wire 1 E- \inst|Selector16~7_combout\ $end
$var wire 1 F- \inst|state~48_combout\ $end
$var wire 1 G- \inst|state.ex_store~q\ $end
$var wire 1 H- \inst|state.ex_store2~q\ $end
$var wire 1 I- \inst|Selector0~0_combout\ $end
$var wire 1 J- \inst|Selector0~1_combout\ $end
$var wire 1 K- \inst|MW~q\ $end
$var wire 1 L- \inst3|I2C_RDY_EN~0_combout\ $end
$var wire 1 M- \inst14|inst6~combout\ $end
$var wire 1 N- \inst14|inst14|go~feeder_combout\ $end
$var wire 1 O- \inst14|inst14|latch_rdy~0_combout\ $end
$var wire 1 P- \inst14|inst14|go~q\ $end
$var wire 1 Q- \inst14|inst14|tx_addr[7]~0_combout\ $end
$var wire 1 R- \inst14|inst14|Equal0~0_combout\ $end
$var wire 1 S- \inst14|inst14|Selector17~0_combout\ $end
$var wire 1 T- \inst14|inst14|state.Tx2~q\ $end
$var wire 1 U- \inst14|inst14|Selector18~0_combout\ $end
$var wire 1 V- \inst14|inst14|state.Tx1p~q\ $end
$var wire 1 W- \inst14|inst14|Selector19~0_combout\ $end
$var wire 1 X- \inst14|inst14|state.Tx1~q\ $end
$var wire 1 Y- \inst14|inst14|Selector32~0_combout\ $end
$var wire 1 Z- \inst14|inst14|Selector32~1_combout\ $end
$var wire 1 [- \inst14|inst14|Selector32~2_combout\ $end
$var wire 1 \- \inst14|inst14|comm_en~q\ $end
$var wire 1 ]- \inst14|inst|WideOr3~0_combout\ $end
$var wire 1 ^- \inst14|inst|Selector0~0_combout\ $end
$var wire 1 _- \inst14|inst|Selector0~1_combout\ $end
$var wire 1 `- \inst14|inst|Selector0~2_combout\ $end
$var wire 1 a- \inst14|inst|Selector0~3_combout\ $end
$var wire 1 b- \inst14|inst|busy~q\ $end
$var wire 1 c- \inst14|inst14|Selector22~1_combout\ $end
$var wire 1 d- \inst14|inst14|state~18_combout\ $end
$var wire 1 e- \inst14|inst14|data_out[2]~19_combout\ $end
$var wire 1 f- \inst14|inst14|Selector21~0_combout\ $end
$var wire 1 g- \inst14|inst14|Selector16~0_combout\ $end
$var wire 1 h- \inst14|inst14|Selector16~1_combout\ $end
$var wire 1 i- \inst14|inst14|state.idle~q\ $end
$var wire 1 j- \inst14|inst14|rnw~1_combout\ $end
$var wire 1 k- \inst14|inst14|rnw~0_combout\ $end
$var wire 1 l- \inst14|inst14|rnw~2_combout\ $end
$var wire 1 m- \inst14|inst14|rnw~3_combout\ $end
$var wire 1 n- \inst14|inst14|rnw~feeder_combout\ $end
$var wire 1 o- \inst14|inst14|rnw~q\ $end
$var wire 1 p- \inst14|inst|Selector23~1_combout\ $end
$var wire 1 q- \inst14|inst|Selector23~2_combout\ $end
$var wire 1 r- \inst14|inst|Selector23~3_combout\ $end
$var wire 1 s- \inst14|inst|state.rd~q\ $end
$var wire 1 t- \inst14|inst|Selector29~0_combout\ $end
$var wire 1 u- \inst14|inst|Selector29~1_combout\ $end
$var wire 1 v- \inst14|inst|ack_error~q\ $end
$var wire 1 w- \inst14|inst|Selector24~0_combout\ $end
$var wire 1 x- \inst14|inst|Selector24~1_combout\ $end
$var wire 1 y- \inst14|inst|state.stop~q\ $end
$var wire 1 z- \inst14|inst13~combout\ $end
$var wire 1 {- \inst14|inst13~clkctrl_outclk\ $end
$var wire 1 |- \inst14|inst14|data_in[9]~feeder_combout\ $end
$var wire 1 }- \inst14|inst14|data_in[1]~feeder_combout\ $end
$var wire 1 ~- \inst14|inst14|Selector29~0_combout\ $end
$var wire 1 !. \inst14|inst14|tx_byte[7]~0_combout\ $end
$var wire 1 ". \inst14|inst14|tx_byte[7]~1_combout\ $end
$var wire 1 #. \inst14|inst1[0]~8_combout\ $end
$var wire 1 $. \inst14|inst14|data_in[0]~feeder_combout\ $end
$var wire 1 %. \inst14|inst14|Selector30~0_combout\ $end
$var wire 1 &. \inst14|inst|Mux4~0_combout\ $end
$var wire 1 '. \inst14|inst14|data_in[11]~feeder_combout\ $end
$var wire 1 (. \inst14|inst14|data_in[3]~feeder_combout\ $end
$var wire 1 ). \inst14|inst14|Selector27~0_combout\ $end
$var wire 1 *. \inst14|inst14|data_in[2]~feeder_combout\ $end
$var wire 1 +. \inst14|inst14|Selector28~0_combout\ $end
$var wire 1 ,. \inst14|inst|Mux4~1_combout\ $end
$var wire 1 -. \inst14|inst14|data_in[6]~feeder_combout\ $end
$var wire 1 .. \inst14|inst14|data_in[14]~feeder_combout\ $end
$var wire 1 /. \inst14|inst14|Selector24~0_combout\ $end
$var wire 1 0. \inst14|inst14|data_in[13]~feeder_combout\ $end
$var wire 1 1. \inst14|inst14|data_in[5]~feeder_combout\ $end
$var wire 1 2. \inst14|inst14|Selector25~0_combout\ $end
$var wire 1 3. \inst14|inst14|data_in[12]~feeder_combout\ $end
$var wire 1 4. \inst14|inst14|data_in[4]~feeder_combout\ $end
$var wire 1 5. \inst14|inst14|Selector26~0_combout\ $end
$var wire 1 6. \inst14|inst|Mux4~2_combout\ $end
$var wire 1 7. \inst14|inst14|data_in[7]~feeder_combout\ $end
$var wire 1 8. \inst14|inst14|data_in[15]~feeder_combout\ $end
$var wire 1 9. \inst14|inst14|Selector23~0_combout\ $end
$var wire 1 :. \inst14|inst|Mux4~3_combout\ $end
$var wire 1 ;. \inst14|inst|Selector25~7_combout\ $end
$var wire 1 <. \inst14|inst|Selector25~4_combout\ $end
$var wire 1 =. \inst14|inst|Selector25~5_combout\ $end
$var wire 1 >. \inst14|inst|Mux0~2_combout\ $end
$var wire 1 ?. \inst14|inst|Mux0~3_combout\ $end
$var wire 1 @. \inst14|inst|Mux0~0_combout\ $end
$var wire 1 A. \inst14|inst|Mux0~1_combout\ $end
$var wire 1 B. \inst14|inst|Selector25~13_combout\ $end
$var wire 1 C. \inst14|inst|Mux2~0_combout\ $end
$var wire 1 D. \inst14|inst|Mux2~1_combout\ $end
$var wire 1 E. \inst14|inst|Mux2~2_combout\ $end
$var wire 1 F. \inst14|inst|Mux2~3_combout\ $end
$var wire 1 G. \inst14|inst|Selector23~0_combout\ $end
$var wire 1 H. \inst14|inst|Selector25~11_combout\ $end
$var wire 1 I. \inst14|inst|Mux3~0_combout\ $end
$var wire 1 J. \inst14|inst|Mux3~1_combout\ $end
$var wire 1 K. \inst14|inst|Mux3~2_combout\ $end
$var wire 1 L. \inst14|inst|Mux3~3_combout\ $end
$var wire 1 M. \inst14|inst|Selector25~8_combout\ $end
$var wire 1 N. \inst14|inst|Mux1~0_combout\ $end
$var wire 1 O. \inst14|inst|Mux1~1_combout\ $end
$var wire 1 P. \inst14|inst|Mux1~2_combout\ $end
$var wire 1 Q. \inst14|inst|Mux1~3_combout\ $end
$var wire 1 R. \inst14|inst|Selector25~9_combout\ $end
$var wire 1 S. \inst14|inst|Selector25~10_combout\ $end
$var wire 1 T. \inst14|inst|Selector25~14_combout\ $end
$var wire 1 U. \inst14|inst|Selector25~0_combout\ $end
$var wire 1 V. \inst14|inst|Selector25~1_combout\ $end
$var wire 1 W. \inst14|inst|Selector25~2_combout\ $end
$var wire 1 X. \inst14|inst|Selector25~3_combout\ $end
$var wire 1 Y. \inst14|inst|Selector25~12_combout\ $end
$var wire 1 Z. \inst14|inst|sda_int~q\ $end
$var wire 1 [. \inst14|inst|Selector30~0_combout\ $end
$var wire 1 \. \inst14|inst|scl_clk~1_combout\ $end
$var wire 1 ]. \inst14|inst|scl_clk~en_q\ $end
$var wire 1 ^. \inst14|inst|Selector17~0_combout\ $end
$var wire 1 _. \inst14|inst|scl_req~0_combout\ $end
$var wire 1 `. \inst14|inst|Selector17~1_combout\ $end
$var wire 1 a. \inst14|inst|Selector17~2_combout\ $end
$var wire 1 b. \inst14|inst|Selector17~3_combout\ $end
$var wire 1 c. \inst14|inst|Selector17~4_combout\ $end
$var wire 1 d. \inst14|inst|scl_req~q\ $end
$var wire 1 e. \inst14|inst|scl_ena~q\ $end
$var wire 1 f. \inst14|inst|scl~1_combout\ $end
$var wire 1 g. \inst16|Add0~8_combout\ $end
$var wire 1 h. \inst16|Add0~15\ $end
$var wire 1 i. \inst16|Add0~16_combout\ $end
$var wire 1 j. \inst16|Add0~67_combout\ $end
$var wire 1 k. \inst16|Add0~17\ $end
$var wire 1 l. \inst16|Add0~18_combout\ $end
$var wire 1 m. \inst16|Add0~68_combout\ $end
$var wire 1 n. \inst16|Add0~19\ $end
$var wire 1 o. \inst16|Add0~20_combout\ $end
$var wire 1 p. \inst16|Add0~22_combout\ $end
$var wire 1 q. \inst16|Add0~21\ $end
$var wire 1 r. \inst16|Add0~23_combout\ $end
$var wire 1 s. \inst16|Add0~69_combout\ $end
$var wire 1 t. \inst16|LessThan0~5_combout\ $end
$var wire 1 u. \inst16|Add0~63_combout\ $end
$var wire 1 v. \inst16|Add0~9\ $end
$var wire 1 w. \inst16|Add0~10_combout\ $end
$var wire 1 x. \inst16|Add0~64_combout\ $end
$var wire 1 y. \inst16|Add0~11\ $end
$var wire 1 z. \inst16|Add0~12_combout\ $end
$var wire 1 {. \inst16|Add0~65_combout\ $end
$var wire 1 |. \inst16|Add0~13\ $end
$var wire 1 }. \inst16|Add0~14_combout\ $end
$var wire 1 ~. \inst16|Add0~66_combout\ $end
$var wire 1 !/ \inst16|LessThan0~6_combout\ $end
$var wire 1 "/ \inst16|Add0~24\ $end
$var wire 1 #/ \inst16|Add0~25_combout\ $end
$var wire 1 $/ \inst16|Add0~70_combout\ $end
$var wire 1 %/ \inst16|Add0~26\ $end
$var wire 1 &/ \inst16|Add0~27_combout\ $end
$var wire 1 '/ \inst16|Add0~29_combout\ $end
$var wire 1 (/ \inst16|Add0~28\ $end
$var wire 1 )/ \inst16|Add0~30_combout\ $end
$var wire 1 */ \inst16|Add0~71_combout\ $end
$var wire 1 +/ \inst16|Add0~31\ $end
$var wire 1 ,/ \inst16|Add0~32_combout\ $end
$var wire 1 -/ \inst16|Add0~72_combout\ $end
$var wire 1 ./ \inst16|LessThan0~3_combout\ $end
$var wire 1 // \inst16|Add0~33\ $end
$var wire 1 0/ \inst16|Add0~34_combout\ $end
$var wire 1 1/ \inst16|Add0~74_combout\ $end
$var wire 1 2/ \inst16|Add0~35\ $end
$var wire 1 3/ \inst16|Add0~36_combout\ $end
$var wire 1 4/ \inst16|Add0~75_combout\ $end
$var wire 1 5/ \inst16|Add0~37\ $end
$var wire 1 6/ \inst16|Add0~38_combout\ $end
$var wire 1 7/ \inst16|Add0~40_combout\ $end
$var wire 1 8/ \inst16|Add0~39\ $end
$var wire 1 9/ \inst16|Add0~41_combout\ $end
$var wire 1 :/ \inst16|Add0~73_combout\ $end
$var wire 1 ;/ \inst16|LessThan0~2_combout\ $end
$var wire 1 </ \inst16|Add0~42\ $end
$var wire 1 =/ \inst16|Add0~43_combout\ $end
$var wire 1 >/ \inst16|Add0~45_combout\ $end
$var wire 1 ?/ \inst16|Add0~44\ $end
$var wire 1 @/ \inst16|Add0~46_combout\ $end
$var wire 1 A/ \inst16|Add0~57_combout\ $end
$var wire 1 B/ \inst16|Add0~47\ $end
$var wire 1 C/ \inst16|Add0~49\ $end
$var wire 1 D/ \inst16|Add0~50_combout\ $end
$var wire 1 E/ \inst16|Add0~52_combout\ $end
$var wire 1 F/ \inst16|LessThan0~1_combout\ $end
$var wire 1 G/ \inst16|Add0~51\ $end
$var wire 1 H/ \inst16|Add0~53_combout\ $end
$var wire 1 I/ \inst16|Add0~76_combout\ $end
$var wire 1 J/ \inst16|Add0~54\ $end
$var wire 1 K/ \inst16|Add0~55_combout\ $end
$var wire 1 L/ \inst16|Add0~77_combout\ $end
$var wire 1 M/ \inst16|Add0~56\ $end
$var wire 1 N/ \inst16|Add0~59_combout\ $end
$var wire 1 O/ \inst16|Add0~78_combout\ $end
$var wire 1 P/ \inst16|Add0~60\ $end
$var wire 1 Q/ \inst16|Add0~61_combout\ $end
$var wire 1 R/ \inst16|Add0~79_combout\ $end
$var wire 1 S/ \inst16|LessThan0~0_combout\ $end
$var wire 1 T/ \inst16|LessThan0~4_combout\ $end
$var wire 1 U/ \inst16|LessThan0~7_combout\ $end
$var wire 1 V/ \inst16|Add2~0_combout\ $end
$var wire 1 W/ \inst16|enc_count~1_combout\ $end
$var wire 1 X/ \inst16|Add2~1\ $end
$var wire 1 Y/ \inst16|Add2~2_combout\ $end
$var wire 1 Z/ \inst16|enc_count~5_combout\ $end
$var wire 1 [/ \inst16|Add2~3\ $end
$var wire 1 \/ \inst16|Add2~4_combout\ $end
$var wire 1 ]/ \inst16|enc_count~3_combout\ $end
$var wire 1 ^/ \inst16|Add2~5\ $end
$var wire 1 _/ \inst16|Add2~6_combout\ $end
$var wire 1 `/ \inst16|enc_count~4_combout\ $end
$var wire 1 a/ \inst16|Add2~7\ $end
$var wire 1 b/ \inst16|Add2~8_combout\ $end
$var wire 1 c/ \inst16|enc_count~2_combout\ $end
$var wire 1 d/ \inst16|Equal0~0_combout\ $end
$var wire 1 e/ \inst16|bit_count[6]~0_combout\ $end
$var wire 1 f/ \inst16|bit_count[0]~1_combout\ $end
$var wire 1 g/ \inst16|Add1~1_cout\ $end
$var wire 1 h/ \inst16|Add1~2_combout\ $end
$var wire 1 i/ \inst16|Add1~19_combout\ $end
$var wire 1 j/ \inst16|Add1~3\ $end
$var wire 1 k/ \inst16|Add1~4_combout\ $end
$var wire 1 l/ \inst16|Add1~18_combout\ $end
$var wire 1 m/ \inst16|Add1~5\ $end
$var wire 1 n/ \inst16|Add1~6_combout\ $end
$var wire 1 o/ \inst16|Add1~17_combout\ $end
$var wire 1 p/ \inst16|Add1~7\ $end
$var wire 1 q/ \inst16|Add1~8_combout\ $end
$var wire 1 r/ \inst16|Add1~16_combout\ $end
$var wire 1 s/ \inst16|Add1~9\ $end
$var wire 1 t/ \inst16|Add1~10_combout\ $end
$var wire 1 u/ \inst16|Add1~15_combout\ $end
$var wire 1 v/ \inst16|Add1~11\ $end
$var wire 1 w/ \inst16|Add1~12_combout\ $end
$var wire 1 x/ \inst16|Add1~14_combout\ $end
$var wire 1 y/ \inst16|reset_count~0_combout\ $end
$var wire 1 z/ \inst16|reset_count~1_combout\ $end
$var wire 1 {/ \inst16|reset_count~2_combout\ $end
$var wire 1 |/ \inst16|Add0~48_combout\ $end
$var wire 1 }/ \inst16|Add0~58_combout\ $end
$var wire 1 ~/ \inst16|sda~0_combout\ $end
$var wire 1 !0 \inst16|enc_count~0_combout\ $end
$var wire 1 "0 \inst16|sda~1_combout\ $end
$var wire 1 #0 \inst16|sda~2_combout\ $end
$var wire 1 $0 \inst16|sda~3_combout\ $end
$var wire 1 %0 \inst16|sda~4_combout\ $end
$var wire 1 &0 \inst16|sda~7_combout\ $end
$var wire 1 '0 \inst16|sda~8_combout\ $end
$var wire 1 (0 \inst16|sda~5_combout\ $end
$var wire 1 )0 \inst16|sda~6_combout\ $end
$var wire 1 *0 \inst16|sda~9_combout\ $end
$var wire 1 +0 \inst16|sda~q\ $end
$var wire 1 ,0 \inst9|inst7~0_combout\ $end
$var wire 1 -0 \inst9|inst7~combout\ $end
$var wire 1 .0 \inst9|inst7~clkctrl_outclk\ $end
$var wire 1 /0 \inst9|inst1|latched_hex[2]~feeder_combout\ $end
$var wire 1 00 \inst9|inst1|latched_hex[1]~feeder_combout\ $end
$var wire 1 10 \inst9|inst1|latched_hex[0]~feeder_combout\ $end
$var wire 1 20 \inst9|inst1|Mux0~0_combout\ $end
$var wire 1 30 \inst9|inst1|Mux1~0_combout\ $end
$var wire 1 40 \inst9|inst1|Mux2~0_combout\ $end
$var wire 1 50 \inst9|inst1|Mux3~0_combout\ $end
$var wire 1 60 \inst9|inst1|Mux4~0_combout\ $end
$var wire 1 70 \inst9|inst1|Mux5~0_combout\ $end
$var wire 1 80 \inst9|inst1|Mux6~0_combout\ $end
$var wire 1 90 \inst9|inst2|latched_hex[0]~feeder_combout\ $end
$var wire 1 :0 \inst9|inst2|Mux0~0_combout\ $end
$var wire 1 ;0 \inst9|inst2|Mux1~0_combout\ $end
$var wire 1 <0 \inst9|inst2|Mux2~0_combout\ $end
$var wire 1 =0 \inst9|inst2|Mux3~0_combout\ $end
$var wire 1 >0 \inst9|inst2|Mux4~0_combout\ $end
$var wire 1 ?0 \inst9|inst2|Mux5~0_combout\ $end
$var wire 1 @0 \inst9|inst2|Mux6~0_combout\ $end
$var wire 1 A0 \inst9|inst3|latched_hex[1]~feeder_combout\ $end
$var wire 1 B0 \inst9|inst3|Mux0~0_combout\ $end
$var wire 1 C0 \inst9|inst3|Mux1~0_combout\ $end
$var wire 1 D0 \inst9|inst3|Mux2~0_combout\ $end
$var wire 1 E0 \inst9|inst3|Mux3~0_combout\ $end
$var wire 1 F0 \inst9|inst3|Mux4~0_combout\ $end
$var wire 1 G0 \inst9|inst3|Mux5~0_combout\ $end
$var wire 1 H0 \inst9|inst3|Mux6~0_combout\ $end
$var wire 1 I0 \inst9|inst4|latched_hex[1]~feeder_combout\ $end
$var wire 1 J0 \inst9|inst4|latched_hex[3]~feeder_combout\ $end
$var wire 1 K0 \inst9|inst4|Mux0~0_combout\ $end
$var wire 1 L0 \inst9|inst4|Mux1~0_combout\ $end
$var wire 1 M0 \inst9|inst4|Mux2~0_combout\ $end
$var wire 1 N0 \inst9|inst4|Mux3~0_combout\ $end
$var wire 1 O0 \inst9|inst4|Mux4~0_combout\ $end
$var wire 1 P0 \inst9|inst4|Mux5~0_combout\ $end
$var wire 1 Q0 \inst9|inst4|Mux6~0_combout\ $end
$var wire 1 R0 \inst3|I2C_DATA_EN~2_combout\ $end
$var wire 1 S0 \inst9|inst8~combout\ $end
$var wire 1 T0 \inst9|inst8~clkctrl_outclk\ $end
$var wire 1 U0 \inst9|inst5|Mux0~0_combout\ $end
$var wire 1 V0 \inst9|inst5|Mux1~0_combout\ $end
$var wire 1 W0 \inst9|inst5|Mux2~0_combout\ $end
$var wire 1 X0 \inst9|inst5|Mux3~0_combout\ $end
$var wire 1 Y0 \inst9|inst5|Mux4~0_combout\ $end
$var wire 1 Z0 \inst9|inst5|Mux5~0_combout\ $end
$var wire 1 [0 \inst9|inst5|Mux6~0_combout\ $end
$var wire 1 \0 \inst9|inst6|Mux0~0_combout\ $end
$var wire 1 ]0 \inst9|inst6|Mux1~0_combout\ $end
$var wire 1 ^0 \inst9|inst6|Mux2~0_combout\ $end
$var wire 1 _0 \inst9|inst6|Mux3~0_combout\ $end
$var wire 1 `0 \inst9|inst6|Mux4~0_combout\ $end
$var wire 1 a0 \inst9|inst6|Mux5~0_combout\ $end
$var wire 1 b0 \inst9|inst6|Mux6~0_combout\ $end
$var wire 1 c0 \inst12~combout\ $end
$var wire 1 d0 \inst12~clkctrl_outclk\ $end
$var wire 1 e0 \inst6|DATA[8]~feeder_combout\ $end
$var wire 1 f0 \inst6|DATA[7]~feeder_combout\ $end
$var wire 1 g0 \inst6|DATA[6]~feeder_combout\ $end
$var wire 1 h0 \inst6|DATA[5]~feeder_combout\ $end
$var wire 1 i0 \inst6|DATA[4]~feeder_combout\ $end
$var wire 1 j0 \inst6|DATA[3]~feeder_combout\ $end
$var wire 1 k0 \inst6|DATA[2]~feeder_combout\ $end
$var wire 1 l0 \inst6|DATA[0]~feeder_combout\ $end
$var wire 1 m0 \inst14|inst14|tx_addr\ [7] $end
$var wire 1 n0 \inst14|inst14|tx_addr\ [6] $end
$var wire 1 o0 \inst14|inst14|tx_addr\ [5] $end
$var wire 1 p0 \inst14|inst14|tx_addr\ [4] $end
$var wire 1 q0 \inst14|inst14|tx_addr\ [3] $end
$var wire 1 r0 \inst14|inst14|tx_addr\ [2] $end
$var wire 1 s0 \inst14|inst14|tx_addr\ [1] $end
$var wire 1 t0 \inst14|inst14|tx_addr\ [0] $end
$var wire 1 u0 \inst1|altpll_component|auto_generated|wire_pll1_clk\ [4] $end
$var wire 1 v0 \inst1|altpll_component|auto_generated|wire_pll1_clk\ [3] $end
$var wire 1 w0 \inst1|altpll_component|auto_generated|wire_pll1_clk\ [2] $end
$var wire 1 x0 \inst1|altpll_component|auto_generated|wire_pll1_clk\ [1] $end
$var wire 1 y0 \inst1|altpll_component|auto_generated|wire_pll1_clk\ [0] $end
$var wire 1 z0 \inst|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 {0 \inst|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 |0 \inst|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 }0 \inst|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 ~0 \inst|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 !1 \inst|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 "1 \inst|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 #1 \inst|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 $1 \inst|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 %1 \inst|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 &1 \inst|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 '1 \inst|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 (1 \inst|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 )1 \inst|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 *1 \inst|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 +1 \inst|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 ,1 \inst9|inst3|latched_hex\ [3] $end
$var wire 1 -1 \inst9|inst3|latched_hex\ [2] $end
$var wire 1 .1 \inst9|inst3|latched_hex\ [1] $end
$var wire 1 /1 \inst9|inst3|latched_hex\ [0] $end
$var wire 1 01 \inst4|COUNT\ [15] $end
$var wire 1 11 \inst4|COUNT\ [14] $end
$var wire 1 21 \inst4|COUNT\ [13] $end
$var wire 1 31 \inst4|COUNT\ [12] $end
$var wire 1 41 \inst4|COUNT\ [11] $end
$var wire 1 51 \inst4|COUNT\ [10] $end
$var wire 1 61 \inst4|COUNT\ [9] $end
$var wire 1 71 \inst4|COUNT\ [8] $end
$var wire 1 81 \inst4|COUNT\ [7] $end
$var wire 1 91 \inst4|COUNT\ [6] $end
$var wire 1 :1 \inst4|COUNT\ [5] $end
$var wire 1 ;1 \inst4|COUNT\ [4] $end
$var wire 1 <1 \inst4|COUNT\ [3] $end
$var wire 1 =1 \inst4|COUNT\ [2] $end
$var wire 1 >1 \inst4|COUNT\ [1] $end
$var wire 1 ?1 \inst4|COUNT\ [0] $end
$var wire 1 @1 \inst9|inst2|latched_hex\ [3] $end
$var wire 1 A1 \inst9|inst2|latched_hex\ [2] $end
$var wire 1 B1 \inst9|inst2|latched_hex\ [1] $end
$var wire 1 C1 \inst9|inst2|latched_hex\ [0] $end
$var wire 1 D1 \inst5|count_100kHz\ [5] $end
$var wire 1 E1 \inst5|count_100kHz\ [4] $end
$var wire 1 F1 \inst5|count_100kHz\ [3] $end
$var wire 1 G1 \inst5|count_100kHz\ [2] $end
$var wire 1 H1 \inst5|count_100kHz\ [1] $end
$var wire 1 I1 \inst5|count_100kHz\ [0] $end
$var wire 1 J1 \inst9|inst1|latched_hex\ [3] $end
$var wire 1 K1 \inst9|inst1|latched_hex\ [2] $end
$var wire 1 L1 \inst9|inst1|latched_hex\ [1] $end
$var wire 1 M1 \inst9|inst1|latched_hex\ [0] $end
$var wire 1 N1 \inst16|bit_count\ [6] $end
$var wire 1 O1 \inst16|bit_count\ [5] $end
$var wire 1 P1 \inst16|bit_count\ [4] $end
$var wire 1 Q1 \inst16|bit_count\ [3] $end
$var wire 1 R1 \inst16|bit_count\ [2] $end
$var wire 1 S1 \inst16|bit_count\ [1] $end
$var wire 1 T1 \inst16|bit_count\ [0] $end
$var wire 1 U1 \inst5|count_32Hz\ [17] $end
$var wire 1 V1 \inst5|count_32Hz\ [16] $end
$var wire 1 W1 \inst5|count_32Hz\ [15] $end
$var wire 1 X1 \inst5|count_32Hz\ [14] $end
$var wire 1 Y1 \inst5|count_32Hz\ [13] $end
$var wire 1 Z1 \inst5|count_32Hz\ [12] $end
$var wire 1 [1 \inst5|count_32Hz\ [11] $end
$var wire 1 \1 \inst5|count_32Hz\ [10] $end
$var wire 1 ]1 \inst5|count_32Hz\ [9] $end
$var wire 1 ^1 \inst5|count_32Hz\ [8] $end
$var wire 1 _1 \inst5|count_32Hz\ [7] $end
$var wire 1 `1 \inst5|count_32Hz\ [6] $end
$var wire 1 a1 \inst5|count_32Hz\ [5] $end
$var wire 1 b1 \inst5|count_32Hz\ [4] $end
$var wire 1 c1 \inst5|count_32Hz\ [3] $end
$var wire 1 d1 \inst5|count_32Hz\ [2] $end
$var wire 1 e1 \inst5|count_32Hz\ [1] $end
$var wire 1 f1 \inst5|count_32Hz\ [0] $end
$var wire 1 g1 \inst|PC\ [10] $end
$var wire 1 h1 \inst|PC\ [9] $end
$var wire 1 i1 \inst|PC\ [8] $end
$var wire 1 j1 \inst|PC\ [7] $end
$var wire 1 k1 \inst|PC\ [6] $end
$var wire 1 l1 \inst|PC\ [5] $end
$var wire 1 m1 \inst|PC\ [4] $end
$var wire 1 n1 \inst|PC\ [3] $end
$var wire 1 o1 \inst|PC\ [2] $end
$var wire 1 p1 \inst|PC\ [1] $end
$var wire 1 q1 \inst|PC\ [0] $end
$var wire 1 r1 \inst9|inst4|latched_hex\ [3] $end
$var wire 1 s1 \inst9|inst4|latched_hex\ [2] $end
$var wire 1 t1 \inst9|inst4|latched_hex\ [1] $end
$var wire 1 u1 \inst9|inst4|latched_hex\ [0] $end
$var wire 1 v1 \inst14|inst|bit_cnt\ [2] $end
$var wire 1 w1 \inst14|inst|bit_cnt\ [1] $end
$var wire 1 x1 \inst14|inst|bit_cnt\ [0] $end
$var wire 1 y1 \inst9|inst5|latched_hex\ [3] $end
$var wire 1 z1 \inst9|inst5|latched_hex\ [2] $end
$var wire 1 {1 \inst9|inst5|latched_hex\ [1] $end
$var wire 1 |1 \inst9|inst5|latched_hex\ [0] $end
$var wire 1 }1 \inst9|inst6|latched_hex\ [3] $end
$var wire 1 ~1 \inst9|inst6|latched_hex\ [2] $end
$var wire 1 !2 \inst9|inst6|latched_hex\ [1] $end
$var wire 1 "2 \inst9|inst6|latched_hex\ [0] $end
$var wire 1 #2 \inst6|DATA\ [15] $end
$var wire 1 $2 \inst6|DATA\ [14] $end
$var wire 1 %2 \inst6|DATA\ [13] $end
$var wire 1 &2 \inst6|DATA\ [12] $end
$var wire 1 '2 \inst6|DATA\ [11] $end
$var wire 1 (2 \inst6|DATA\ [10] $end
$var wire 1 )2 \inst6|DATA\ [9] $end
$var wire 1 *2 \inst6|DATA\ [8] $end
$var wire 1 +2 \inst6|DATA\ [7] $end
$var wire 1 ,2 \inst6|DATA\ [6] $end
$var wire 1 -2 \inst6|DATA\ [5] $end
$var wire 1 .2 \inst6|DATA\ [4] $end
$var wire 1 /2 \inst6|DATA\ [3] $end
$var wire 1 02 \inst6|DATA\ [2] $end
$var wire 1 12 \inst6|DATA\ [1] $end
$var wire 1 22 \inst6|DATA\ [0] $end
$var wire 1 32 \inst16|reset_count\ [23] $end
$var wire 1 42 \inst16|reset_count\ [22] $end
$var wire 1 52 \inst16|reset_count\ [21] $end
$var wire 1 62 \inst16|reset_count\ [20] $end
$var wire 1 72 \inst16|reset_count\ [19] $end
$var wire 1 82 \inst16|reset_count\ [18] $end
$var wire 1 92 \inst16|reset_count\ [17] $end
$var wire 1 :2 \inst16|reset_count\ [16] $end
$var wire 1 ;2 \inst16|reset_count\ [15] $end
$var wire 1 <2 \inst16|reset_count\ [14] $end
$var wire 1 =2 \inst16|reset_count\ [13] $end
$var wire 1 >2 \inst16|reset_count\ [12] $end
$var wire 1 ?2 \inst16|reset_count\ [11] $end
$var wire 1 @2 \inst16|reset_count\ [10] $end
$var wire 1 A2 \inst16|reset_count\ [9] $end
$var wire 1 B2 \inst16|reset_count\ [8] $end
$var wire 1 C2 \inst16|reset_count\ [7] $end
$var wire 1 D2 \inst16|reset_count\ [6] $end
$var wire 1 E2 \inst16|reset_count\ [5] $end
$var wire 1 F2 \inst16|reset_count\ [4] $end
$var wire 1 G2 \inst16|reset_count\ [3] $end
$var wire 1 H2 \inst16|reset_count\ [2] $end
$var wire 1 I2 \inst16|reset_count\ [1] $end
$var wire 1 J2 \inst16|reset_count\ [0] $end
$var wire 1 K2 \inst16|enc_count\ [4] $end
$var wire 1 L2 \inst16|enc_count\ [3] $end
$var wire 1 M2 \inst16|enc_count\ [2] $end
$var wire 1 N2 \inst16|enc_count\ [1] $end
$var wire 1 O2 \inst16|enc_count\ [0] $end
$var wire 1 P2 \inst14|inst14|data_out\ [15] $end
$var wire 1 Q2 \inst14|inst14|data_out\ [14] $end
$var wire 1 R2 \inst14|inst14|data_out\ [13] $end
$var wire 1 S2 \inst14|inst14|data_out\ [12] $end
$var wire 1 T2 \inst14|inst14|data_out\ [11] $end
$var wire 1 U2 \inst14|inst14|data_out\ [10] $end
$var wire 1 V2 \inst14|inst14|data_out\ [9] $end
$var wire 1 W2 \inst14|inst14|data_out\ [8] $end
$var wire 1 X2 \inst14|inst14|data_out\ [7] $end
$var wire 1 Y2 \inst14|inst14|data_out\ [6] $end
$var wire 1 Z2 \inst14|inst14|data_out\ [5] $end
$var wire 1 [2 \inst14|inst14|data_out\ [4] $end
$var wire 1 \2 \inst14|inst14|data_out\ [3] $end
$var wire 1 ]2 \inst14|inst14|data_out\ [2] $end
$var wire 1 ^2 \inst14|inst14|data_out\ [1] $end
$var wire 1 _2 \inst14|inst14|data_out\ [0] $end
$var wire 1 `2 \inst|IR\ [15] $end
$var wire 1 a2 \inst|IR\ [14] $end
$var wire 1 b2 \inst|IR\ [13] $end
$var wire 1 c2 \inst|IR\ [12] $end
$var wire 1 d2 \inst|IR\ [11] $end
$var wire 1 e2 \inst|IR\ [10] $end
$var wire 1 f2 \inst|IR\ [9] $end
$var wire 1 g2 \inst|IR\ [8] $end
$var wire 1 h2 \inst|IR\ [7] $end
$var wire 1 i2 \inst|IR\ [6] $end
$var wire 1 j2 \inst|IR\ [5] $end
$var wire 1 k2 \inst|IR\ [4] $end
$var wire 1 l2 \inst|IR\ [3] $end
$var wire 1 m2 \inst|IR\ [2] $end
$var wire 1 n2 \inst|IR\ [1] $end
$var wire 1 o2 \inst|IR\ [0] $end
$var wire 1 p2 \inst7|B_DI\ [15] $end
$var wire 1 q2 \inst7|B_DI\ [14] $end
$var wire 1 r2 \inst7|B_DI\ [13] $end
$var wire 1 s2 \inst7|B_DI\ [12] $end
$var wire 1 t2 \inst7|B_DI\ [11] $end
$var wire 1 u2 \inst7|B_DI\ [10] $end
$var wire 1 v2 \inst7|B_DI\ [9] $end
$var wire 1 w2 \inst7|B_DI\ [8] $end
$var wire 1 x2 \inst7|B_DI\ [7] $end
$var wire 1 y2 \inst7|B_DI\ [6] $end
$var wire 1 z2 \inst7|B_DI\ [5] $end
$var wire 1 {2 \inst7|B_DI\ [4] $end
$var wire 1 |2 \inst7|B_DI\ [3] $end
$var wire 1 }2 \inst7|B_DI\ [2] $end
$var wire 1 ~2 \inst7|B_DI\ [1] $end
$var wire 1 !3 \inst7|B_DI\ [0] $end
$var wire 1 "3 \inst|AC\ [15] $end
$var wire 1 #3 \inst|AC\ [14] $end
$var wire 1 $3 \inst|AC\ [13] $end
$var wire 1 %3 \inst|AC\ [12] $end
$var wire 1 &3 \inst|AC\ [11] $end
$var wire 1 '3 \inst|AC\ [10] $end
$var wire 1 (3 \inst|AC\ [9] $end
$var wire 1 )3 \inst|AC\ [8] $end
$var wire 1 *3 \inst|AC\ [7] $end
$var wire 1 +3 \inst|AC\ [6] $end
$var wire 1 ,3 \inst|AC\ [5] $end
$var wire 1 -3 \inst|AC\ [4] $end
$var wire 1 .3 \inst|AC\ [3] $end
$var wire 1 /3 \inst|AC\ [2] $end
$var wire 1 03 \inst|AC\ [1] $end
$var wire 1 13 \inst|AC\ [0] $end
$var wire 1 23 \inst14|inst|data_rd\ [7] $end
$var wire 1 33 \inst14|inst|data_rd\ [6] $end
$var wire 1 43 \inst14|inst|data_rd\ [5] $end
$var wire 1 53 \inst14|inst|data_rd\ [4] $end
$var wire 1 63 \inst14|inst|data_rd\ [3] $end
$var wire 1 73 \inst14|inst|data_rd\ [2] $end
$var wire 1 83 \inst14|inst|data_rd\ [1] $end
$var wire 1 93 \inst14|inst|data_rd\ [0] $end
$var wire 1 :3 \inst14|inst|data_rx\ [7] $end
$var wire 1 ;3 \inst14|inst|data_rx\ [6] $end
$var wire 1 <3 \inst14|inst|data_rx\ [5] $end
$var wire 1 =3 \inst14|inst|data_rx\ [4] $end
$var wire 1 >3 \inst14|inst|data_rx\ [3] $end
$var wire 1 ?3 \inst14|inst|data_rx\ [2] $end
$var wire 1 @3 \inst14|inst|data_rx\ [1] $end
$var wire 1 A3 \inst14|inst|data_rx\ [0] $end
$var wire 1 B3 \inst14|inst14|cmd_in\ [7] $end
$var wire 1 C3 \inst14|inst14|cmd_in\ [6] $end
$var wire 1 D3 \inst14|inst14|cmd_in\ [5] $end
$var wire 1 E3 \inst14|inst14|cmd_in\ [4] $end
$var wire 1 F3 \inst14|inst14|cmd_in\ [3] $end
$var wire 1 G3 \inst14|inst14|cmd_in\ [2] $end
$var wire 1 H3 \inst14|inst14|cmd_in\ [1] $end
$var wire 1 I3 \inst14|inst14|cmd_in\ [0] $end
$var wire 1 J3 \inst14|inst|addr_rw\ [7] $end
$var wire 1 K3 \inst14|inst|addr_rw\ [6] $end
$var wire 1 L3 \inst14|inst|addr_rw\ [5] $end
$var wire 1 M3 \inst14|inst|addr_rw\ [4] $end
$var wire 1 N3 \inst14|inst|addr_rw\ [3] $end
$var wire 1 O3 \inst14|inst|addr_rw\ [2] $end
$var wire 1 P3 \inst14|inst|addr_rw\ [1] $end
$var wire 1 Q3 \inst14|inst|addr_rw\ [0] $end
$var wire 1 R3 \inst14|inst14|tx_byte\ [7] $end
$var wire 1 S3 \inst14|inst14|tx_byte\ [6] $end
$var wire 1 T3 \inst14|inst14|tx_byte\ [5] $end
$var wire 1 U3 \inst14|inst14|tx_byte\ [4] $end
$var wire 1 V3 \inst14|inst14|tx_byte\ [3] $end
$var wire 1 W3 \inst14|inst14|tx_byte\ [2] $end
$var wire 1 X3 \inst14|inst14|tx_byte\ [1] $end
$var wire 1 Y3 \inst14|inst14|tx_byte\ [0] $end
$var wire 1 Z3 \inst14|inst|data_tx\ [7] $end
$var wire 1 [3 \inst14|inst|data_tx\ [6] $end
$var wire 1 \3 \inst14|inst|data_tx\ [5] $end
$var wire 1 ]3 \inst14|inst|data_tx\ [4] $end
$var wire 1 ^3 \inst14|inst|data_tx\ [3] $end
$var wire 1 _3 \inst14|inst|data_tx\ [2] $end
$var wire 1 `3 \inst14|inst|data_tx\ [1] $end
$var wire 1 a3 \inst14|inst|data_tx\ [0] $end
$var wire 1 b3 \inst14|inst|count\ [2] $end
$var wire 1 c3 \inst14|inst|count\ [1] $end
$var wire 1 d3 \inst14|inst|count\ [0] $end
$var wire 1 e3 \inst14|inst14|addr_in\ [7] $end
$var wire 1 f3 \inst14|inst14|addr_in\ [6] $end
$var wire 1 g3 \inst14|inst14|addr_in\ [5] $end
$var wire 1 h3 \inst14|inst14|addr_in\ [4] $end
$var wire 1 i3 \inst14|inst14|addr_in\ [3] $end
$var wire 1 j3 \inst14|inst14|addr_in\ [2] $end
$var wire 1 k3 \inst14|inst14|addr_in\ [1] $end
$var wire 1 l3 \inst14|inst14|addr_in\ [0] $end
$var wire 1 m3 \inst14|inst14|data_in\ [15] $end
$var wire 1 n3 \inst14|inst14|data_in\ [14] $end
$var wire 1 o3 \inst14|inst14|data_in\ [13] $end
$var wire 1 p3 \inst14|inst14|data_in\ [12] $end
$var wire 1 q3 \inst14|inst14|data_in\ [11] $end
$var wire 1 r3 \inst14|inst14|data_in\ [10] $end
$var wire 1 s3 \inst14|inst14|data_in\ [9] $end
$var wire 1 t3 \inst14|inst14|data_in\ [8] $end
$var wire 1 u3 \inst14|inst14|data_in\ [7] $end
$var wire 1 v3 \inst14|inst14|data_in\ [6] $end
$var wire 1 w3 \inst14|inst14|data_in\ [5] $end
$var wire 1 x3 \inst14|inst14|data_in\ [4] $end
$var wire 1 y3 \inst14|inst14|data_in\ [3] $end
$var wire 1 z3 \inst14|inst14|data_in\ [2] $end
$var wire 1 {3 \inst14|inst14|data_in\ [1] $end
$var wire 1 |3 \inst14|inst14|data_in\ [0] $end
$var wire 1 }3 \inst4|IO_COUNT\ [15] $end
$var wire 1 ~3 \inst4|IO_COUNT\ [14] $end
$var wire 1 !4 \inst4|IO_COUNT\ [13] $end
$var wire 1 "4 \inst4|IO_COUNT\ [12] $end
$var wire 1 #4 \inst4|IO_COUNT\ [11] $end
$var wire 1 $4 \inst4|IO_COUNT\ [10] $end
$var wire 1 %4 \inst4|IO_COUNT\ [9] $end
$var wire 1 &4 \inst4|IO_COUNT\ [8] $end
$var wire 1 '4 \inst4|IO_COUNT\ [7] $end
$var wire 1 (4 \inst4|IO_COUNT\ [6] $end
$var wire 1 )4 \inst4|IO_COUNT\ [5] $end
$var wire 1 *4 \inst4|IO_COUNT\ [4] $end
$var wire 1 +4 \inst4|IO_COUNT\ [3] $end
$var wire 1 ,4 \inst4|IO_COUNT\ [2] $end
$var wire 1 -4 \inst4|IO_COUNT\ [1] $end
$var wire 1 .4 \inst4|IO_COUNT\ [0] $end
$var wire 1 /4 \inst14|inst|ALT_INV_data_clk~clkctrl_outclk\ $end
$var wire 1 04 \ALT_INV_KEY0~input_o\ $end
$var wire 1 14 \inst4|ALT_INV_process_0~0_combout\ $end
$var wire 1 24 \inst14|inst14|ALT_INV_latch_rdy~0_combout\ $end
$var wire 1 34 \inst9|inst6|ALT_INV_Mux0~0_combout\ $end
$var wire 1 44 \inst9|inst5|ALT_INV_Mux0~0_combout\ $end
$var wire 1 54 \inst9|inst4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 64 \inst9|inst3|ALT_INV_Mux0~0_combout\ $end
$var wire 1 74 \inst9|inst2|ALT_INV_Mux0~0_combout\ $end
$var wire 1 84 \inst9|inst1|ALT_INV_Mux0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1S"
1T"
1U"
0V"
1c"
1d"
1e"
0f"
1{"
1|"
1}"
0~"
1g"
1h"
1i"
0j"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
x!
1L
xM
xN
0Y
zZ
z[
0f
1g
xh
1i
1j
1k
1l
1m
1n
1o
0p
xq
xr
xS!
x%#
0&#
z'#
x(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
x6#
z7#
z8#
x9#
x:#
x;#
x<#
x=#
1>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
1J#
0K#
0L#
0M#
0N#
0O#
zP#
1Q#
0R#
1S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
1:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
1g$
1h$
0i$
0j$
0k$
0l$
1m$
1n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
12%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
1L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
1l%
1m%
0n%
0o%
0p%
1q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
1|%
z}%
1~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
1)&
0*&
0+&
0,&
x-&
1.&
0/&
00&
x1&
12&
03&
14&
05&
06&
17&
08&
09&
0:&
1;&
0<&
0=&
0>&
1?&
0@&
0A&
0B&
1C&
0D&
0E&
0F&
1G&
0H&
0I&
0J&
1K&
0L&
0M&
0N&
1O&
0P&
0Q&
0R&
1S&
0T&
0U&
0V&
0W&
1X&
1Y&
0Z&
1[&
0\&
0]&
0^&
0_&
0`&
0a&
1b&
1c&
0d&
0e&
0f&
1g&
0h&
0i&
0j&
1k&
0l&
0m&
0n&
1o&
0p&
0q&
0r&
0s&
0t&
1u&
xv&
1w&
0x&
0y&
0z&
0{&
0|&
0}&
1~&
0!'
0"'
1#'
1$'
1%'
0&'
0''
0('
1)'
0*'
0+'
0,'
1-'
0.'
1/'
10'
01'
02'
03'
04'
15'
06'
07'
08'
09'
1:'
1;'
1<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
1E'
1F'
1G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
1R'
1S'
1T'
1U'
0V'
0W'
1X'
xY'
1Z'
0['
1\'
1]'
1^'
0_'
1`'
1a'
xb'
1c'
0d'
1e'
1f'
1g'
0h'
xi'
1j'
0k'
1l'
1m'
1n'
1o'
0p'
1q'
xr'
1s'
0t'
1u'
1v'
1w'
1x'
0y'
1z'
x{'
1|'
0}'
0~'
0!(
0"(
1#(
1$(
0%(
1&(
1'(
x((
1)(
0*(
0+(
0,(
0-(
1.(
1/(
10(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
1L(
1M(
1N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
1W(
1X(
0Y(
1Z(
0[(
0\(
1](
0^(
1_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
1p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
1")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
14)
05)
06)
07)
08)
09)
0:)
0;)
0<)
1=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
1J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
1Z)
0[)
0\)
0])
1^)
0_)
0`)
0a)
0b)
1c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
1m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
1G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
1U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
1^*
0_*
1`*
1a*
0b*
1c*
0d*
0e*
0f*
1g*
1h*
1i*
1j*
1k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
1G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
1_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
11,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
1],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
1e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
1x,
xy,
1z,
0{,
0|,
1},
1~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
1.-
0/-
00-
01-
02-
03-
04-
05-
06-
17-
08-
09-
1:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
1B-
1C-
1D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
1N-
1O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
1]-
0^-
1_-
0`-
0a-
0b-
0c-
0d-
0e-
1f-
1g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
1|-
1}-
0~-
1!.
0".
1#.
1$.
0%.
1&.
1'.
1(.
0).
1*.
0+.
0,.
1-.
1..
0/.
10.
11.
02.
13.
14.
05.
16.
17.
18.
09.
0:.
0;.
0<.
0=.
1>.
0?.
1@.
0A.
0B.
1C.
0D.
1E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
1V.
1W.
1X.
0Y.
0Z.
1[.
1\.
0].
1^.
0_.
1`.
1a.
0b.
0c.
0d.
0e.
1f.
1g.
1h.
1i.
1j.
0k.
1l.
1m.
1n.
1o.
1p.
0q.
0r.
1s.
1t.
1u.
0v.
1w.
1x.
1y.
1z.
1{.
0|.
1}.
1~.
0!/
0"/
0#/
0$/
1%/
1&/
0'/
0(/
1)/
0*/
1+/
0,/
0-/
1./
0//
10/
01/
12/
03/
04/
05/
06/
07/
18/
19/
0:/
1;/
0</
0=/
0>/
1?/
0@/
0A/
0B/
1C/
1D/
0E/
1F/
0G/
1H/
0I/
1J/
0K/
0L/
0M/
0N/
0O/
1P/
1Q/
0R/
1S/
1T/
1U/
1V/
0W/
0X/
0Y/
0Z/
1[/
0\/
0]/
0^/
0_/
0`/
1a/
0b/
0c/
1d/
1e/
0f/
1g/
1h/
0i/
0j/
1k/
0l/
1m/
0n/
0o/
0p/
0q/
0r/
1s/
0t/
0u/
0v/
1w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
1"0
1#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
1/0
100
110
020
030
040
050
060
070
080
190
0:0
0;0
0<0
0=0
0>0
0?0
0@0
1A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
1I0
1J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1/4
x04
014
024
134
144
154
164
174
184
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
1}
0~
0!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
xV!
xW!
xX!
xY!
xZ!
0j!
0k!
0l!
0m!
0}!
0~!
0!"
0""
02"
03"
04"
05"
0E"
0F"
0G"
0H"
0m0
0n0
0o0
0p0
0q0
0r0
0s0
xt0
xu0
xv0
xw0
xx0
xy0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
x#2
x$2
x%2
x&2
x'2
x(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
x`2
xa2
xb2
xc2
xd2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
xp2
xq2
xr2
xs2
xt2
xu2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
xB3
xC3
0D3
0E3
xF3
xG3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
xb3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
xl3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0T!
xU!
1!#
1"#
1##
x$#
1["
1\"
1]"
0^"
1s"
1t"
1u"
0v"
1_"
1`"
1a"
0b"
1o"
1p"
1q"
0r"
1k"
1l"
1m"
0n"
1W"
1X"
1Y"
0Z"
1w"
1x"
1y"
0z"
$end
#10000000
