Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul 20 00:12:29 2022
| Host         : Thuong-Nguyen-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  311         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (311)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (818)
5. checking no_input_delay (7)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (311)
--------------------------
 There are 311 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (818)
--------------------------------------------------
 There are 818 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  855          inf        0.000                      0                  855           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           855 Endpoints
Min Delay           855 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.879ns  (logic 5.802ns (38.992%)  route 9.077ns (61.008%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=21, routed)          2.727     4.219    seg7Controller/LED_OBUF[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     4.343 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.091     5.434    accel_spi/SEG7_CATH_OBUF[6]_inst_i_5
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.558 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.810     6.368    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.492 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.102     7.594    accel_spi/SEG7_CATH[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.152     7.746 r  accel_spi/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.348    11.094    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.879 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.879    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.779ns  (logic 5.544ns (37.512%)  route 9.235ns (62.488%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=21, routed)          2.727     4.219    seg7Controller/LED_OBUF[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     4.343 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.091     5.434    accel_spi/SEG7_CATH_OBUF[6]_inst_i_5
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.558 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.810     6.368    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.492 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.099     7.591    accel_spi/SEG7_CATH[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124     7.715 r  accel_spi/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.508    11.224    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.779 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.779    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.372ns  (logic 5.777ns (40.198%)  route 8.595ns (59.802%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=21, routed)          2.727     4.219    seg7Controller/LED_OBUF[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     4.343 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.091     5.434    accel_spi/SEG7_CATH_OBUF[6]_inst_i_5
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.558 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.810     6.368    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.492 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.037     7.530    accel_spi/SEG7_CATH[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.150     7.680 r  accel_spi/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.930    10.609    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    14.372 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.372    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.617ns  (logic 5.769ns (42.364%)  route 7.848ns (57.636%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=21, routed)          2.727     4.219    seg7Controller/LED_OBUF[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     4.343 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.091     5.434    accel_spi/SEG7_CATH_OBUF[6]_inst_i_5
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.558 f  accel_spi/SEG7_CATH_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.810     6.368    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.492 r  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.099     7.591    accel_spi/SEG7_CATH[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.152     7.743 r  accel_spi/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.121     9.865    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.617 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.617    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 5.522ns (40.712%)  route 8.042ns (59.288%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  SW_IBUF[4]_inst/O
                         net (fo=21, routed)          2.727     4.219    seg7Controller/LED_OBUF[2]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     4.343 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.091     5.434    accel_spi/SEG7_CATH_OBUF[6]_inst_i_5
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.558 r  accel_spi/SEG7_CATH_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.810     6.368    seg7Controller/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.492 f  seg7Controller/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.037     7.530    accel_spi/SEG7_CATH[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.654 r  accel_spi/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.377    10.030    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.564 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.564    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.392ns  (logic 4.605ns (34.386%)  route 8.787ns (65.614%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[0]/Q
                         net (fo=7, routed)           1.174     1.630    vga/VGA_R[0][0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     1.754 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.985     2.740    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.864 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.955     3.819    vga/VGA_R_OBUF[0]
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.971 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.672     9.643    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.749    13.392 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.392    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.116ns  (logic 4.366ns (33.288%)  route 8.750ns (66.712%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[0]/Q
                         net (fo=7, routed)           1.174     1.630    vga/VGA_R[0][0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     1.754 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.985     2.740    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.864 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.955     3.819    vga/VGA_R_OBUF[0]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.635     9.578    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.116 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.116    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.113ns  (logic 4.610ns (35.152%)  route 8.504ns (64.848%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[0]/Q
                         net (fo=7, routed)           1.174     1.630    vga/VGA_R[0][0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     1.754 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.985     2.740    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.864 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.955     3.819    vga/VGA_R_OBUF[0]
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.971 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.389     9.360    VGA_B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.754    13.113 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.113    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.962ns  (logic 4.609ns (35.560%)  route 8.353ns (64.440%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[0]/Q
                         net (fo=7, routed)           1.174     1.630    vga/VGA_R[0][0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     1.754 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.985     2.740    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.864 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.955     3.819    vga/VGA_R_OBUF[0]
    SLICE_X7Y102         LUT3 (Prop_lut3_I0_O)        0.152     3.971 r  vga/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.238     9.209    VGA_B_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.753    12.962 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.962    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 4.374ns (33.818%)  route 8.561ns (66.182%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE                         0.000     0.000 r  vcnt_reg[0]/C
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vcnt_reg[0]/Q
                         net (fo=7, routed)           1.174     1.630    vga/VGA_R[0][0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     1.754 r  vga/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.985     2.740    vga/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.864 f  vga/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.955     3.819    vga/VGA_R_OBUF[0]
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.124     3.943 r  vga/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.446     9.389    VGA_G_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.935 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.935    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_spiFSM_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/FSM_onehot_Moore_state_spiFSM_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_spiFSM_reg[5]/C
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/FSM_onehot_Moore_state_spiFSM_reg[5]/Q
                         net (fo=2, routed)           0.124     0.265    accel_spi/FSM_onehot_Moore_state_spiFSM_reg_n_0_[5]
    SLICE_X1Y104         FDCE                                         r  accel_spi/FSM_onehot_Moore_state_spiFSM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/horizontal_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/horizontal_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE                         0.000     0.000 r  vga/horizontal_counter_reg[4]/C
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/horizontal_counter_reg[4]/Q
                         net (fo=7, routed)           0.088     0.229    vga/horizontal_counter_reg_n_0_[4]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.045     0.274 r  vga/horizontal_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    vga/horizontal_counter[5]
    SLICE_X6Y99          FDCE                                         r  vga/horizontal_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataID_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.486%)  route 0.134ns (47.514%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[5]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  accel_spi/sig24bitMiso_reg[5]/Q
                         net (fo=6, routed)           0.134     0.282    accel_spi/sig24bitMiso_reg_n_0_[5]
    SLICE_X1Y101         FDCE                                         r  accel_spi/dataID_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataZ_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.414%)  route 0.134ns (47.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[4]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  accel_spi/sig24bitMiso_reg[4]/Q
                         net (fo=6, routed)           0.134     0.282    accel_spi/sig24bitMiso_reg_n_0_[4]
    SLICE_X3Y100         FDCE                                         r  accel_spi/dataZ_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/FSM_onehot_Moore_state_commandFSM_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            accel_spi/sig24bitMosi_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.751%)  route 0.142ns (50.249%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDPE                         0.000     0.000 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[8]/C
    SLICE_X3Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  accel_spi/FSM_onehot_Moore_state_commandFSM_reg[8]/Q
                         net (fo=9, routed)           0.142     0.283    accel_spi/toSPIbytes0
    SLICE_X1Y102         FDCE                                         r  accel_spi/sig24bitMosi_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMosi_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/sig24bitMosi_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMosi_reg[8]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  accel_spi/sig24bitMosi_reg[8]/Q
                         net (fo=1, routed)           0.099     0.240    accel_spi/sig24bitMosi[8]
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.045     0.285 r  accel_spi/sig24bitMosi[9]_i_1/O
                         net (fo=1, routed)           0.000     0.285    accel_spi/p_1_in__0[9]
    SLICE_X0Y102         FDCE                                         r  accel_spi/sig24bitMosi_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/sig24bitMiso_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[3]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  accel_spi/sig24bitMiso_reg[3]/Q
                         net (fo=6, routed)           0.122     0.286    accel_spi/sig24bitMiso_reg_n_0_[3]
    SLICE_X2Y102         FDCE                                         r  accel_spi/sig24bitMiso_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/sig24bitMiso_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.565%)  route 0.145ns (49.435%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[6]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  accel_spi/sig24bitMiso_reg[6]/Q
                         net (fo=6, routed)           0.145     0.293    accel_spi/sig24bitMiso_reg_n_0_[6]
    SLICE_X2Y102         FDCE                                         r  accel_spi/sig24bitMiso_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataID_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.148ns (50.075%)  route 0.148ns (49.925%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[4]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  accel_spi/sig24bitMiso_reg[4]/Q
                         net (fo=6, routed)           0.148     0.296    accel_spi/sig24bitMiso_reg_n_0_[4]
    SLICE_X1Y101         FDCE                                         r  accel_spi/dataID_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi/sig24bitMiso_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            accel_spi/dataID_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.148ns (50.070%)  route 0.148ns (49.930%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  accel_spi/sig24bitMiso_reg[6]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  accel_spi/sig24bitMiso_reg[6]/Q
                         net (fo=6, routed)           0.148     0.296    accel_spi/sig24bitMiso_reg_n_0_[6]
    SLICE_X4Y101         FDCE                                         r  accel_spi/dataID_reg[6]/D
  -------------------------------------------------------------------    -------------------





