#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56271c2e82b0 .scope module, "test_bench_grn_acc_4" "test_bench_grn_acc_4" 2 3;
 .timescale 0 0;
P_0x56271c2e7ed0 .param/l "fsm_consume_data_done" 1 2 97, +C4<00000000000000000000000000000010>;
P_0x56271c2e7f10 .param/l "fsm_consume_data_rd" 1 2 95, +C4<00000000000000000000000000000000>;
P_0x56271c2e7f50 .param/l "fsm_consume_data_show" 1 2 96, +C4<00000000000000000000000000000001>;
P_0x56271c2e7f90 .param/l "fsm_done" 1 2 46, +C4<00000000000000000000000000000001>;
P_0x56271c2e7fd0 .param/l "fsm_produce" 1 2 45, +C4<00000000000000000000000000000000>;
v0x56271c341620_0 .var "clk", 0 0;
v0x56271c3416e0_0 .var "config_counter", 3 0;
L_0x7f8be503d018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0 .array "config_rom", 7 0;
v0x56271c3417c0_0 .net v0x56271c3417c0 0, 31 0, L_0x7f8be503d018; 1 drivers
L_0x7f8be503d060 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_1 .net v0x56271c3417c0 1, 31 0, L_0x7f8be503d060; 1 drivers
L_0x7f8be503d0a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_2 .net v0x56271c3417c0 2, 31 0, L_0x7f8be503d0a8; 1 drivers
L_0x7f8be503d0f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_3 .net v0x56271c3417c0 3, 31 0, L_0x7f8be503d0f0; 1 drivers
L_0x7f8be503d138 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_4 .net v0x56271c3417c0 4, 31 0, L_0x7f8be503d138; 1 drivers
L_0x7f8be503d180 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_5 .net v0x56271c3417c0 5, 31 0, L_0x7f8be503d180; 1 drivers
L_0x7f8be503d1c8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_6 .net v0x56271c3417c0 6, 31 0, L_0x7f8be503d1c8; 1 drivers
L_0x7f8be503d210 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x56271c3417c0_7 .net v0x56271c3417c0 7, 31 0, L_0x7f8be503d210; 1 drivers
v0x56271c3419b0_0 .var "data", 127 0;
v0x56271c341a90_0 .var "fsm_consume_data", 1 0;
v0x56271c341bc0_0 .var "fsm_produce_data", 1 0;
v0x56271c341ca0_0 .var "grn_aws_available_write", 0 0;
v0x56271c341d40_0 .net "grn_aws_done", 0 0, L_0x56271c352fe0;  1 drivers
v0x56271c341de0_0 .var "grn_aws_done_rd_data", 0 0;
v0x56271c341eb0_0 .var "grn_aws_done_wr_data", 0 0;
v0x56271c341f80_0 .var "grn_aws_read_data", 31 0;
v0x56271c342050_0 .var "grn_aws_read_data_valid", 0 0;
v0x56271c342120_0 .net "grn_aws_request_read", 0 0, v0x56271c340840_0;  1 drivers
v0x56271c3421f0_0 .net "grn_aws_request_write", 0 0, v0x56271c340900_0;  1 drivers
v0x56271c3422c0_0 .net "grn_aws_write_data", 31 0, v0x56271c3409c0_0;  1 drivers
v0x56271c342390_0 .net "i_state", 4 0, L_0x56271c352dc0;  1 drivers
v0x56271c342430_0 .var "max_data_counter", 5 0;
v0x56271c3424d0_0 .net "period", 31 0, L_0x56271c352b00;  1 drivers
v0x56271c342570_0 .var "rd_counter", 2 0;
v0x56271c342630_0 .var "rst", 0 0;
v0x56271c3426d0_0 .net "s_state", 4 0, L_0x56271c352d20;  1 drivers
v0x56271c3427b0_0 .var "start", 0 0;
v0x56271c342880_0 .net "transient", 31 0, L_0x56271c352c00;  1 drivers
L_0x56271c352b00 .part v0x56271c3419b0_0, 0, 32;
L_0x56271c352c00 .part v0x56271c3419b0_0, 32, 32;
L_0x56271c352d20 .part v0x56271c3419b0_0, 64, 5;
L_0x56271c352dc0 .part v0x56271c3419b0_0, 96, 5;
S_0x56271c2407a0 .scope module, "grn_aws_4" "grn_aws_4" 2 138, 2 204 0, S_0x56271c2e82b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 1 "grn_aws_done_rd_data"
    .port_info 4 /INPUT 1 "grn_aws_done_wr_data"
    .port_info 5 /OUTPUT 1 "grn_aws_request_read"
    .port_info 6 /INPUT 1 "grn_aws_read_data_valid"
    .port_info 7 /INPUT 32 "grn_aws_read_data"
    .port_info 8 /INPUT 1 "grn_aws_available_write"
    .port_info 9 /OUTPUT 1 "grn_aws_request_write"
    .port_info 10 /OUTPUT 32 "grn_aws_write_data"
    .port_info 11 /OUTPUT 1 "grn_aws_done"
P_0x56271c241520 .param/l "fsm_consume_data_rd" 1 2 295, +C4<00000000000000000000000000000001>;
P_0x56271c241560 .param/l "fsm_consume_data_rq_rd" 1 2 294, +C4<00000000000000000000000000000000>;
P_0x56271c2415a0 .param/l "fsm_consume_data_wr" 1 2 296, +C4<00000000000000000000000000000010>;
P_0x56271c2415e0 .param/l "fsm_sd_done" 1 2 235, C4<10>;
P_0x56271c241620 .param/l "fsm_sd_idle" 1 2 233, C4<00>;
P_0x56271c241660 .param/l "fsm_sd_send_data" 1 2 234, C4<01>;
v0x56271c33f630_0 .net *"_s0", 1 0, L_0x56271c352ec0;  1 drivers
L_0x7f8be503d2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56271c33f730_0 .net/2s *"_s13", 0 0, L_0x7f8be503d2e8;  1 drivers
L_0x7f8be503d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56271c33f810_0 .net/2s *"_s6", 0 0, L_0x7f8be503d258;  1 drivers
v0x56271c33f8d0_0 .net "clk", 0 0, v0x56271c341620_0;  1 drivers
v0x56271c33fb80_0 .var "config_data", 31 0;
v0x56271c33fc90_0 .var "config_done", 0 0;
v0x56271c33fd60_0 .var "config_valid", 0 0;
v0x56271c33fe30_0 .net "consume_rd_available", 0 0, L_0x56271c358660;  1 drivers
v0x56271c33ff00_0 .net "consume_rd_data", 31 0, v0x56271c31e750_0;  1 drivers
v0x56271c33ffa0_0 .var "consume_rd_enable", 0 0;
v0x56271c340090_0 .net "consume_rd_valid", 0 0, v0x56271c31e8d0_0;  1 drivers
v0x56271c340180_0 .var "flag", 0 0;
v0x56271c340220_0 .var "fms_cs", 1 0;
v0x56271c3402c0_0 .var "fsm_consume_data", 1 0;
v0x56271c3403a0_0 .net "grn_aws_available_write", 0 0, v0x56271c341ca0_0;  1 drivers
v0x56271c340460_0 .net "grn_aws_done", 0 0, L_0x56271c352fe0;  alias, 1 drivers
v0x56271c340520_0 .net "grn_aws_done_rd_data", 0 0, v0x56271c341de0_0;  1 drivers
v0x56271c3405e0_0 .net "grn_aws_done_wr_data", 0 0, v0x56271c341eb0_0;  1 drivers
v0x56271c3406a0_0 .net "grn_aws_read_data", 31 0, v0x56271c341f80_0;  1 drivers
v0x56271c340780_0 .net "grn_aws_read_data_valid", 0 0, v0x56271c342050_0;  1 drivers
v0x56271c340840_0 .var "grn_aws_request_read", 0 0;
v0x56271c340900_0 .var "grn_aws_request_write", 0 0;
v0x56271c3409c0_0 .var "grn_aws_write_data", 31 0;
v0x56271c340aa0 .array "grn_pe_config_output", 3 0;
v0x56271c340aa0_0 .net v0x56271c340aa0 0, 31 0, v0x56271c31f260_0; 1 drivers
v0x56271c340aa0_1 .net v0x56271c340aa0 1, 31 0, v0x56271c329270_0; 1 drivers
v0x56271c340aa0_2 .net v0x56271c340aa0 2, 31 0, v0x56271c333780_0; 1 drivers
v0x56271c340aa0_3 .net v0x56271c340aa0 3, 31 0, v0x56271c33dc60_0; 1 drivers
v0x56271c340c50_0 .net "grn_pe_config_output_done", 3 0, L_0x56271c3692c0;  1 drivers
v0x56271c340d10_0 .net "grn_pe_config_output_valid", 3 0, L_0x56271c369360;  1 drivers
v0x56271c340df0_0 .net "grn_pe_output_available", 3 0, L_0x56271c369a70;  1 drivers
v0x56271c340ed0 .array "grn_pe_output_data", 3 0;
v0x56271c340ed0_0 .net v0x56271c340ed0 0, 31 0, v0x56271c328800_0; 1 drivers
v0x56271c340ed0_1 .net v0x56271c340ed0 1, 31 0, v0x56271c332ca0_0; 1 drivers
v0x56271c340ed0_2 .net v0x56271c340ed0 2, 31 0, v0x56271c33d180_0; 1 drivers
L_0x7f8be503d2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56271c340ed0_3 .net v0x56271c340ed0 3, 31 0, L_0x7f8be503d2a0; 1 drivers
v0x56271c340f90_0 .net "grn_pe_output_read_enable", 3 0, L_0x56271c369530;  1 drivers
v0x56271c341050_0 .net "grn_pe_output_valid", 3 0, L_0x56271c3699d0;  1 drivers
v0x56271c341130_0 .net "rst", 0 0, v0x56271c342630_0;  1 drivers
v0x56271c3413e0_0 .net "start", 0 0, v0x56271c3427b0_0;  1 drivers
L_0x56271c352ec0 .concat [ 1 1 0 0], v0x56271c341de0_0, v0x56271c341eb0_0;
L_0x56271c352fe0 .reduce/and L_0x56271c352ec0;
L_0x56271c358770 .part L_0x56271c3699d0, 0, 1;
L_0x56271c358810 .part L_0x56271c369a70, 0, 1;
L_0x56271c35de80 .part L_0x56271c3692c0, 0, 1;
L_0x56271c35df20 .part L_0x56271c369360, 0, 1;
L_0x56271c35e000 .part L_0x56271c3699d0, 1, 1;
L_0x56271c35e0f0 .part L_0x56271c369a70, 1, 1;
L_0x56271c35e230 .part L_0x56271c369530, 0, 1;
L_0x56271c3638b0 .part L_0x56271c3692c0, 1, 1;
L_0x56271c3639a0 .part L_0x56271c369360, 1, 1;
L_0x56271c363a40 .part L_0x56271c3699d0, 2, 1;
L_0x56271c363b50 .part L_0x56271c369a70, 2, 1;
L_0x56271c363bf0 .part L_0x56271c369530, 1, 1;
L_0x56271c3690f0 .part L_0x56271c3692c0, 2, 1;
L_0x56271c369190 .part L_0x56271c369360, 2, 1;
L_0x56271c3692c0 .concat8 [ 1 1 1 1], v0x56271c31f340_0, v0x56271c329350_0, v0x56271c333860_0, v0x56271c33dd40_0;
L_0x56271c369360 .concat8 [ 1 1 1 1], v0x56271c31f400_0, v0x56271c329410_0, v0x56271c333920_0, v0x56271c33de00_0;
L_0x56271c369530 .concat8 [ 1 1 1 1], v0x56271c3200e0_0, v0x56271c32a150_0, v0x56271c3345d0_0, v0x56271c33eb40_0;
L_0x56271c3696c0 .part L_0x56271c3699d0, 3, 1;
L_0x56271c369490 .part L_0x56271c369a70, 3, 1;
L_0x56271c369870 .part L_0x56271c369530, 2, 1;
L_0x56271c3699d0 .concat8 [ 1 1 1 1], v0x56271c328940_0, v0x56271c332de0_0, v0x56271c33d2c0_0, L_0x7f8be503d258;
L_0x56271c369a70 .concat8 [ 1 1 1 1], L_0x56271c35ddc0, L_0x56271c3637f0, L_0x56271c369030, L_0x7f8be503d2e8;
S_0x56271c240d40 .scope module, "grn_naive_pe_0" "grn_naive_pe" 2 339, 2 445 0, S_0x56271c2407a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "config_input_done"
    .port_info 3 /INPUT 1 "config_input_valid"
    .port_info 4 /INPUT 32 "config_input"
    .port_info 5 /OUTPUT 1 "config_output_done"
    .port_info 6 /OUTPUT 1 "config_output_valid"
    .port_info 7 /OUTPUT 32 "config_output"
    .port_info 8 /OUTPUT 1 "pe_bypass_read_enable"
    .port_info 9 /INPUT 1 "pe_bypass_valid"
    .port_info 10 /INPUT 32 "pe_bypass_data"
    .port_info 11 /INPUT 1 "pe_bypass_available"
    .port_info 12 /INPUT 1 "pe_output_read_enable"
    .port_info 13 /OUTPUT 1 "pe_output_valid"
    .port_info 14 /OUTPUT 32 "pe_output_data"
    .port_info 15 /OUTPUT 1 "pe_output_available"
P_0x56271c26cb00 .param/l "fsm_pe_jo_look_grn" 1 2 485, +C4<00000000000000000000000000000000>;
P_0x56271c26cb40 .param/l "fsm_pe_jo_look_pe" 1 2 488, +C4<00000000000000000000000000000011>;
P_0x56271c26cb80 .param/l "fsm_pe_jo_rd_grn" 1 2 486, +C4<00000000000000000000000000000001>;
P_0x56271c26cbc0 .param/l "fsm_pe_jo_rd_pe" 1 2 489, +C4<00000000000000000000000000000100>;
P_0x56271c26cc00 .param/l "fsm_pe_jo_wr_grn" 1 2 487, +C4<00000000000000000000000000000010>;
P_0x56271c26cc40 .param/l "fsm_pe_jo_wr_pe" 1 2 490, +C4<00000000000000000000000000000101>;
L_0x56271c358660 .functor NOT 1, v0x56271c31e3a0_0, C4<0>, C4<0>, C4<0>;
v0x56271c31ee30_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c31eef0_0 .var "config_counter", 0 0;
v0x56271c31efd0_0 .net "config_input", 31 0, v0x56271c33fb80_0;  1 drivers
v0x56271c31f090_0 .net "config_input_done", 0 0, v0x56271c33fc90_0;  1 drivers
v0x56271c31f150_0 .net "config_input_valid", 0 0, v0x56271c33fd60_0;  1 drivers
v0x56271c31f260_0 .var "config_output", 31 0;
v0x56271c31f340_0 .var "config_output_done", 0 0;
v0x56271c31f400_0 .var "config_output_valid", 0 0;
v0x56271c31f4c0_0 .net "fifo_out_empty", 0 0, v0x56271c31e3a0_0;  1 drivers
v0x56271c31f5f0_0 .net "fifo_out_full", 0 0, v0x56271c31e140_0;  1 drivers
v0x56271c31f690_0 .var "fifo_out_input_data", 31 0;
v0x56271c31f730_0 .var "fifo_out_write_enable", 0 0;
v0x56271c31f800_0 .var "fsm_pe_jo", 2 0;
v0x56271c31f8a0_0 .net "grn_final_state", 4 0, L_0x56271c353480;  1 drivers
v0x56271c31f970_0 .net "grn_initial_state", 4 0, L_0x56271c353340;  1 drivers
v0x56271c31fa40_0 .net "grn_output_available", 0 0, L_0x56271c1c7e20;  1 drivers
v0x56271c31fb10_0 .net "grn_output_data", 31 0, v0x56271c318620_0;  1 drivers
v0x56271c31fcc0_0 .var "grn_output_read_enable", 0 0;
v0x56271c31fdb0_0 .net "grn_output_valid", 0 0, v0x56271c3187a0_0;  1 drivers
v0x56271c31fea0_0 .var "is_configured", 0 0;
v0x56271c31ff40_0 .net "pe_bypass_available", 0 0, L_0x56271c358810;  1 drivers
v0x56271c320000_0 .net "pe_bypass_data", 31 0, v0x56271c328800_0;  alias, 1 drivers
v0x56271c3200e0_0 .var "pe_bypass_read_enable", 0 0;
v0x56271c3201a0_0 .net "pe_bypass_valid", 0 0, L_0x56271c358770;  1 drivers
v0x56271c320260_0 .var "pe_data_conf", 63 0;
v0x56271c320340_0 .net "pe_end_conf", 31 0, L_0x56271c353250;  1 drivers
v0x56271c320420_0 .net "pe_init_conf", 31 0, L_0x56271c3531b0;  1 drivers
v0x56271c320500_0 .net "pe_output_available", 0 0, L_0x56271c358660;  alias, 1 drivers
v0x56271c3205c0_0 .net "pe_output_data", 31 0, v0x56271c31e750_0;  alias, 1 drivers
v0x56271c320680_0 .net "pe_output_read_enable", 0 0, v0x56271c33ffa0_0;  1 drivers
v0x56271c320720_0 .net "pe_output_valid", 0 0, v0x56271c31e8d0_0;  alias, 1 drivers
v0x56271c3207c0_0 .var "rd_wr_counter", 1 0;
v0x56271c320860_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c320900_0 .var "start_grn", 0 0;
L_0x56271c3531b0 .part v0x56271c320260_0, 0, 32;
L_0x56271c353250 .part v0x56271c320260_0, 32, 32;
L_0x56271c353340 .part L_0x56271c3531b0, 0, 5;
L_0x56271c353480 .part L_0x56271c353250, 0, 5;
S_0x56271c23ec10 .scope module, "grn_naive_core" "grn_naive_core" 2 599, 2 654 0, S_0x56271c240d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 5 "initial_state"
    .port_info 4 /INPUT 5 "final_state"
    .port_info 5 /INPUT 1 "output_read_enable"
    .port_info 6 /OUTPUT 1 "output_valid"
    .port_info 7 /OUTPUT 32 "output_data"
    .port_info 8 /OUTPUT 1 "output_available"
P_0x56271c25fee0 .param/l "fsm_naive_done" 1 2 699, +C4<00000000000000000000000000000111>;
P_0x56271c25ff20 .param/l "fsm_naive_init" 1 2 693, +C4<00000000000000000000000000000001>;
P_0x56271c25ff60 .param/l "fsm_naive_period_finder" 1 2 695, +C4<00000000000000000000000000000011>;
P_0x56271c25ffa0 .param/l "fsm_naive_prepare_to_write" 1 2 696, +C4<00000000000000000000000000000100>;
P_0x56271c25ffe0 .param/l "fsm_naive_set" 1 2 692, +C4<00000000000000000000000000000000>;
P_0x56271c260020 .param/l "fsm_naive_transient_finder" 1 2 694, +C4<00000000000000000000000000000010>;
P_0x56271c260060 .param/l "fsm_naive_verify" 1 2 698, +C4<00000000000000000000000000000110>;
P_0x56271c2600a0 .param/l "fsm_naive_write" 1 2 697, +C4<00000000000000000000000000000101>;
L_0x56271c1c7e20 .functor NOT 1, v0x56271c264900_0, C4<0>, C4<0>, C4<0>;
L_0x56271c353820 .functor OR 1, L_0x56271c353690, L_0x56271c353730, C4<0>, C4<0>;
L_0x56271c353af0 .functor AND 1, L_0x56271c353820, L_0x56271c3539d0, C4<1>, C4<1>;
L_0x56271c353e10 .functor AND 1, L_0x56271c353af0, L_0x56271c353d30, C4<1>, C4<1>;
L_0x56271c3541d0 .functor AND 1, L_0x56271c353f50, L_0x56271c3540e0, C4<1>, C4<1>;
L_0x56271c354590 .functor AND 1, L_0x56271c3542e0, L_0x56271c354480, C4<1>, C4<1>;
L_0x56271c354520 .functor AND 1, L_0x56271c3546e0, L_0x56271c354780, C4<1>, C4<1>;
L_0x56271c354b60 .functor AND 1, L_0x56271c354520, L_0x56271c3549e0, C4<1>, C4<1>;
L_0x56271c354ef0 .functor AND 1, L_0x56271c354b60, L_0x56271c354d60, C4<1>, C4<1>;
L_0x56271c3554e0 .functor AND 1, L_0x56271c3551e0, L_0x56271c355330, C4<1>, C4<1>;
L_0x56271c355800 .functor AND 1, L_0x56271c3554e0, L_0x56271c355690, C4<1>, C4<1>;
L_0x56271c355bd0 .functor OR 1, L_0x56271c355960, L_0x56271c355a00, C4<0>, C4<0>;
L_0x56271c355fd0 .functor AND 1, L_0x56271c355bd0, L_0x56271c355df0, C4<1>, C4<1>;
L_0x56271c356320 .functor AND 1, L_0x56271c355fd0, L_0x56271c356180, C4<1>, C4<1>;
L_0x56271c355ce0 .functor AND 1, L_0x56271c3564b0, L_0x56271c356700, C4<1>, C4<1>;
L_0x56271c356930 .functor AND 1, L_0x56271c356890, L_0x56271c356af0, C4<1>, C4<1>;
L_0x56271c357020 .functor AND 1, L_0x56271c356da0, L_0x56271c356e40, C4<1>, C4<1>;
L_0x56271c357410 .functor AND 1, L_0x56271c357020, L_0x56271c3571d0, C4<1>, C4<1>;
L_0x56271c3578b0 .functor AND 1, L_0x56271c357410, L_0x56271c357660, C4<1>, C4<1>;
L_0x56271c3580c0 .functor AND 1, L_0x56271c357ba0, L_0x56271c357e50, C4<1>, C4<1>;
L_0x56271c358500 .functor AND 1, L_0x56271c3580c0, L_0x56271c358280, C4<1>, C4<1>;
v0x56271c318d20_0 .net *"_s102", 0 0, L_0x56271c3564b0;  1 drivers
v0x56271c318e20_0 .net *"_s104", 0 0, L_0x56271c356550;  1 drivers
v0x56271c318f00_0 .net *"_s106", 0 0, L_0x56271c356700;  1 drivers
v0x56271c318fa0_0 .net *"_s107", 0 0, L_0x56271c355ce0;  1 drivers
v0x56271c319060_0 .net *"_s11", 0 0, L_0x56271c353930;  1 drivers
v0x56271c319140_0 .net *"_s112", 0 0, L_0x56271c356890;  1 drivers
v0x56271c319220_0 .net *"_s114", 0 0, L_0x56271c356a50;  1 drivers
v0x56271c319300_0 .net *"_s116", 0 0, L_0x56271c356af0;  1 drivers
v0x56271c3193c0_0 .net *"_s117", 0 0, L_0x56271c356930;  1 drivers
v0x56271c319480_0 .net *"_s122", 0 0, L_0x56271c356da0;  1 drivers
v0x56271c319560_0 .net *"_s124", 0 0, L_0x56271c356e40;  1 drivers
v0x56271c319640_0 .net *"_s125", 0 0, L_0x56271c357020;  1 drivers
v0x56271c319700_0 .net *"_s128", 0 0, L_0x56271c357130;  1 drivers
v0x56271c3197e0_0 .net *"_s13", 0 0, L_0x56271c3539d0;  1 drivers
v0x56271c3198a0_0 .net *"_s130", 0 0, L_0x56271c3571d0;  1 drivers
v0x56271c319960_0 .net *"_s131", 0 0, L_0x56271c357410;  1 drivers
v0x56271c319a20_0 .net *"_s134", 0 0, L_0x56271c3575c0;  1 drivers
v0x56271c319b00_0 .net *"_s136", 0 0, L_0x56271c357660;  1 drivers
v0x56271c319bc0_0 .net *"_s137", 0 0, L_0x56271c3578b0;  1 drivers
v0x56271c319c80_0 .net *"_s14", 0 0, L_0x56271c353af0;  1 drivers
v0x56271c319d40_0 .net *"_s143", 0 0, L_0x56271c357ba0;  1 drivers
v0x56271c319e20_0 .net *"_s145", 0 0, L_0x56271c357db0;  1 drivers
v0x56271c319f00_0 .net *"_s147", 0 0, L_0x56271c357e50;  1 drivers
v0x56271c319fc0_0 .net *"_s148", 0 0, L_0x56271c3580c0;  1 drivers
v0x56271c31a080_0 .net *"_s151", 0 0, L_0x56271c357520;  1 drivers
v0x56271c31a160_0 .net *"_s153", 0 0, L_0x56271c358280;  1 drivers
v0x56271c31a220_0 .net *"_s154", 0 0, L_0x56271c358500;  1 drivers
v0x56271c31a2e0_0 .net *"_s17", 0 0, L_0x56271c353c00;  1 drivers
v0x56271c31a3c0_0 .net *"_s19", 0 0, L_0x56271c353d30;  1 drivers
v0x56271c31a480_0 .net *"_s20", 0 0, L_0x56271c353e10;  1 drivers
v0x56271c31a540_0 .net *"_s25", 0 0, L_0x56271c353f50;  1 drivers
v0x56271c31a620_0 .net *"_s27", 0 0, L_0x56271c353ff0;  1 drivers
v0x56271c31a700_0 .net *"_s29", 0 0, L_0x56271c3540e0;  1 drivers
v0x56271c31a9d0_0 .net *"_s30", 0 0, L_0x56271c3541d0;  1 drivers
v0x56271c31aa90_0 .net *"_s35", 0 0, L_0x56271c3542e0;  1 drivers
v0x56271c31ab70_0 .net *"_s37", 0 0, L_0x56271c3543e0;  1 drivers
v0x56271c31ac50_0 .net *"_s39", 0 0, L_0x56271c354480;  1 drivers
v0x56271c31ad10_0 .net *"_s40", 0 0, L_0x56271c354590;  1 drivers
v0x56271c31add0_0 .net *"_s45", 0 0, L_0x56271c3546e0;  1 drivers
v0x56271c31aeb0_0 .net *"_s47", 0 0, L_0x56271c354780;  1 drivers
v0x56271c31af90_0 .net *"_s48", 0 0, L_0x56271c354520;  1 drivers
v0x56271c31b050_0 .net *"_s5", 0 0, L_0x56271c353690;  1 drivers
v0x56271c31b130_0 .net *"_s51", 0 0, L_0x56271c354940;  1 drivers
v0x56271c31b210_0 .net *"_s53", 0 0, L_0x56271c3549e0;  1 drivers
v0x56271c31b2d0_0 .net *"_s54", 0 0, L_0x56271c354b60;  1 drivers
v0x56271c31b390_0 .net *"_s57", 0 0, L_0x56271c354cc0;  1 drivers
v0x56271c31b470_0 .net *"_s59", 0 0, L_0x56271c354d60;  1 drivers
v0x56271c31b530_0 .net *"_s60", 0 0, L_0x56271c354ef0;  1 drivers
v0x56271c31b5f0_0 .net *"_s66", 0 0, L_0x56271c3551e0;  1 drivers
v0x56271c31b6d0_0 .net *"_s68", 0 0, L_0x56271c354e50;  1 drivers
v0x56271c31b7b0_0 .net *"_s7", 0 0, L_0x56271c353730;  1 drivers
v0x56271c31b890_0 .net *"_s70", 0 0, L_0x56271c355330;  1 drivers
v0x56271c31b950_0 .net *"_s71", 0 0, L_0x56271c3554e0;  1 drivers
v0x56271c31ba10_0 .net *"_s74", 0 0, L_0x56271c3555f0;  1 drivers
v0x56271c31baf0_0 .net *"_s76", 0 0, L_0x56271c355690;  1 drivers
v0x56271c31bbb0_0 .net *"_s77", 0 0, L_0x56271c355800;  1 drivers
v0x56271c31bc70_0 .net *"_s8", 0 0, L_0x56271c353820;  1 drivers
v0x56271c31bd30_0 .net *"_s82", 0 0, L_0x56271c355960;  1 drivers
v0x56271c31be10_0 .net *"_s84", 0 0, L_0x56271c355a00;  1 drivers
v0x56271c31bef0_0 .net *"_s85", 0 0, L_0x56271c355bd0;  1 drivers
v0x56271c31bfb0_0 .net *"_s88", 0 0, L_0x56271c355d50;  1 drivers
v0x56271c31c090_0 .net *"_s90", 0 0, L_0x56271c355df0;  1 drivers
v0x56271c31c150_0 .net *"_s91", 0 0, L_0x56271c355fd0;  1 drivers
v0x56271c31c210_0 .net *"_s94", 0 0, L_0x56271c3560e0;  1 drivers
v0x56271c31c2f0_0 .net *"_s96", 0 0, L_0x56271c356180;  1 drivers
v0x56271c31c7c0_0 .net *"_s97", 0 0, L_0x56271c356320;  1 drivers
v0x56271c31c880_0 .var "actual_state_s1", 4 0;
v0x56271c31c960_0 .var "actual_state_s2", 4 0;
v0x56271c31ca40_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c31cae0_0 .var "data_to_write", 127 0;
v0x56271c31cba0_0 .var "exec_state", 4 0;
v0x56271c31cc80_0 .net "fifo_empty", 0 0, v0x56271c264900_0;  1 drivers
v0x56271c31cd20_0 .net "fifo_full", 0 0, v0x56271c266080_0;  1 drivers
v0x56271c31cdc0_0 .var "fifo_input_data", 31 0;
v0x56271c31ce90_0 .var "fifo_write_enable", 0 0;
v0x56271c31cf60_0 .net "final_state", 4 0, L_0x56271c353480;  alias, 1 drivers
v0x56271c31d000_0 .var "flag_first_it", 0 0;
v0x56271c31d0a0_0 .var "flag_pulse", 0 0;
v0x56271c31d160_0 .var "fsm_naive", 2 0;
v0x56271c31d240_0 .net "initial_state", 4 0, L_0x56271c353340;  alias, 1 drivers
v0x56271c31d320_0 .net "next_state_s1", 4 0, L_0x56271c355000;  1 drivers
v0x56271c31d400_0 .net "next_state_s2", 4 0, L_0x56271c3579c0;  1 drivers
v0x56271c31d4e0_0 .net "output_available", 0 0, L_0x56271c1c7e20;  alias, 1 drivers
v0x56271c31d5a0_0 .net "output_data", 31 0, v0x56271c318620_0;  alias, 1 drivers
v0x56271c31d690_0 .net "output_read_enable", 0 0, v0x56271c31fcc0_0;  1 drivers
v0x56271c31d760_0 .net "output_valid", 0 0, v0x56271c3187a0_0;  alias, 1 drivers
v0x56271c31d830_0 .var "period_counter", 31 0;
v0x56271c31d8d0_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c31d9a0_0 .net "start", 0 0, v0x56271c320900_0;  1 drivers
v0x56271c31da40_0 .var "transient_counter", 31 0;
v0x56271c31db00_0 .var "write_counter", 1 0;
L_0x56271c353690 .part v0x56271c31c880_0, 0, 1;
L_0x56271c353730 .part v0x56271c31c880_0, 1, 1;
L_0x56271c353930 .part v0x56271c31c880_0, 4, 1;
L_0x56271c3539d0 .reduce/nor L_0x56271c353930;
L_0x56271c353c00 .part v0x56271c31c880_0, 2, 1;
L_0x56271c353d30 .reduce/nor L_0x56271c353c00;
L_0x56271c353f50 .part v0x56271c31c880_0, 3, 1;
L_0x56271c353ff0 .part v0x56271c31c880_0, 0, 1;
L_0x56271c3540e0 .reduce/nor L_0x56271c353ff0;
L_0x56271c3542e0 .part v0x56271c31c880_0, 0, 1;
L_0x56271c3543e0 .part v0x56271c31c880_0, 3, 1;
L_0x56271c354480 .reduce/nor L_0x56271c3543e0;
L_0x56271c3546e0 .part v0x56271c31c880_0, 0, 1;
L_0x56271c354780 .part v0x56271c31c880_0, 4, 1;
L_0x56271c354940 .part v0x56271c31c880_0, 1, 1;
L_0x56271c3549e0 .reduce/nor L_0x56271c354940;
L_0x56271c354cc0 .part v0x56271c31c880_0, 3, 1;
L_0x56271c354d60 .reduce/nor L_0x56271c354cc0;
LS_0x56271c355000_0_0 .concat8 [ 1 1 1 1], L_0x56271c353e10, L_0x56271c3541d0, L_0x56271c354590, L_0x56271c354ef0;
LS_0x56271c355000_0_4 .concat8 [ 1 0 0 0], L_0x56271c355800;
L_0x56271c355000 .concat8 [ 4 1 0 0], LS_0x56271c355000_0_0, LS_0x56271c355000_0_4;
L_0x56271c3551e0 .part v0x56271c31c880_0, 0, 1;
L_0x56271c354e50 .part v0x56271c31c880_0, 4, 1;
L_0x56271c355330 .reduce/nor L_0x56271c354e50;
L_0x56271c3555f0 .part v0x56271c31c880_0, 2, 1;
L_0x56271c355690 .reduce/nor L_0x56271c3555f0;
L_0x56271c355960 .part v0x56271c31c960_0, 0, 1;
L_0x56271c355a00 .part v0x56271c31c960_0, 1, 1;
L_0x56271c355d50 .part v0x56271c31c960_0, 4, 1;
L_0x56271c355df0 .reduce/nor L_0x56271c355d50;
L_0x56271c3560e0 .part v0x56271c31c960_0, 2, 1;
L_0x56271c356180 .reduce/nor L_0x56271c3560e0;
L_0x56271c3564b0 .part v0x56271c31c960_0, 3, 1;
L_0x56271c356550 .part v0x56271c31c960_0, 0, 1;
L_0x56271c356700 .reduce/nor L_0x56271c356550;
L_0x56271c356890 .part v0x56271c31c960_0, 0, 1;
L_0x56271c356a50 .part v0x56271c31c960_0, 3, 1;
L_0x56271c356af0 .reduce/nor L_0x56271c356a50;
L_0x56271c356da0 .part v0x56271c31c960_0, 0, 1;
L_0x56271c356e40 .part v0x56271c31c960_0, 4, 1;
L_0x56271c357130 .part v0x56271c31c960_0, 1, 1;
L_0x56271c3571d0 .reduce/nor L_0x56271c357130;
L_0x56271c3575c0 .part v0x56271c31c960_0, 3, 1;
L_0x56271c357660 .reduce/nor L_0x56271c3575c0;
LS_0x56271c3579c0_0_0 .concat8 [ 1 1 1 1], L_0x56271c356320, L_0x56271c355ce0, L_0x56271c356930, L_0x56271c3578b0;
LS_0x56271c3579c0_0_4 .concat8 [ 1 0 0 0], L_0x56271c358500;
L_0x56271c3579c0 .concat8 [ 4 1 0 0], LS_0x56271c3579c0_0_0, LS_0x56271c3579c0_0_4;
L_0x56271c357ba0 .part v0x56271c31c960_0, 0, 1;
L_0x56271c357db0 .part v0x56271c31c960_0, 4, 1;
L_0x56271c357e50 .reduce/nor L_0x56271c357db0;
L_0x56271c357520 .part v0x56271c31c960_0, 2, 1;
L_0x56271c358280 .reduce/nor L_0x56271c357520;
S_0x56271c23f120 .scope module, "grn_naive_core_output_fifo" "fifo" 2 787, 2 837 0, S_0x56271c23ec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c269e30 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c269e70 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c269eb0 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c269ef0 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c271ac0_0 .var "almostempty", 0 0;
v0x56271c266080_0 .var "almostfull", 0 0;
v0x56271c269920_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c263b60_0 .var "data_count", 5 0;
v0x56271c264900_0 .var "empty", 0 0;
v0x56271c25f6b0_0 .var "full", 0 0;
v0x56271c2480d0_0 .net "input_data", 31 0, v0x56271c31cdc0_0;  1 drivers
v0x56271c3082e0 .array "mem", 31 0, 31 0;
v0x56271c318620_0 .var "output_data", 31 0;
v0x56271c3186e0_0 .net "output_read_enable", 0 0, v0x56271c31fcc0_0;  alias, 1 drivers
v0x56271c3187a0_0 .var "output_valid", 0 0;
v0x56271c318860_0 .var "read_pointer", 4 0;
v0x56271c318940_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c318a00_0 .net "write_enable", 0 0, v0x56271c31ce90_0;  1 drivers
v0x56271c318ac0_0 .var "write_pointer", 4 0;
E_0x56271c209500 .event posedge, v0x56271c269920_0;
S_0x56271c26b350 .scope module, "pe_naive_fifo_out" "fifo" 2 619, 2 837 0, S_0x56271c240d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c2f36d0 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c2f3710 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c2f3750 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c2f3790 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c31e0a0_0 .var "almostempty", 0 0;
v0x56271c31e140_0 .var "almostfull", 0 0;
v0x56271c31e1e0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c31e300_0 .var "data_count", 5 0;
v0x56271c31e3a0_0 .var "empty", 0 0;
v0x56271c31e4b0_0 .var "full", 0 0;
v0x56271c31e570_0 .net "input_data", 31 0, v0x56271c31f690_0;  1 drivers
v0x56271c31e650 .array "mem", 31 0, 31 0;
v0x56271c31e750_0 .var "output_data", 31 0;
v0x56271c31e810_0 .net "output_read_enable", 0 0, v0x56271c33ffa0_0;  alias, 1 drivers
v0x56271c31e8d0_0 .var "output_valid", 0 0;
v0x56271c31e990_0 .var "read_pointer", 4 0;
v0x56271c31ea70_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c31eb10_0 .net "write_enable", 0 0, v0x56271c31f730_0;  1 drivers
v0x56271c31ebd0_0 .var "write_pointer", 4 0;
S_0x56271c2943e0 .scope module, "grn_naive_pe_1" "grn_naive_pe" 2 361, 2 445 0, S_0x56271c2407a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "config_input_done"
    .port_info 3 /INPUT 1 "config_input_valid"
    .port_info 4 /INPUT 32 "config_input"
    .port_info 5 /OUTPUT 1 "config_output_done"
    .port_info 6 /OUTPUT 1 "config_output_valid"
    .port_info 7 /OUTPUT 32 "config_output"
    .port_info 8 /OUTPUT 1 "pe_bypass_read_enable"
    .port_info 9 /INPUT 1 "pe_bypass_valid"
    .port_info 10 /INPUT 32 "pe_bypass_data"
    .port_info 11 /INPUT 1 "pe_bypass_available"
    .port_info 12 /INPUT 1 "pe_output_read_enable"
    .port_info 13 /OUTPUT 1 "pe_output_valid"
    .port_info 14 /OUTPUT 32 "pe_output_data"
    .port_info 15 /OUTPUT 1 "pe_output_available"
P_0x56271c2969a0 .param/l "fsm_pe_jo_look_grn" 1 2 485, +C4<00000000000000000000000000000000>;
P_0x56271c2969e0 .param/l "fsm_pe_jo_look_pe" 1 2 488, +C4<00000000000000000000000000000011>;
P_0x56271c296a20 .param/l "fsm_pe_jo_rd_grn" 1 2 486, +C4<00000000000000000000000000000001>;
P_0x56271c296a60 .param/l "fsm_pe_jo_rd_pe" 1 2 489, +C4<00000000000000000000000000000100>;
P_0x56271c296aa0 .param/l "fsm_pe_jo_wr_grn" 1 2 487, +C4<00000000000000000000000000000010>;
P_0x56271c296ae0 .param/l "fsm_pe_jo_wr_pe" 1 2 490, +C4<00000000000000000000000000000101>;
L_0x56271c35ddc0 .functor NOT 1, v0x56271c328470_0, C4<0>, C4<0>, C4<0>;
v0x56271c328ea0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c328f60_0 .var "config_counter", 0 0;
v0x56271c329040_0 .net "config_input", 31 0, v0x56271c31f260_0;  alias, 1 drivers
v0x56271c329110_0 .net "config_input_done", 0 0, L_0x56271c35de80;  1 drivers
v0x56271c3291b0_0 .net "config_input_valid", 0 0, L_0x56271c35df20;  1 drivers
v0x56271c329270_0 .var "config_output", 31 0;
v0x56271c329350_0 .var "config_output_done", 0 0;
v0x56271c329410_0 .var "config_output_valid", 0 0;
v0x56271c3294d0_0 .net "fifo_out_empty", 0 0, v0x56271c328470_0;  1 drivers
v0x56271c329600_0 .net "fifo_out_full", 0 0, v0x56271c328220_0;  1 drivers
v0x56271c3296d0_0 .var "fifo_out_input_data", 31 0;
v0x56271c3297a0_0 .var "fifo_out_write_enable", 0 0;
v0x56271c329870_0 .var "fsm_pe_jo", 2 0;
v0x56271c329910_0 .net "grn_final_state", 4 0, L_0x56271c358b80;  1 drivers
v0x56271c3299e0_0 .net "grn_initial_state", 4 0, L_0x56271c358a40;  1 drivers
v0x56271c329ab0_0 .net "grn_output_available", 0 0, L_0x56271c358cf0;  1 drivers
v0x56271c329b80_0 .net "grn_output_data", 31 0, v0x56271c322300_0;  1 drivers
v0x56271c329d30_0 .var "grn_output_read_enable", 0 0;
v0x56271c329e20_0 .net "grn_output_valid", 0 0, v0x56271c322510_0;  1 drivers
v0x56271c329f10_0 .var "is_configured", 0 0;
v0x56271c329fb0_0 .net "pe_bypass_available", 0 0, L_0x56271c35e0f0;  1 drivers
v0x56271c32a070_0 .net "pe_bypass_data", 31 0, v0x56271c332ca0_0;  alias, 1 drivers
v0x56271c32a150_0 .var "pe_bypass_read_enable", 0 0;
v0x56271c32a210_0 .net "pe_bypass_valid", 0 0, L_0x56271c35e000;  1 drivers
v0x56271c32a2d0_0 .var "pe_data_conf", 63 0;
v0x56271c32a3b0_0 .net "pe_end_conf", 31 0, L_0x56271c358950;  1 drivers
v0x56271c32a490_0 .net "pe_init_conf", 31 0, L_0x56271c3588b0;  1 drivers
v0x56271c32a570_0 .net "pe_output_available", 0 0, L_0x56271c35ddc0;  1 drivers
v0x56271c32a630_0 .net "pe_output_data", 31 0, v0x56271c328800_0;  alias, 1 drivers
v0x56271c32a740_0 .net "pe_output_read_enable", 0 0, L_0x56271c35e230;  1 drivers
v0x56271c32a7e0_0 .net "pe_output_valid", 0 0, v0x56271c328940_0;  1 drivers
v0x56271c32a880_0 .var "rd_wr_counter", 1 0;
v0x56271c32a920_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c32a9c0_0 .var "start_grn", 0 0;
L_0x56271c3588b0 .part v0x56271c32a2d0_0, 0, 32;
L_0x56271c358950 .part v0x56271c32a2d0_0, 32, 32;
L_0x56271c358a40 .part L_0x56271c3588b0, 0, 5;
L_0x56271c358b80 .part L_0x56271c358950, 0, 5;
S_0x56271c2be280 .scope module, "grn_naive_core" "grn_naive_core" 2 599, 2 654 0, S_0x56271c2943e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 5 "initial_state"
    .port_info 4 /INPUT 5 "final_state"
    .port_info 5 /INPUT 1 "output_read_enable"
    .port_info 6 /OUTPUT 1 "output_valid"
    .port_info 7 /OUTPUT 32 "output_data"
    .port_info 8 /OUTPUT 1 "output_available"
P_0x56271c320f50 .param/l "fsm_naive_done" 1 2 699, +C4<00000000000000000000000000000111>;
P_0x56271c320f90 .param/l "fsm_naive_init" 1 2 693, +C4<00000000000000000000000000000001>;
P_0x56271c320fd0 .param/l "fsm_naive_period_finder" 1 2 695, +C4<00000000000000000000000000000011>;
P_0x56271c321010 .param/l "fsm_naive_prepare_to_write" 1 2 696, +C4<00000000000000000000000000000100>;
P_0x56271c321050 .param/l "fsm_naive_set" 1 2 692, +C4<00000000000000000000000000000000>;
P_0x56271c321090 .param/l "fsm_naive_transient_finder" 1 2 694, +C4<00000000000000000000000000000010>;
P_0x56271c3210d0 .param/l "fsm_naive_verify" 1 2 698, +C4<00000000000000000000000000000110>;
P_0x56271c321110 .param/l "fsm_naive_write" 1 2 697, +C4<00000000000000000000000000000101>;
L_0x56271c358cf0 .functor NOT 1, v0x56271c321f70_0, C4<0>, C4<0>, C4<0>;
L_0x56271c358f90 .functor OR 1, L_0x56271c358e00, L_0x56271c358ea0, C4<0>, C4<0>;
L_0x56271c359230 .functor AND 1, L_0x56271c358f90, L_0x56271c359140, C4<1>, C4<1>;
L_0x56271c3594c0 .functor AND 1, L_0x56271c359230, L_0x56271c3593e0, C4<1>, C4<1>;
L_0x56271c359880 .functor AND 1, L_0x56271c359600, L_0x56271c359790, C4<1>, C4<1>;
L_0x56271c359cf0 .functor AND 1, L_0x56271c359990, L_0x56271c359be0, C4<1>, C4<1>;
L_0x56271c359c80 .functor AND 1, L_0x56271c359e40, L_0x56271c359ee0, C4<1>, C4<1>;
L_0x56271c35a2c0 .functor AND 1, L_0x56271c359c80, L_0x56271c35a140, C4<1>, C4<1>;
L_0x56271c35a650 .functor AND 1, L_0x56271c35a2c0, L_0x56271c35a4c0, C4<1>, C4<1>;
L_0x56271c35ac40 .functor AND 1, L_0x56271c35a940, L_0x56271c35aa90, C4<1>, C4<1>;
L_0x56271c35af60 .functor AND 1, L_0x56271c35ac40, L_0x56271c35adf0, C4<1>, C4<1>;
L_0x56271c35b330 .functor OR 1, L_0x56271c35b0c0, L_0x56271c35b160, C4<0>, C4<0>;
L_0x56271c35b730 .functor AND 1, L_0x56271c35b330, L_0x56271c35b550, C4<1>, C4<1>;
L_0x56271c35ba80 .functor AND 1, L_0x56271c35b730, L_0x56271c35b8e0, C4<1>, C4<1>;
L_0x56271c35b440 .functor AND 1, L_0x56271c35bc10, L_0x56271c35be60, C4<1>, C4<1>;
L_0x56271c35c090 .functor AND 1, L_0x56271c35bff0, L_0x56271c35c250, C4<1>, C4<1>;
L_0x56271c35c780 .functor AND 1, L_0x56271c35c500, L_0x56271c35c5a0, C4<1>, C4<1>;
L_0x56271c35cb70 .functor AND 1, L_0x56271c35c780, L_0x56271c35c930, C4<1>, C4<1>;
L_0x56271c35d010 .functor AND 1, L_0x56271c35cb70, L_0x56271c35cdc0, C4<1>, C4<1>;
L_0x56271c35d820 .functor AND 1, L_0x56271c35d300, L_0x56271c35d5b0, C4<1>, C4<1>;
L_0x56271c35dc60 .functor AND 1, L_0x56271c35d820, L_0x56271c35d9e0, C4<1>, C4<1>;
v0x56271c322b00_0 .net *"_s102", 0 0, L_0x56271c35bc10;  1 drivers
v0x56271c322c00_0 .net *"_s104", 0 0, L_0x56271c35bcb0;  1 drivers
v0x56271c322ce0_0 .net *"_s106", 0 0, L_0x56271c35be60;  1 drivers
v0x56271c322d80_0 .net *"_s107", 0 0, L_0x56271c35b440;  1 drivers
v0x56271c322e40_0 .net *"_s11", 0 0, L_0x56271c3590a0;  1 drivers
v0x56271c322f20_0 .net *"_s112", 0 0, L_0x56271c35bff0;  1 drivers
v0x56271c323000_0 .net *"_s114", 0 0, L_0x56271c35c1b0;  1 drivers
v0x56271c3230e0_0 .net *"_s116", 0 0, L_0x56271c35c250;  1 drivers
v0x56271c3231a0_0 .net *"_s117", 0 0, L_0x56271c35c090;  1 drivers
v0x56271c3232f0_0 .net *"_s122", 0 0, L_0x56271c35c500;  1 drivers
v0x56271c3233d0_0 .net *"_s124", 0 0, L_0x56271c35c5a0;  1 drivers
v0x56271c3234b0_0 .net *"_s125", 0 0, L_0x56271c35c780;  1 drivers
v0x56271c323570_0 .net *"_s128", 0 0, L_0x56271c35c890;  1 drivers
v0x56271c323650_0 .net *"_s13", 0 0, L_0x56271c359140;  1 drivers
v0x56271c323710_0 .net *"_s130", 0 0, L_0x56271c35c930;  1 drivers
v0x56271c3237d0_0 .net *"_s131", 0 0, L_0x56271c35cb70;  1 drivers
v0x56271c323890_0 .net *"_s134", 0 0, L_0x56271c35cd20;  1 drivers
v0x56271c323a80_0 .net *"_s136", 0 0, L_0x56271c35cdc0;  1 drivers
v0x56271c323b40_0 .net *"_s137", 0 0, L_0x56271c35d010;  1 drivers
v0x56271c323c00_0 .net *"_s14", 0 0, L_0x56271c359230;  1 drivers
v0x56271c323cc0_0 .net *"_s143", 0 0, L_0x56271c35d300;  1 drivers
v0x56271c323da0_0 .net *"_s145", 0 0, L_0x56271c35d510;  1 drivers
v0x56271c323e80_0 .net *"_s147", 0 0, L_0x56271c35d5b0;  1 drivers
v0x56271c323f40_0 .net *"_s148", 0 0, L_0x56271c35d820;  1 drivers
v0x56271c324000_0 .net *"_s151", 0 0, L_0x56271c35cc80;  1 drivers
v0x56271c3240e0_0 .net *"_s153", 0 0, L_0x56271c35d9e0;  1 drivers
v0x56271c3241a0_0 .net *"_s154", 0 0, L_0x56271c35dc60;  1 drivers
v0x56271c324260_0 .net *"_s17", 0 0, L_0x56271c359340;  1 drivers
v0x56271c324340_0 .net *"_s19", 0 0, L_0x56271c3593e0;  1 drivers
v0x56271c324400_0 .net *"_s20", 0 0, L_0x56271c3594c0;  1 drivers
v0x56271c3244c0_0 .net *"_s25", 0 0, L_0x56271c359600;  1 drivers
v0x56271c3245a0_0 .net *"_s27", 0 0, L_0x56271c3596a0;  1 drivers
v0x56271c324680_0 .net *"_s29", 0 0, L_0x56271c359790;  1 drivers
v0x56271c324950_0 .net *"_s30", 0 0, L_0x56271c359880;  1 drivers
v0x56271c324a10_0 .net *"_s35", 0 0, L_0x56271c359990;  1 drivers
v0x56271c324af0_0 .net *"_s37", 0 0, L_0x56271c359a30;  1 drivers
v0x56271c324bd0_0 .net *"_s39", 0 0, L_0x56271c359be0;  1 drivers
v0x56271c324c90_0 .net *"_s40", 0 0, L_0x56271c359cf0;  1 drivers
v0x56271c324d50_0 .net *"_s45", 0 0, L_0x56271c359e40;  1 drivers
v0x56271c324e30_0 .net *"_s47", 0 0, L_0x56271c359ee0;  1 drivers
v0x56271c324f10_0 .net *"_s48", 0 0, L_0x56271c359c80;  1 drivers
v0x56271c324fd0_0 .net *"_s5", 0 0, L_0x56271c358e00;  1 drivers
v0x56271c3250b0_0 .net *"_s51", 0 0, L_0x56271c35a0a0;  1 drivers
v0x56271c325190_0 .net *"_s53", 0 0, L_0x56271c35a140;  1 drivers
v0x56271c325250_0 .net *"_s54", 0 0, L_0x56271c35a2c0;  1 drivers
v0x56271c325310_0 .net *"_s57", 0 0, L_0x56271c35a420;  1 drivers
v0x56271c3253f0_0 .net *"_s59", 0 0, L_0x56271c35a4c0;  1 drivers
v0x56271c3254b0_0 .net *"_s60", 0 0, L_0x56271c35a650;  1 drivers
v0x56271c325570_0 .net *"_s66", 0 0, L_0x56271c35a940;  1 drivers
v0x56271c325650_0 .net *"_s68", 0 0, L_0x56271c35a5b0;  1 drivers
v0x56271c325730_0 .net *"_s7", 0 0, L_0x56271c358ea0;  1 drivers
v0x56271c325810_0 .net *"_s70", 0 0, L_0x56271c35aa90;  1 drivers
v0x56271c3258d0_0 .net *"_s71", 0 0, L_0x56271c35ac40;  1 drivers
v0x56271c325990_0 .net *"_s74", 0 0, L_0x56271c35ad50;  1 drivers
v0x56271c325a70_0 .net *"_s76", 0 0, L_0x56271c35adf0;  1 drivers
v0x56271c325b30_0 .net *"_s77", 0 0, L_0x56271c35af60;  1 drivers
v0x56271c325bf0_0 .net *"_s8", 0 0, L_0x56271c358f90;  1 drivers
v0x56271c325cb0_0 .net *"_s82", 0 0, L_0x56271c35b0c0;  1 drivers
v0x56271c325d90_0 .net *"_s84", 0 0, L_0x56271c35b160;  1 drivers
v0x56271c325e70_0 .net *"_s85", 0 0, L_0x56271c35b330;  1 drivers
v0x56271c325f30_0 .net *"_s88", 0 0, L_0x56271c35b4b0;  1 drivers
v0x56271c326010_0 .net *"_s90", 0 0, L_0x56271c35b550;  1 drivers
v0x56271c3260d0_0 .net *"_s91", 0 0, L_0x56271c35b730;  1 drivers
v0x56271c326190_0 .net *"_s94", 0 0, L_0x56271c35b840;  1 drivers
v0x56271c326270_0 .net *"_s96", 0 0, L_0x56271c35b8e0;  1 drivers
v0x56271c326740_0 .net *"_s97", 0 0, L_0x56271c35ba80;  1 drivers
v0x56271c326800_0 .var "actual_state_s1", 4 0;
v0x56271c3268e0_0 .var "actual_state_s2", 4 0;
v0x56271c3269c0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c326a60_0 .var "data_to_write", 127 0;
v0x56271c326b40_0 .var "exec_state", 4 0;
v0x56271c326c20_0 .net "fifo_empty", 0 0, v0x56271c321f70_0;  1 drivers
v0x56271c326cc0_0 .net "fifo_full", 0 0, v0x56271c321d20_0;  1 drivers
v0x56271c326d60_0 .var "fifo_input_data", 31 0;
v0x56271c326e30_0 .var "fifo_write_enable", 0 0;
v0x56271c326f00_0 .net "final_state", 4 0, L_0x56271c358b80;  alias, 1 drivers
v0x56271c326fa0_0 .var "flag_first_it", 0 0;
v0x56271c327040_0 .var "flag_pulse", 0 0;
v0x56271c327100_0 .var "fsm_naive", 2 0;
v0x56271c3271e0_0 .net "initial_state", 4 0, L_0x56271c358a40;  alias, 1 drivers
v0x56271c3272c0_0 .net "next_state_s1", 4 0, L_0x56271c35a760;  1 drivers
v0x56271c3273a0_0 .net "next_state_s2", 4 0, L_0x56271c35d120;  1 drivers
v0x56271c327480_0 .net "output_available", 0 0, L_0x56271c358cf0;  alias, 1 drivers
v0x56271c327540_0 .net "output_data", 31 0, v0x56271c322300_0;  alias, 1 drivers
v0x56271c327630_0 .net "output_read_enable", 0 0, v0x56271c329d30_0;  1 drivers
v0x56271c327700_0 .net "output_valid", 0 0, v0x56271c322510_0;  alias, 1 drivers
v0x56271c3277d0_0 .var "period_counter", 31 0;
v0x56271c327870_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c327910_0 .net "start", 0 0, v0x56271c32a9c0_0;  1 drivers
v0x56271c3279b0_0 .var "transient_counter", 31 0;
v0x56271c327a90_0 .var "write_counter", 1 0;
L_0x56271c358e00 .part v0x56271c326800_0, 0, 1;
L_0x56271c358ea0 .part v0x56271c326800_0, 1, 1;
L_0x56271c3590a0 .part v0x56271c326800_0, 4, 1;
L_0x56271c359140 .reduce/nor L_0x56271c3590a0;
L_0x56271c359340 .part v0x56271c326800_0, 2, 1;
L_0x56271c3593e0 .reduce/nor L_0x56271c359340;
L_0x56271c359600 .part v0x56271c326800_0, 3, 1;
L_0x56271c3596a0 .part v0x56271c326800_0, 0, 1;
L_0x56271c359790 .reduce/nor L_0x56271c3596a0;
L_0x56271c359990 .part v0x56271c326800_0, 0, 1;
L_0x56271c359a30 .part v0x56271c326800_0, 3, 1;
L_0x56271c359be0 .reduce/nor L_0x56271c359a30;
L_0x56271c359e40 .part v0x56271c326800_0, 0, 1;
L_0x56271c359ee0 .part v0x56271c326800_0, 4, 1;
L_0x56271c35a0a0 .part v0x56271c326800_0, 1, 1;
L_0x56271c35a140 .reduce/nor L_0x56271c35a0a0;
L_0x56271c35a420 .part v0x56271c326800_0, 3, 1;
L_0x56271c35a4c0 .reduce/nor L_0x56271c35a420;
LS_0x56271c35a760_0_0 .concat8 [ 1 1 1 1], L_0x56271c3594c0, L_0x56271c359880, L_0x56271c359cf0, L_0x56271c35a650;
LS_0x56271c35a760_0_4 .concat8 [ 1 0 0 0], L_0x56271c35af60;
L_0x56271c35a760 .concat8 [ 4 1 0 0], LS_0x56271c35a760_0_0, LS_0x56271c35a760_0_4;
L_0x56271c35a940 .part v0x56271c326800_0, 0, 1;
L_0x56271c35a5b0 .part v0x56271c326800_0, 4, 1;
L_0x56271c35aa90 .reduce/nor L_0x56271c35a5b0;
L_0x56271c35ad50 .part v0x56271c326800_0, 2, 1;
L_0x56271c35adf0 .reduce/nor L_0x56271c35ad50;
L_0x56271c35b0c0 .part v0x56271c3268e0_0, 0, 1;
L_0x56271c35b160 .part v0x56271c3268e0_0, 1, 1;
L_0x56271c35b4b0 .part v0x56271c3268e0_0, 4, 1;
L_0x56271c35b550 .reduce/nor L_0x56271c35b4b0;
L_0x56271c35b840 .part v0x56271c3268e0_0, 2, 1;
L_0x56271c35b8e0 .reduce/nor L_0x56271c35b840;
L_0x56271c35bc10 .part v0x56271c3268e0_0, 3, 1;
L_0x56271c35bcb0 .part v0x56271c3268e0_0, 0, 1;
L_0x56271c35be60 .reduce/nor L_0x56271c35bcb0;
L_0x56271c35bff0 .part v0x56271c3268e0_0, 0, 1;
L_0x56271c35c1b0 .part v0x56271c3268e0_0, 3, 1;
L_0x56271c35c250 .reduce/nor L_0x56271c35c1b0;
L_0x56271c35c500 .part v0x56271c3268e0_0, 0, 1;
L_0x56271c35c5a0 .part v0x56271c3268e0_0, 4, 1;
L_0x56271c35c890 .part v0x56271c3268e0_0, 1, 1;
L_0x56271c35c930 .reduce/nor L_0x56271c35c890;
L_0x56271c35cd20 .part v0x56271c3268e0_0, 3, 1;
L_0x56271c35cdc0 .reduce/nor L_0x56271c35cd20;
LS_0x56271c35d120_0_0 .concat8 [ 1 1 1 1], L_0x56271c35ba80, L_0x56271c35b440, L_0x56271c35c090, L_0x56271c35d010;
LS_0x56271c35d120_0_4 .concat8 [ 1 0 0 0], L_0x56271c35dc60;
L_0x56271c35d120 .concat8 [ 4 1 0 0], LS_0x56271c35d120_0_0, LS_0x56271c35d120_0_4;
L_0x56271c35d300 .part v0x56271c3268e0_0, 0, 1;
L_0x56271c35d510 .part v0x56271c3268e0_0, 4, 1;
L_0x56271c35d5b0 .reduce/nor L_0x56271c35d510;
L_0x56271c35cc80 .part v0x56271c3268e0_0, 2, 1;
L_0x56271c35d9e0 .reduce/nor L_0x56271c35cc80;
S_0x56271c321720 .scope module, "grn_naive_core_output_fifo" "fifo" 2 787, 2 837 0, S_0x56271c2be280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c31fbb0 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c31fbf0 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c31fc30 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c31fc70 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c321c40_0 .var "almostempty", 0 0;
v0x56271c321d20_0 .var "almostfull", 0 0;
v0x56271c321de0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c321eb0_0 .var "data_count", 5 0;
v0x56271c321f70_0 .var "empty", 0 0;
v0x56271c322030_0 .var "full", 0 0;
v0x56271c3220f0_0 .net "input_data", 31 0, v0x56271c326d60_0;  1 drivers
v0x56271c3221d0 .array "mem", 31 0, 31 0;
v0x56271c322300_0 .var "output_data", 31 0;
v0x56271c322450_0 .net "output_read_enable", 0 0, v0x56271c329d30_0;  alias, 1 drivers
v0x56271c322510_0 .var "output_valid", 0 0;
v0x56271c3225d0_0 .var "read_pointer", 4 0;
v0x56271c3226b0_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c3227e0_0 .net "write_enable", 0 0, v0x56271c326e30_0;  1 drivers
v0x56271c3228a0_0 .var "write_pointer", 4 0;
S_0x56271c327c90 .scope module, "pe_naive_fifo_out" "fifo" 2 619, 2 837 0, S_0x56271c2943e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c323930 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c323970 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c3239b0 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c3239f0 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c328160_0 .var "almostempty", 0 0;
v0x56271c328220_0 .var "almostfull", 0 0;
v0x56271c3282e0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c3283b0_0 .var "data_count", 5 0;
v0x56271c328470_0 .var "empty", 0 0;
v0x56271c328530_0 .var "full", 0 0;
v0x56271c3285f0_0 .net "input_data", 31 0, v0x56271c3296d0_0;  1 drivers
v0x56271c3286d0 .array "mem", 31 0, 31 0;
v0x56271c328800_0 .var "output_data", 31 0;
v0x56271c3288a0_0 .net "output_read_enable", 0 0, L_0x56271c35e230;  alias, 1 drivers
v0x56271c328940_0 .var "output_valid", 0 0;
v0x56271c328a00_0 .var "read_pointer", 4 0;
v0x56271c328ae0_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c328b80_0 .net "write_enable", 0 0, v0x56271c3297a0_0;  1 drivers
v0x56271c328c40_0 .var "write_pointer", 4 0;
S_0x56271c32ac40 .scope module, "grn_naive_pe_2" "grn_naive_pe" 2 383, 2 445 0, S_0x56271c2407a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "config_input_done"
    .port_info 3 /INPUT 1 "config_input_valid"
    .port_info 4 /INPUT 32 "config_input"
    .port_info 5 /OUTPUT 1 "config_output_done"
    .port_info 6 /OUTPUT 1 "config_output_valid"
    .port_info 7 /OUTPUT 32 "config_output"
    .port_info 8 /OUTPUT 1 "pe_bypass_read_enable"
    .port_info 9 /INPUT 1 "pe_bypass_valid"
    .port_info 10 /INPUT 32 "pe_bypass_data"
    .port_info 11 /INPUT 1 "pe_bypass_available"
    .port_info 12 /INPUT 1 "pe_output_read_enable"
    .port_info 13 /OUTPUT 1 "pe_output_valid"
    .port_info 14 /OUTPUT 32 "pe_output_data"
    .port_info 15 /OUTPUT 1 "pe_output_available"
P_0x56271c2c0840 .param/l "fsm_pe_jo_look_grn" 1 2 485, +C4<00000000000000000000000000000000>;
P_0x56271c2c0880 .param/l "fsm_pe_jo_look_pe" 1 2 488, +C4<00000000000000000000000000000011>;
P_0x56271c2c08c0 .param/l "fsm_pe_jo_rd_grn" 1 2 486, +C4<00000000000000000000000000000001>;
P_0x56271c2c0900 .param/l "fsm_pe_jo_rd_pe" 1 2 489, +C4<00000000000000000000000000000100>;
P_0x56271c2c0940 .param/l "fsm_pe_jo_wr_grn" 1 2 487, +C4<00000000000000000000000000000010>;
P_0x56271c2c0980 .param/l "fsm_pe_jo_wr_pe" 1 2 490, +C4<00000000000000000000000000000101>;
L_0x56271c3637f0 .functor NOT 1, v0x56271c3328c0_0, C4<0>, C4<0>, C4<0>;
v0x56271c3333b0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c333470_0 .var "config_counter", 0 0;
v0x56271c333550_0 .net "config_input", 31 0, v0x56271c329270_0;  alias, 1 drivers
v0x56271c333620_0 .net "config_input_done", 0 0, L_0x56271c3638b0;  1 drivers
v0x56271c3336c0_0 .net "config_input_valid", 0 0, L_0x56271c3639a0;  1 drivers
v0x56271c333780_0 .var "config_output", 31 0;
v0x56271c333860_0 .var "config_output_done", 0 0;
v0x56271c333920_0 .var "config_output_valid", 0 0;
v0x56271c3339e0_0 .net "fifo_out_empty", 0 0, v0x56271c3328c0_0;  1 drivers
v0x56271c333a80_0 .net "fifo_out_full", 0 0, v0x56271c332670_0;  1 drivers
v0x56271c333b50_0 .var "fifo_out_input_data", 31 0;
v0x56271c333c20_0 .var "fifo_out_write_enable", 0 0;
v0x56271c333cf0_0 .var "fsm_pe_jo", 2 0;
v0x56271c333d90_0 .net "grn_final_state", 4 0, L_0x56271c35e5f0;  1 drivers
v0x56271c333e60_0 .net "grn_initial_state", 4 0, L_0x56271c35e4b0;  1 drivers
v0x56271c333f30_0 .net "grn_output_available", 0 0, L_0x56271c35e730;  1 drivers
v0x56271c334000_0 .net "grn_output_data", 31 0, v0x56271c32c7f0_0;  1 drivers
v0x56271c3341b0_0 .var "grn_output_read_enable", 0 0;
v0x56271c3342a0_0 .net "grn_output_valid", 0 0, v0x56271c32c970_0;  1 drivers
v0x56271c334390_0 .var "is_configured", 0 0;
v0x56271c334430_0 .net "pe_bypass_available", 0 0, L_0x56271c363b50;  1 drivers
v0x56271c3344f0_0 .net "pe_bypass_data", 31 0, v0x56271c33d180_0;  alias, 1 drivers
v0x56271c3345d0_0 .var "pe_bypass_read_enable", 0 0;
v0x56271c334690_0 .net "pe_bypass_valid", 0 0, L_0x56271c363a40;  1 drivers
v0x56271c334750_0 .var "pe_data_conf", 63 0;
v0x56271c334830_0 .net "pe_end_conf", 31 0, L_0x56271c35e3c0;  1 drivers
v0x56271c334910_0 .net "pe_init_conf", 31 0, L_0x56271c35e320;  1 drivers
v0x56271c3349f0_0 .net "pe_output_available", 0 0, L_0x56271c3637f0;  1 drivers
v0x56271c334ab0_0 .net "pe_output_data", 31 0, v0x56271c332ca0_0;  alias, 1 drivers
v0x56271c334bc0_0 .net "pe_output_read_enable", 0 0, L_0x56271c363bf0;  1 drivers
v0x56271c334c60_0 .net "pe_output_valid", 0 0, v0x56271c332de0_0;  1 drivers
v0x56271c334d00_0 .var "rd_wr_counter", 1 0;
v0x56271c334da0_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c334e40_0 .var "start_grn", 0 0;
L_0x56271c35e320 .part v0x56271c334750_0, 0, 32;
L_0x56271c35e3c0 .part v0x56271c334750_0, 32, 32;
L_0x56271c35e4b0 .part L_0x56271c35e320, 0, 5;
L_0x56271c35e5f0 .part L_0x56271c35e3c0, 0, 5;
S_0x56271c32b110 .scope module, "grn_naive_core" "grn_naive_core" 2 599, 2 654 0, S_0x56271c32ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 5 "initial_state"
    .port_info 4 /INPUT 5 "final_state"
    .port_info 5 /INPUT 1 "output_read_enable"
    .port_info 6 /OUTPUT 1 "output_valid"
    .port_info 7 /OUTPUT 32 "output_data"
    .port_info 8 /OUTPUT 1 "output_available"
P_0x56271c32b2e0 .param/l "fsm_naive_done" 1 2 699, +C4<00000000000000000000000000000111>;
P_0x56271c32b320 .param/l "fsm_naive_init" 1 2 693, +C4<00000000000000000000000000000001>;
P_0x56271c32b360 .param/l "fsm_naive_period_finder" 1 2 695, +C4<00000000000000000000000000000011>;
P_0x56271c32b3a0 .param/l "fsm_naive_prepare_to_write" 1 2 696, +C4<00000000000000000000000000000100>;
P_0x56271c32b3e0 .param/l "fsm_naive_set" 1 2 692, +C4<00000000000000000000000000000000>;
P_0x56271c32b420 .param/l "fsm_naive_transient_finder" 1 2 694, +C4<00000000000000000000000000000010>;
P_0x56271c32b460 .param/l "fsm_naive_verify" 1 2 698, +C4<00000000000000000000000000000110>;
P_0x56271c32b4a0 .param/l "fsm_naive_write" 1 2 697, +C4<00000000000000000000000000000101>;
L_0x56271c35e730 .functor NOT 1, v0x56271c32c410_0, C4<0>, C4<0>, C4<0>;
L_0x56271c35e9d0 .functor OR 1, L_0x56271c35e840, L_0x56271c35e8e0, C4<0>, C4<0>;
L_0x56271c35eca0 .functor AND 1, L_0x56271c35e9d0, L_0x56271c35eb80, C4<1>, C4<1>;
L_0x56271c35ef30 .functor AND 1, L_0x56271c35eca0, L_0x56271c35ee50, C4<1>, C4<1>;
L_0x56271c35f2f0 .functor AND 1, L_0x56271c35f070, L_0x56271c35f200, C4<1>, C4<1>;
L_0x56271c35f760 .functor AND 1, L_0x56271c35f400, L_0x56271c35f650, C4<1>, C4<1>;
L_0x56271c35f6f0 .functor AND 1, L_0x56271c35f8b0, L_0x56271c35f950, C4<1>, C4<1>;
L_0x56271c35fd30 .functor AND 1, L_0x56271c35f6f0, L_0x56271c35fbb0, C4<1>, C4<1>;
L_0x56271c360070 .functor AND 1, L_0x56271c35fd30, L_0x56271c35ff30, C4<1>, C4<1>;
L_0x56271c360610 .functor AND 1, L_0x56271c360310, L_0x56271c360460, C4<1>, C4<1>;
L_0x56271c360990 .functor AND 1, L_0x56271c360610, L_0x56271c360820, C4<1>, C4<1>;
L_0x56271c360d60 .functor OR 1, L_0x56271c360af0, L_0x56271c360b90, C4<0>, C4<0>;
L_0x56271c361160 .functor AND 1, L_0x56271c360d60, L_0x56271c360f80, C4<1>, C4<1>;
L_0x56271c3614b0 .functor AND 1, L_0x56271c361160, L_0x56271c361310, C4<1>, C4<1>;
L_0x56271c360e70 .functor AND 1, L_0x56271c361640, L_0x56271c361890, C4<1>, C4<1>;
L_0x56271c361ac0 .functor AND 1, L_0x56271c361a20, L_0x56271c361c80, C4<1>, C4<1>;
L_0x56271c3621b0 .functor AND 1, L_0x56271c361f30, L_0x56271c361fd0, C4<1>, C4<1>;
L_0x56271c3625a0 .functor AND 1, L_0x56271c3621b0, L_0x56271c362360, C4<1>, C4<1>;
L_0x56271c362a40 .functor AND 1, L_0x56271c3625a0, L_0x56271c3627f0, C4<1>, C4<1>;
L_0x56271c363250 .functor AND 1, L_0x56271c362d30, L_0x56271c362fe0, C4<1>, C4<1>;
L_0x56271c363690 .functor AND 1, L_0x56271c363250, L_0x56271c363410, C4<1>, C4<1>;
v0x56271c32cfe0_0 .net *"_s102", 0 0, L_0x56271c361640;  1 drivers
v0x56271c32d0e0_0 .net *"_s104", 0 0, L_0x56271c3616e0;  1 drivers
v0x56271c32d1c0_0 .net *"_s106", 0 0, L_0x56271c361890;  1 drivers
v0x56271c32d260_0 .net *"_s107", 0 0, L_0x56271c360e70;  1 drivers
v0x56271c32d320_0 .net *"_s11", 0 0, L_0x56271c35eae0;  1 drivers
v0x56271c32d400_0 .net *"_s112", 0 0, L_0x56271c361a20;  1 drivers
v0x56271c32d4e0_0 .net *"_s114", 0 0, L_0x56271c361be0;  1 drivers
v0x56271c32d5c0_0 .net *"_s116", 0 0, L_0x56271c361c80;  1 drivers
v0x56271c32d680_0 .net *"_s117", 0 0, L_0x56271c361ac0;  1 drivers
v0x56271c32d740_0 .net *"_s122", 0 0, L_0x56271c361f30;  1 drivers
v0x56271c32d820_0 .net *"_s124", 0 0, L_0x56271c361fd0;  1 drivers
v0x56271c32d900_0 .net *"_s125", 0 0, L_0x56271c3621b0;  1 drivers
v0x56271c32d9c0_0 .net *"_s128", 0 0, L_0x56271c3622c0;  1 drivers
v0x56271c32daa0_0 .net *"_s13", 0 0, L_0x56271c35eb80;  1 drivers
v0x56271c32db60_0 .net *"_s130", 0 0, L_0x56271c362360;  1 drivers
v0x56271c32dc20_0 .net *"_s131", 0 0, L_0x56271c3625a0;  1 drivers
v0x56271c32dce0_0 .net *"_s134", 0 0, L_0x56271c362750;  1 drivers
v0x56271c32ded0_0 .net *"_s136", 0 0, L_0x56271c3627f0;  1 drivers
v0x56271c32df90_0 .net *"_s137", 0 0, L_0x56271c362a40;  1 drivers
v0x56271c32e050_0 .net *"_s14", 0 0, L_0x56271c35eca0;  1 drivers
v0x56271c32e110_0 .net *"_s143", 0 0, L_0x56271c362d30;  1 drivers
v0x56271c32e1f0_0 .net *"_s145", 0 0, L_0x56271c362f40;  1 drivers
v0x56271c32e2d0_0 .net *"_s147", 0 0, L_0x56271c362fe0;  1 drivers
v0x56271c32e390_0 .net *"_s148", 0 0, L_0x56271c363250;  1 drivers
v0x56271c32e450_0 .net *"_s151", 0 0, L_0x56271c3626b0;  1 drivers
v0x56271c32e530_0 .net *"_s153", 0 0, L_0x56271c363410;  1 drivers
v0x56271c32e5f0_0 .net *"_s154", 0 0, L_0x56271c363690;  1 drivers
v0x56271c32e6b0_0 .net *"_s17", 0 0, L_0x56271c35edb0;  1 drivers
v0x56271c32e790_0 .net *"_s19", 0 0, L_0x56271c35ee50;  1 drivers
v0x56271c32e850_0 .net *"_s20", 0 0, L_0x56271c35ef30;  1 drivers
v0x56271c32e910_0 .net *"_s25", 0 0, L_0x56271c35f070;  1 drivers
v0x56271c32e9f0_0 .net *"_s27", 0 0, L_0x56271c35f110;  1 drivers
v0x56271c32ead0_0 .net *"_s29", 0 0, L_0x56271c35f200;  1 drivers
v0x56271c32eda0_0 .net *"_s30", 0 0, L_0x56271c35f2f0;  1 drivers
v0x56271c32ee60_0 .net *"_s35", 0 0, L_0x56271c35f400;  1 drivers
v0x56271c32ef40_0 .net *"_s37", 0 0, L_0x56271c35f4a0;  1 drivers
v0x56271c32f020_0 .net *"_s39", 0 0, L_0x56271c35f650;  1 drivers
v0x56271c32f0e0_0 .net *"_s40", 0 0, L_0x56271c35f760;  1 drivers
v0x56271c32f1a0_0 .net *"_s45", 0 0, L_0x56271c35f8b0;  1 drivers
v0x56271c32f280_0 .net *"_s47", 0 0, L_0x56271c35f950;  1 drivers
v0x56271c32f360_0 .net *"_s48", 0 0, L_0x56271c35f6f0;  1 drivers
v0x56271c32f420_0 .net *"_s5", 0 0, L_0x56271c35e840;  1 drivers
v0x56271c32f500_0 .net *"_s51", 0 0, L_0x56271c35fb10;  1 drivers
v0x56271c32f5e0_0 .net *"_s53", 0 0, L_0x56271c35fbb0;  1 drivers
v0x56271c32f6a0_0 .net *"_s54", 0 0, L_0x56271c35fd30;  1 drivers
v0x56271c32f760_0 .net *"_s57", 0 0, L_0x56271c35fe90;  1 drivers
v0x56271c32f840_0 .net *"_s59", 0 0, L_0x56271c35ff30;  1 drivers
v0x56271c32f900_0 .net *"_s60", 0 0, L_0x56271c360070;  1 drivers
v0x56271c32f9c0_0 .net *"_s66", 0 0, L_0x56271c360310;  1 drivers
v0x56271c32faa0_0 .net *"_s68", 0 0, L_0x56271c35ffd0;  1 drivers
v0x56271c32fb80_0 .net *"_s7", 0 0, L_0x56271c35e8e0;  1 drivers
v0x56271c32fc60_0 .net *"_s70", 0 0, L_0x56271c360460;  1 drivers
v0x56271c32fd20_0 .net *"_s71", 0 0, L_0x56271c360610;  1 drivers
v0x56271c32fde0_0 .net *"_s74", 0 0, L_0x56271c360780;  1 drivers
v0x56271c32fec0_0 .net *"_s76", 0 0, L_0x56271c360820;  1 drivers
v0x56271c32ff80_0 .net *"_s77", 0 0, L_0x56271c360990;  1 drivers
v0x56271c330040_0 .net *"_s8", 0 0, L_0x56271c35e9d0;  1 drivers
v0x56271c330100_0 .net *"_s82", 0 0, L_0x56271c360af0;  1 drivers
v0x56271c3301e0_0 .net *"_s84", 0 0, L_0x56271c360b90;  1 drivers
v0x56271c3302c0_0 .net *"_s85", 0 0, L_0x56271c360d60;  1 drivers
v0x56271c330380_0 .net *"_s88", 0 0, L_0x56271c360ee0;  1 drivers
v0x56271c330460_0 .net *"_s90", 0 0, L_0x56271c360f80;  1 drivers
v0x56271c330520_0 .net *"_s91", 0 0, L_0x56271c361160;  1 drivers
v0x56271c3305e0_0 .net *"_s94", 0 0, L_0x56271c361270;  1 drivers
v0x56271c3306c0_0 .net *"_s96", 0 0, L_0x56271c361310;  1 drivers
v0x56271c330b90_0 .net *"_s97", 0 0, L_0x56271c3614b0;  1 drivers
v0x56271c330c50_0 .var "actual_state_s1", 4 0;
v0x56271c330d30_0 .var "actual_state_s2", 4 0;
v0x56271c330e10_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c330eb0_0 .var "data_to_write", 127 0;
v0x56271c330f90_0 .var "exec_state", 4 0;
v0x56271c331070_0 .net "fifo_empty", 0 0, v0x56271c32c410_0;  1 drivers
v0x56271c331110_0 .net "fifo_full", 0 0, v0x56271c32c0b0_0;  1 drivers
v0x56271c3311b0_0 .var "fifo_input_data", 31 0;
v0x56271c331280_0 .var "fifo_write_enable", 0 0;
v0x56271c331350_0 .net "final_state", 4 0, L_0x56271c35e5f0;  alias, 1 drivers
v0x56271c3313f0_0 .var "flag_first_it", 0 0;
v0x56271c331490_0 .var "flag_pulse", 0 0;
v0x56271c331550_0 .var "fsm_naive", 2 0;
v0x56271c331630_0 .net "initial_state", 4 0, L_0x56271c35e4b0;  alias, 1 drivers
v0x56271c331710_0 .net "next_state_s1", 4 0, L_0x56271c360130;  1 drivers
v0x56271c3317f0_0 .net "next_state_s2", 4 0, L_0x56271c362b50;  1 drivers
v0x56271c3318d0_0 .net "output_available", 0 0, L_0x56271c35e730;  alias, 1 drivers
v0x56271c331990_0 .net "output_data", 31 0, v0x56271c32c7f0_0;  alias, 1 drivers
v0x56271c331a80_0 .net "output_read_enable", 0 0, v0x56271c3341b0_0;  1 drivers
v0x56271c331b50_0 .net "output_valid", 0 0, v0x56271c32c970_0;  alias, 1 drivers
v0x56271c331c20_0 .var "period_counter", 31 0;
v0x56271c331cc0_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c331d60_0 .net "start", 0 0, v0x56271c334e40_0;  1 drivers
v0x56271c331e00_0 .var "transient_counter", 31 0;
v0x56271c331ee0_0 .var "write_counter", 1 0;
L_0x56271c35e840 .part v0x56271c330c50_0, 0, 1;
L_0x56271c35e8e0 .part v0x56271c330c50_0, 1, 1;
L_0x56271c35eae0 .part v0x56271c330c50_0, 4, 1;
L_0x56271c35eb80 .reduce/nor L_0x56271c35eae0;
L_0x56271c35edb0 .part v0x56271c330c50_0, 2, 1;
L_0x56271c35ee50 .reduce/nor L_0x56271c35edb0;
L_0x56271c35f070 .part v0x56271c330c50_0, 3, 1;
L_0x56271c35f110 .part v0x56271c330c50_0, 0, 1;
L_0x56271c35f200 .reduce/nor L_0x56271c35f110;
L_0x56271c35f400 .part v0x56271c330c50_0, 0, 1;
L_0x56271c35f4a0 .part v0x56271c330c50_0, 3, 1;
L_0x56271c35f650 .reduce/nor L_0x56271c35f4a0;
L_0x56271c35f8b0 .part v0x56271c330c50_0, 0, 1;
L_0x56271c35f950 .part v0x56271c330c50_0, 4, 1;
L_0x56271c35fb10 .part v0x56271c330c50_0, 1, 1;
L_0x56271c35fbb0 .reduce/nor L_0x56271c35fb10;
L_0x56271c35fe90 .part v0x56271c330c50_0, 3, 1;
L_0x56271c35ff30 .reduce/nor L_0x56271c35fe90;
LS_0x56271c360130_0_0 .concat8 [ 1 1 1 1], L_0x56271c35ef30, L_0x56271c35f2f0, L_0x56271c35f760, L_0x56271c360070;
LS_0x56271c360130_0_4 .concat8 [ 1 0 0 0], L_0x56271c360990;
L_0x56271c360130 .concat8 [ 4 1 0 0], LS_0x56271c360130_0_0, LS_0x56271c360130_0_4;
L_0x56271c360310 .part v0x56271c330c50_0, 0, 1;
L_0x56271c35ffd0 .part v0x56271c330c50_0, 4, 1;
L_0x56271c360460 .reduce/nor L_0x56271c35ffd0;
L_0x56271c360780 .part v0x56271c330c50_0, 2, 1;
L_0x56271c360820 .reduce/nor L_0x56271c360780;
L_0x56271c360af0 .part v0x56271c330d30_0, 0, 1;
L_0x56271c360b90 .part v0x56271c330d30_0, 1, 1;
L_0x56271c360ee0 .part v0x56271c330d30_0, 4, 1;
L_0x56271c360f80 .reduce/nor L_0x56271c360ee0;
L_0x56271c361270 .part v0x56271c330d30_0, 2, 1;
L_0x56271c361310 .reduce/nor L_0x56271c361270;
L_0x56271c361640 .part v0x56271c330d30_0, 3, 1;
L_0x56271c3616e0 .part v0x56271c330d30_0, 0, 1;
L_0x56271c361890 .reduce/nor L_0x56271c3616e0;
L_0x56271c361a20 .part v0x56271c330d30_0, 0, 1;
L_0x56271c361be0 .part v0x56271c330d30_0, 3, 1;
L_0x56271c361c80 .reduce/nor L_0x56271c361be0;
L_0x56271c361f30 .part v0x56271c330d30_0, 0, 1;
L_0x56271c361fd0 .part v0x56271c330d30_0, 4, 1;
L_0x56271c3622c0 .part v0x56271c330d30_0, 1, 1;
L_0x56271c362360 .reduce/nor L_0x56271c3622c0;
L_0x56271c362750 .part v0x56271c330d30_0, 3, 1;
L_0x56271c3627f0 .reduce/nor L_0x56271c362750;
LS_0x56271c362b50_0_0 .concat8 [ 1 1 1 1], L_0x56271c3614b0, L_0x56271c360e70, L_0x56271c361ac0, L_0x56271c362a40;
LS_0x56271c362b50_0_4 .concat8 [ 1 0 0 0], L_0x56271c363690;
L_0x56271c362b50 .concat8 [ 4 1 0 0], LS_0x56271c362b50_0_0, LS_0x56271c362b50_0_4;
L_0x56271c362d30 .part v0x56271c330d30_0, 0, 1;
L_0x56271c362f40 .part v0x56271c330d30_0, 4, 1;
L_0x56271c362fe0 .reduce/nor L_0x56271c362f40;
L_0x56271c3626b0 .part v0x56271c330d30_0, 2, 1;
L_0x56271c363410 .reduce/nor L_0x56271c3626b0;
S_0x56271c32bab0 .scope module, "grn_naive_core_output_fifo" "fifo" 2 787, 2 837 0, S_0x56271c32b110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c329c20 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c329c60 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c329ca0 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c329ce0 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c32bfd0_0 .var "almostempty", 0 0;
v0x56271c32c0b0_0 .var "almostfull", 0 0;
v0x56271c32c170_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c32c350_0 .var "data_count", 5 0;
v0x56271c32c410_0 .var "empty", 0 0;
v0x56271c32c520_0 .var "full", 0 0;
v0x56271c32c5e0_0 .net "input_data", 31 0, v0x56271c3311b0_0;  1 drivers
v0x56271c32c6c0 .array "mem", 31 0, 31 0;
v0x56271c32c7f0_0 .var "output_data", 31 0;
v0x56271c32c8b0_0 .net "output_read_enable", 0 0, v0x56271c3341b0_0;  alias, 1 drivers
v0x56271c32c970_0 .var "output_valid", 0 0;
v0x56271c32ca30_0 .var "read_pointer", 4 0;
v0x56271c32cb10_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c32ccc0_0 .net "write_enable", 0 0, v0x56271c331280_0;  1 drivers
v0x56271c32cd80_0 .var "write_pointer", 4 0;
S_0x56271c3320e0 .scope module, "pe_naive_fifo_out" "fifo" 2 619, 2 837 0, S_0x56271c32ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c32dd80 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c32ddc0 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c32de00 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c32de40 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c3325b0_0 .var "almostempty", 0 0;
v0x56271c332670_0 .var "almostfull", 0 0;
v0x56271c332730_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c332800_0 .var "data_count", 5 0;
v0x56271c3328c0_0 .var "empty", 0 0;
v0x56271c3329d0_0 .var "full", 0 0;
v0x56271c332a90_0 .net "input_data", 31 0, v0x56271c333b50_0;  1 drivers
v0x56271c332b70 .array "mem", 31 0, 31 0;
v0x56271c332ca0_0 .var "output_data", 31 0;
v0x56271c332d40_0 .net "output_read_enable", 0 0, L_0x56271c363bf0;  alias, 1 drivers
v0x56271c332de0_0 .var "output_valid", 0 0;
v0x56271c332ea0_0 .var "read_pointer", 4 0;
v0x56271c332f80_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c333020_0 .net "write_enable", 0 0, v0x56271c333c20_0;  1 drivers
v0x56271c3330e0_0 .var "write_pointer", 4 0;
S_0x56271c3350c0 .scope module, "grn_naive_pe_3" "grn_naive_pe" 2 405, 2 445 0, S_0x56271c2407a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "config_input_done"
    .port_info 3 /INPUT 1 "config_input_valid"
    .port_info 4 /INPUT 32 "config_input"
    .port_info 5 /OUTPUT 1 "config_output_done"
    .port_info 6 /OUTPUT 1 "config_output_valid"
    .port_info 7 /OUTPUT 32 "config_output"
    .port_info 8 /OUTPUT 1 "pe_bypass_read_enable"
    .port_info 9 /INPUT 1 "pe_bypass_valid"
    .port_info 10 /INPUT 32 "pe_bypass_data"
    .port_info 11 /INPUT 1 "pe_bypass_available"
    .port_info 12 /INPUT 1 "pe_output_read_enable"
    .port_info 13 /OUTPUT 1 "pe_output_valid"
    .port_info 14 /OUTPUT 32 "pe_output_data"
    .port_info 15 /OUTPUT 1 "pe_output_available"
P_0x56271c241880 .param/l "fsm_pe_jo_look_grn" 1 2 485, +C4<00000000000000000000000000000000>;
P_0x56271c2418c0 .param/l "fsm_pe_jo_look_pe" 1 2 488, +C4<00000000000000000000000000000011>;
P_0x56271c241900 .param/l "fsm_pe_jo_rd_grn" 1 2 486, +C4<00000000000000000000000000000001>;
P_0x56271c241940 .param/l "fsm_pe_jo_rd_pe" 1 2 489, +C4<00000000000000000000000000000100>;
P_0x56271c241980 .param/l "fsm_pe_jo_wr_grn" 1 2 487, +C4<00000000000000000000000000000010>;
P_0x56271c2419c0 .param/l "fsm_pe_jo_wr_pe" 1 2 490, +C4<00000000000000000000000000000101>;
L_0x56271c369030 .functor NOT 1, v0x56271c33cda0_0, C4<0>, C4<0>, C4<0>;
v0x56271c33d890_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c33d950_0 .var "config_counter", 0 0;
v0x56271c33da30_0 .net "config_input", 31 0, v0x56271c333780_0;  alias, 1 drivers
v0x56271c33db00_0 .net "config_input_done", 0 0, L_0x56271c3690f0;  1 drivers
v0x56271c33dba0_0 .net "config_input_valid", 0 0, L_0x56271c369190;  1 drivers
v0x56271c33dc60_0 .var "config_output", 31 0;
v0x56271c33dd40_0 .var "config_output_done", 0 0;
v0x56271c33de00_0 .var "config_output_valid", 0 0;
v0x56271c33dec0_0 .net "fifo_out_empty", 0 0, v0x56271c33cda0_0;  1 drivers
v0x56271c33dff0_0 .net "fifo_out_full", 0 0, v0x56271c33cb50_0;  1 drivers
v0x56271c33e0c0_0 .var "fifo_out_input_data", 31 0;
v0x56271c33e190_0 .var "fifo_out_write_enable", 0 0;
v0x56271c33e260_0 .var "fsm_pe_jo", 2 0;
v0x56271c33e300_0 .net "grn_final_state", 4 0, L_0x56271c364080;  1 drivers
v0x56271c33e3d0_0 .net "grn_initial_state", 4 0, L_0x56271c363f40;  1 drivers
v0x56271c33e4a0_0 .net "grn_output_available", 0 0, L_0x56271c363ae0;  1 drivers
v0x56271c33e570_0 .net "grn_output_data", 31 0, v0x56271c336ce0_0;  1 drivers
v0x56271c33e720_0 .var "grn_output_read_enable", 0 0;
v0x56271c33e810_0 .net "grn_output_valid", 0 0, v0x56271c336e60_0;  1 drivers
v0x56271c33e900_0 .var "is_configured", 0 0;
v0x56271c33e9a0_0 .net "pe_bypass_available", 0 0, L_0x56271c369490;  1 drivers
v0x56271c33ea60_0 .net "pe_bypass_data", 31 0, L_0x7f8be503d2a0;  alias, 1 drivers
v0x56271c33eb40_0 .var "pe_bypass_read_enable", 0 0;
v0x56271c33ec00_0 .net "pe_bypass_valid", 0 0, L_0x56271c3696c0;  1 drivers
v0x56271c33ecc0_0 .var "pe_data_conf", 63 0;
v0x56271c33eda0_0 .net "pe_end_conf", 31 0, L_0x56271c363e50;  1 drivers
v0x56271c33ee80_0 .net "pe_init_conf", 31 0, L_0x56271c363db0;  1 drivers
v0x56271c33ef60_0 .net "pe_output_available", 0 0, L_0x56271c369030;  1 drivers
v0x56271c33f020_0 .net "pe_output_data", 31 0, v0x56271c33d180_0;  alias, 1 drivers
v0x56271c33f130_0 .net "pe_output_read_enable", 0 0, L_0x56271c369870;  1 drivers
v0x56271c33f1d0_0 .net "pe_output_valid", 0 0, v0x56271c33d2c0_0;  1 drivers
v0x56271c33f270_0 .var "rd_wr_counter", 1 0;
v0x56271c33f310_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c33f3b0_0 .var "start_grn", 0 0;
L_0x56271c363db0 .part v0x56271c33ecc0_0, 0, 32;
L_0x56271c363e50 .part v0x56271c33ecc0_0, 32, 32;
L_0x56271c363f40 .part L_0x56271c363db0, 0, 5;
L_0x56271c364080 .part L_0x56271c363e50, 0, 5;
S_0x56271c3356f0 .scope module, "grn_naive_core" "grn_naive_core" 2 599, 2 654 0, S_0x56271c3350c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 5 "initial_state"
    .port_info 4 /INPUT 5 "final_state"
    .port_info 5 /INPUT 1 "output_read_enable"
    .port_info 6 /OUTPUT 1 "output_valid"
    .port_info 7 /OUTPUT 32 "output_data"
    .port_info 8 /OUTPUT 1 "output_available"
P_0x56271c3358e0 .param/l "fsm_naive_done" 1 2 699, +C4<00000000000000000000000000000111>;
P_0x56271c335920 .param/l "fsm_naive_init" 1 2 693, +C4<00000000000000000000000000000001>;
P_0x56271c335960 .param/l "fsm_naive_period_finder" 1 2 695, +C4<00000000000000000000000000000011>;
P_0x56271c3359a0 .param/l "fsm_naive_prepare_to_write" 1 2 696, +C4<00000000000000000000000000000100>;
P_0x56271c3359e0 .param/l "fsm_naive_set" 1 2 692, +C4<00000000000000000000000000000000>;
P_0x56271c335a20 .param/l "fsm_naive_transient_finder" 1 2 694, +C4<00000000000000000000000000000010>;
P_0x56271c335a60 .param/l "fsm_naive_verify" 1 2 698, +C4<00000000000000000000000000000110>;
P_0x56271c335aa0 .param/l "fsm_naive_write" 1 2 697, +C4<00000000000000000000000000000101>;
L_0x56271c363ae0 .functor NOT 1, v0x56271c336900_0, C4<0>, C4<0>, C4<0>;
L_0x56271c3643f0 .functor OR 1, L_0x56271c364260, L_0x56271c364300, C4<0>, C4<0>;
L_0x56271c364690 .functor AND 1, L_0x56271c3643f0, L_0x56271c3645a0, C4<1>, C4<1>;
L_0x56271c3648e0 .functor AND 1, L_0x56271c364690, L_0x56271c364840, C4<1>, C4<1>;
L_0x56271c364c70 .functor AND 1, L_0x56271c3649f0, L_0x56271c364b80, C4<1>, C4<1>;
L_0x56271c3650e0 .functor AND 1, L_0x56271c364d80, L_0x56271c364fd0, C4<1>, C4<1>;
L_0x56271c365070 .functor AND 1, L_0x56271c3651f0, L_0x56271c365290, C4<1>, C4<1>;
L_0x56271c365670 .functor AND 1, L_0x56271c365070, L_0x56271c3654f0, C4<1>, C4<1>;
L_0x56271c3655e0 .functor AND 1, L_0x56271c365670, L_0x56271c365870, C4<1>, C4<1>;
L_0x56271c365f80 .functor AND 1, L_0x56271c365c80, L_0x56271c365dd0, C4<1>, C4<1>;
L_0x56271c3662a0 .functor AND 1, L_0x56271c365f80, L_0x56271c366130, C4<1>, C4<1>;
L_0x56271c366670 .functor OR 1, L_0x56271c366400, L_0x56271c3664a0, C4<0>, C4<0>;
L_0x56271c366a70 .functor AND 1, L_0x56271c366670, L_0x56271c366890, C4<1>, C4<1>;
L_0x56271c366dc0 .functor AND 1, L_0x56271c366a70, L_0x56271c366c20, C4<1>, C4<1>;
L_0x56271c366780 .functor AND 1, L_0x56271c366ed0, L_0x56271c367120, C4<1>, C4<1>;
L_0x56271c367350 .functor AND 1, L_0x56271c3672b0, L_0x56271c367510, C4<1>, C4<1>;
L_0x56271c367a40 .functor AND 1, L_0x56271c3677c0, L_0x56271c367860, C4<1>, C4<1>;
L_0x56271c367e30 .functor AND 1, L_0x56271c367a40, L_0x56271c367bf0, C4<1>, C4<1>;
L_0x56271c368280 .functor AND 1, L_0x56271c367e30, L_0x56271c368080, C4<1>, C4<1>;
L_0x56271c368a90 .functor AND 1, L_0x56271c368570, L_0x56271c368820, C4<1>, C4<1>;
L_0x56271c368ed0 .functor AND 1, L_0x56271c368a90, L_0x56271c368c50, C4<1>, C4<1>;
v0x56271c337430_0 .net *"_s102", 0 0, L_0x56271c366ed0;  1 drivers
v0x56271c337530_0 .net *"_s104", 0 0, L_0x56271c366f70;  1 drivers
v0x56271c337610_0 .net *"_s106", 0 0, L_0x56271c367120;  1 drivers
v0x56271c3376b0_0 .net *"_s107", 0 0, L_0x56271c366780;  1 drivers
v0x56271c337770_0 .net *"_s11", 0 0, L_0x56271c364500;  1 drivers
v0x56271c337850_0 .net *"_s112", 0 0, L_0x56271c3672b0;  1 drivers
v0x56271c337930_0 .net *"_s114", 0 0, L_0x56271c367470;  1 drivers
v0x56271c337a10_0 .net *"_s116", 0 0, L_0x56271c367510;  1 drivers
v0x56271c337ad0_0 .net *"_s117", 0 0, L_0x56271c367350;  1 drivers
v0x56271c337c20_0 .net *"_s122", 0 0, L_0x56271c3677c0;  1 drivers
v0x56271c337d00_0 .net *"_s124", 0 0, L_0x56271c367860;  1 drivers
v0x56271c337de0_0 .net *"_s125", 0 0, L_0x56271c367a40;  1 drivers
v0x56271c337ea0_0 .net *"_s128", 0 0, L_0x56271c367b50;  1 drivers
v0x56271c337f80_0 .net *"_s13", 0 0, L_0x56271c3645a0;  1 drivers
v0x56271c338040_0 .net *"_s130", 0 0, L_0x56271c367bf0;  1 drivers
v0x56271c338100_0 .net *"_s131", 0 0, L_0x56271c367e30;  1 drivers
v0x56271c3381c0_0 .net *"_s134", 0 0, L_0x56271c367fe0;  1 drivers
v0x56271c3383b0_0 .net *"_s136", 0 0, L_0x56271c368080;  1 drivers
v0x56271c338470_0 .net *"_s137", 0 0, L_0x56271c368280;  1 drivers
v0x56271c338530_0 .net *"_s14", 0 0, L_0x56271c364690;  1 drivers
v0x56271c3385f0_0 .net *"_s143", 0 0, L_0x56271c368570;  1 drivers
v0x56271c3386d0_0 .net *"_s145", 0 0, L_0x56271c368780;  1 drivers
v0x56271c3387b0_0 .net *"_s147", 0 0, L_0x56271c368820;  1 drivers
v0x56271c338870_0 .net *"_s148", 0 0, L_0x56271c368a90;  1 drivers
v0x56271c338930_0 .net *"_s151", 0 0, L_0x56271c367f40;  1 drivers
v0x56271c338a10_0 .net *"_s153", 0 0, L_0x56271c368c50;  1 drivers
v0x56271c338ad0_0 .net *"_s154", 0 0, L_0x56271c368ed0;  1 drivers
v0x56271c338b90_0 .net *"_s17", 0 0, L_0x56271c3647a0;  1 drivers
v0x56271c338c70_0 .net *"_s19", 0 0, L_0x56271c364840;  1 drivers
v0x56271c338d30_0 .net *"_s20", 0 0, L_0x56271c3648e0;  1 drivers
v0x56271c338df0_0 .net *"_s25", 0 0, L_0x56271c3649f0;  1 drivers
v0x56271c338ed0_0 .net *"_s27", 0 0, L_0x56271c364a90;  1 drivers
v0x56271c338fb0_0 .net *"_s29", 0 0, L_0x56271c364b80;  1 drivers
v0x56271c339280_0 .net *"_s30", 0 0, L_0x56271c364c70;  1 drivers
v0x56271c339340_0 .net *"_s35", 0 0, L_0x56271c364d80;  1 drivers
v0x56271c339420_0 .net *"_s37", 0 0, L_0x56271c364e20;  1 drivers
v0x56271c339500_0 .net *"_s39", 0 0, L_0x56271c364fd0;  1 drivers
v0x56271c3395c0_0 .net *"_s40", 0 0, L_0x56271c3650e0;  1 drivers
v0x56271c339680_0 .net *"_s45", 0 0, L_0x56271c3651f0;  1 drivers
v0x56271c339760_0 .net *"_s47", 0 0, L_0x56271c365290;  1 drivers
v0x56271c339840_0 .net *"_s48", 0 0, L_0x56271c365070;  1 drivers
v0x56271c339900_0 .net *"_s5", 0 0, L_0x56271c364260;  1 drivers
v0x56271c3399e0_0 .net *"_s51", 0 0, L_0x56271c365450;  1 drivers
v0x56271c339ac0_0 .net *"_s53", 0 0, L_0x56271c3654f0;  1 drivers
v0x56271c339b80_0 .net *"_s54", 0 0, L_0x56271c365670;  1 drivers
v0x56271c339c40_0 .net *"_s57", 0 0, L_0x56271c3657d0;  1 drivers
v0x56271c339d20_0 .net *"_s59", 0 0, L_0x56271c365870;  1 drivers
v0x56271c339de0_0 .net *"_s60", 0 0, L_0x56271c3655e0;  1 drivers
v0x56271c339ea0_0 .net *"_s66", 0 0, L_0x56271c365c80;  1 drivers
v0x56271c339f80_0 .net *"_s68", 0 0, L_0x56271c365960;  1 drivers
v0x56271c33a060_0 .net *"_s7", 0 0, L_0x56271c364300;  1 drivers
v0x56271c33a140_0 .net *"_s70", 0 0, L_0x56271c365dd0;  1 drivers
v0x56271c33a200_0 .net *"_s71", 0 0, L_0x56271c365f80;  1 drivers
v0x56271c33a2c0_0 .net *"_s74", 0 0, L_0x56271c366090;  1 drivers
v0x56271c33a3a0_0 .net *"_s76", 0 0, L_0x56271c366130;  1 drivers
v0x56271c33a460_0 .net *"_s77", 0 0, L_0x56271c3662a0;  1 drivers
v0x56271c33a520_0 .net *"_s8", 0 0, L_0x56271c3643f0;  1 drivers
v0x56271c33a5e0_0 .net *"_s82", 0 0, L_0x56271c366400;  1 drivers
v0x56271c33a6c0_0 .net *"_s84", 0 0, L_0x56271c3664a0;  1 drivers
v0x56271c33a7a0_0 .net *"_s85", 0 0, L_0x56271c366670;  1 drivers
v0x56271c33a860_0 .net *"_s88", 0 0, L_0x56271c3667f0;  1 drivers
v0x56271c33a940_0 .net *"_s90", 0 0, L_0x56271c366890;  1 drivers
v0x56271c33aa00_0 .net *"_s91", 0 0, L_0x56271c366a70;  1 drivers
v0x56271c33aac0_0 .net *"_s94", 0 0, L_0x56271c366b80;  1 drivers
v0x56271c33aba0_0 .net *"_s96", 0 0, L_0x56271c366c20;  1 drivers
v0x56271c33b070_0 .net *"_s97", 0 0, L_0x56271c366dc0;  1 drivers
v0x56271c33b130_0 .var "actual_state_s1", 4 0;
v0x56271c33b210_0 .var "actual_state_s2", 4 0;
v0x56271c33b2f0_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c33b390_0 .var "data_to_write", 127 0;
v0x56271c33b470_0 .var "exec_state", 4 0;
v0x56271c33b550_0 .net "fifo_empty", 0 0, v0x56271c336900_0;  1 drivers
v0x56271c33b5f0_0 .net "fifo_full", 0 0, v0x56271c3366b0_0;  1 drivers
v0x56271c33b690_0 .var "fifo_input_data", 31 0;
v0x56271c33b760_0 .var "fifo_write_enable", 0 0;
v0x56271c33b830_0 .net "final_state", 4 0, L_0x56271c364080;  alias, 1 drivers
v0x56271c33b8d0_0 .var "flag_first_it", 0 0;
v0x56271c33b970_0 .var "flag_pulse", 0 0;
v0x56271c33ba30_0 .var "fsm_naive", 2 0;
v0x56271c33bb10_0 .net "initial_state", 4 0, L_0x56271c363f40;  alias, 1 drivers
v0x56271c33bbf0_0 .net "next_state_s1", 4 0, L_0x56271c365aa0;  1 drivers
v0x56271c33bcd0_0 .net "next_state_s2", 4 0, L_0x56271c368390;  1 drivers
v0x56271c33bdb0_0 .net "output_available", 0 0, L_0x56271c363ae0;  alias, 1 drivers
v0x56271c33be70_0 .net "output_data", 31 0, v0x56271c336ce0_0;  alias, 1 drivers
v0x56271c33bf60_0 .net "output_read_enable", 0 0, v0x56271c33e720_0;  1 drivers
v0x56271c33c030_0 .net "output_valid", 0 0, v0x56271c336e60_0;  alias, 1 drivers
v0x56271c33c100_0 .var "period_counter", 31 0;
v0x56271c33c1a0_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c33c240_0 .net "start", 0 0, v0x56271c33f3b0_0;  1 drivers
v0x56271c33c2e0_0 .var "transient_counter", 31 0;
v0x56271c33c3c0_0 .var "write_counter", 1 0;
L_0x56271c364260 .part v0x56271c33b130_0, 0, 1;
L_0x56271c364300 .part v0x56271c33b130_0, 1, 1;
L_0x56271c364500 .part v0x56271c33b130_0, 4, 1;
L_0x56271c3645a0 .reduce/nor L_0x56271c364500;
L_0x56271c3647a0 .part v0x56271c33b130_0, 2, 1;
L_0x56271c364840 .reduce/nor L_0x56271c3647a0;
L_0x56271c3649f0 .part v0x56271c33b130_0, 3, 1;
L_0x56271c364a90 .part v0x56271c33b130_0, 0, 1;
L_0x56271c364b80 .reduce/nor L_0x56271c364a90;
L_0x56271c364d80 .part v0x56271c33b130_0, 0, 1;
L_0x56271c364e20 .part v0x56271c33b130_0, 3, 1;
L_0x56271c364fd0 .reduce/nor L_0x56271c364e20;
L_0x56271c3651f0 .part v0x56271c33b130_0, 0, 1;
L_0x56271c365290 .part v0x56271c33b130_0, 4, 1;
L_0x56271c365450 .part v0x56271c33b130_0, 1, 1;
L_0x56271c3654f0 .reduce/nor L_0x56271c365450;
L_0x56271c3657d0 .part v0x56271c33b130_0, 3, 1;
L_0x56271c365870 .reduce/nor L_0x56271c3657d0;
LS_0x56271c365aa0_0_0 .concat8 [ 1 1 1 1], L_0x56271c3648e0, L_0x56271c364c70, L_0x56271c3650e0, L_0x56271c3655e0;
LS_0x56271c365aa0_0_4 .concat8 [ 1 0 0 0], L_0x56271c3662a0;
L_0x56271c365aa0 .concat8 [ 4 1 0 0], LS_0x56271c365aa0_0_0, LS_0x56271c365aa0_0_4;
L_0x56271c365c80 .part v0x56271c33b130_0, 0, 1;
L_0x56271c365960 .part v0x56271c33b130_0, 4, 1;
L_0x56271c365dd0 .reduce/nor L_0x56271c365960;
L_0x56271c366090 .part v0x56271c33b130_0, 2, 1;
L_0x56271c366130 .reduce/nor L_0x56271c366090;
L_0x56271c366400 .part v0x56271c33b210_0, 0, 1;
L_0x56271c3664a0 .part v0x56271c33b210_0, 1, 1;
L_0x56271c3667f0 .part v0x56271c33b210_0, 4, 1;
L_0x56271c366890 .reduce/nor L_0x56271c3667f0;
L_0x56271c366b80 .part v0x56271c33b210_0, 2, 1;
L_0x56271c366c20 .reduce/nor L_0x56271c366b80;
L_0x56271c366ed0 .part v0x56271c33b210_0, 3, 1;
L_0x56271c366f70 .part v0x56271c33b210_0, 0, 1;
L_0x56271c367120 .reduce/nor L_0x56271c366f70;
L_0x56271c3672b0 .part v0x56271c33b210_0, 0, 1;
L_0x56271c367470 .part v0x56271c33b210_0, 3, 1;
L_0x56271c367510 .reduce/nor L_0x56271c367470;
L_0x56271c3677c0 .part v0x56271c33b210_0, 0, 1;
L_0x56271c367860 .part v0x56271c33b210_0, 4, 1;
L_0x56271c367b50 .part v0x56271c33b210_0, 1, 1;
L_0x56271c367bf0 .reduce/nor L_0x56271c367b50;
L_0x56271c367fe0 .part v0x56271c33b210_0, 3, 1;
L_0x56271c368080 .reduce/nor L_0x56271c367fe0;
LS_0x56271c368390_0_0 .concat8 [ 1 1 1 1], L_0x56271c366dc0, L_0x56271c366780, L_0x56271c367350, L_0x56271c368280;
LS_0x56271c368390_0_4 .concat8 [ 1 0 0 0], L_0x56271c368ed0;
L_0x56271c368390 .concat8 [ 4 1 0 0], LS_0x56271c368390_0_0, LS_0x56271c368390_0_4;
L_0x56271c368570 .part v0x56271c33b210_0, 0, 1;
L_0x56271c368780 .part v0x56271c33b210_0, 4, 1;
L_0x56271c368820 .reduce/nor L_0x56271c368780;
L_0x56271c367f40 .part v0x56271c33b210_0, 2, 1;
L_0x56271c368c50 .reduce/nor L_0x56271c367f40;
S_0x56271c3360b0 .scope module, "grn_naive_core_output_fifo" "fifo" 2 787, 2 837 0, S_0x56271c3356f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c3340a0 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c3340e0 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c334120 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c334160 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c3365d0_0 .var "almostempty", 0 0;
v0x56271c3366b0_0 .var "almostfull", 0 0;
v0x56271c336770_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c336840_0 .var "data_count", 5 0;
v0x56271c336900_0 .var "empty", 0 0;
v0x56271c336a10_0 .var "full", 0 0;
v0x56271c336ad0_0 .net "input_data", 31 0, v0x56271c33b690_0;  1 drivers
v0x56271c336bb0 .array "mem", 31 0, 31 0;
v0x56271c336ce0_0 .var "output_data", 31 0;
v0x56271c336da0_0 .net "output_read_enable", 0 0, v0x56271c33e720_0;  alias, 1 drivers
v0x56271c336e60_0 .var "output_valid", 0 0;
v0x56271c336f20_0 .var "read_pointer", 4 0;
v0x56271c337000_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c3370a0_0 .net "write_enable", 0 0, v0x56271c33b760_0;  1 drivers
v0x56271c337160_0 .var "write_pointer", 4 0;
S_0x56271c33c5c0 .scope module, "pe_naive_fifo_out" "fifo" 2 619, 2 837 0, S_0x56271c3350c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /INPUT 1 "output_read_enable"
    .port_info 5 /OUTPUT 1 "output_valid"
    .port_info 6 /OUTPUT 32 "output_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 1 "almostempty"
    .port_info 9 /OUTPUT 1 "full"
    .port_info 10 /OUTPUT 1 "almostfull"
    .port_info 11 /OUTPUT 6 "data_count"
P_0x56271c338260 .param/l "FIFO_ALMOSTEMPTY_THRESHOLD" 0 2 842, +C4<00000000000000000000000000000010>;
P_0x56271c3382a0 .param/l "FIFO_ALMOSTFULL_THRESHOLD" 0 2 841, +C4<000000000000000000000000000011100>;
P_0x56271c3382e0 .param/l "FIFO_DEPTH_BITS" 0 2 840, +C4<00000000000000000000000000000101>;
P_0x56271c338320 .param/l "FIFO_WIDTH" 0 2 839, +C4<00000000000000000000000000100000>;
v0x56271c33ca90_0 .var "almostempty", 0 0;
v0x56271c33cb50_0 .var "almostfull", 0 0;
v0x56271c33cc10_0 .net "clk", 0 0, v0x56271c341620_0;  alias, 1 drivers
v0x56271c33cce0_0 .var "data_count", 5 0;
v0x56271c33cda0_0 .var "empty", 0 0;
v0x56271c33ceb0_0 .var "full", 0 0;
v0x56271c33cf70_0 .net "input_data", 31 0, v0x56271c33e0c0_0;  1 drivers
v0x56271c33d050 .array "mem", 31 0, 31 0;
v0x56271c33d180_0 .var "output_data", 31 0;
v0x56271c33d220_0 .net "output_read_enable", 0 0, L_0x56271c369870;  alias, 1 drivers
v0x56271c33d2c0_0 .var "output_valid", 0 0;
v0x56271c33d380_0 .var "read_pointer", 4 0;
v0x56271c33d460_0 .net "rst", 0 0, v0x56271c342630_0;  alias, 1 drivers
v0x56271c33d500_0 .net "write_enable", 0 0, v0x56271c33e190_0;  1 drivers
v0x56271c33d5c0_0 .var "write_pointer", 4 0;
    .scope S_0x56271c23f120;
T_0 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c318940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c264900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c271ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c25f6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c266080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c318860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c318ac0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c263b60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56271c318a00_0;
    %load/vec4 v0x56271c3186e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x56271c318860_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c318860_0, 0;
    %load/vec4 v0x56271c318ac0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c318ac0_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x56271c25f6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x56271c318ac0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c318ac0_0, 0;
    %load/vec4 v0x56271c263b60_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c263b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c264900_0, 0;
    %load/vec4 v0x56271c263b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c271ac0_0, 0;
T_0.8 ;
    %load/vec4 v0x56271c263b60_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c25f6b0_0, 0;
T_0.10 ;
    %load/vec4 v0x56271c263b60_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c266080_0, 0;
T_0.12 ;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x56271c264900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x56271c318860_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c318860_0, 0;
    %load/vec4 v0x56271c263b60_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c263b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c25f6b0_0, 0;
    %load/vec4 v0x56271c263b60_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c266080_0, 0;
T_0.16 ;
    %load/vec4 v0x56271c263b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c264900_0, 0;
T_0.18 ;
    %load/vec4 v0x56271c263b60_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c271ac0_0, 0;
T_0.20 ;
T_0.14 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56271c23f120;
T_1 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c318940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3187a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3187a0_0, 0;
    %load/vec4 v0x56271c318a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x56271c2480d0_0;
    %load/vec4 v0x56271c318ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c3082e0, 0, 4;
T_1.2 ;
    %load/vec4 v0x56271c3186e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x56271c318860_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c3082e0, 4;
    %assign/vec4 v0x56271c318620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3187a0_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56271c23ec10;
T_2 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c31d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31ce90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56271c31d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31ce90_0, 0;
    %load/vec4 v0x56271c31d160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x56271c31d240_0;
    %assign/vec4 v0x56271c31cba0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x56271c31cba0_0;
    %assign/vec4 v0x56271c31c880_0, 0;
    %load/vec4 v0x56271c31cba0_0;
    %assign/vec4 v0x56271c31c960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c31da40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c31d830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31d000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31d0a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31d000_0, 0;
    %load/vec4 v0x56271c31c880_0;
    %load/vec4 v0x56271c31c960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c31d000_0;
    %inv;
    %and;
    %load/vec4 v0x56271c31d0a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31d000_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x56271c31d400_0;
    %assign/vec4 v0x56271c31c960_0, 0;
    %load/vec4 v0x56271c31d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v0x56271c31da40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c31da40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31d0a0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31d0a0_0, 0;
    %load/vec4 v0x56271c31d320_0;
    %assign/vec4 v0x56271c31c880_0, 0;
T_2.16 ;
T_2.14 ;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31d000_0, 0;
    %load/vec4 v0x56271c31c880_0;
    %load/vec4 v0x56271c31c960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c31d000_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x56271c31d830_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56271c31d830_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x56271c31d400_0;
    %assign/vec4 v0x56271c31c960_0, 0;
    %load/vec4 v0x56271c31d830_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c31d830_0, 0;
T_2.18 ;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56271c31cba0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 27;
    %load/vec4 v0x56271c31c880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c31da40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c31d830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c31cae0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c31db00_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x56271c31db00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
T_2.19 ;
    %load/vec4 v0x56271c31cd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %load/vec4 v0x56271c31db00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c31db00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31ce90_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56271c31cae0_0;
    %parti/s 96, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c31cae0_0, 0;
    %load/vec4 v0x56271c31cae0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56271c31cdc0_0, 0;
T_2.21 ;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x56271c31cba0_0;
    %load/vec4 v0x56271c31cf60_0;
    %cmp/e;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x56271c31cba0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c31cba0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c31d160_0, 0;
T_2.24 ;
    %jmp T_2.12;
T_2.11 ;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56271c23ec10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31ce90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c31cdc0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c31c880_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c31c960_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c31cba0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31d000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c31da40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c31d830_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x56271c31cae0_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c31db00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c31d160_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x56271c26b350;
T_4 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c31ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c31e990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c31ebd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c31e300_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56271c31eb10_0;
    %load/vec4 v0x56271c31e810_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x56271c31e990_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c31e990_0, 0;
    %load/vec4 v0x56271c31ebd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c31ebd0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x56271c31e4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x56271c31ebd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c31ebd0_0, 0;
    %load/vec4 v0x56271c31e300_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c31e300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e3a0_0, 0;
    %load/vec4 v0x56271c31e300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e0a0_0, 0;
T_4.8 ;
    %load/vec4 v0x56271c31e300_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e4b0_0, 0;
T_4.10 ;
    %load/vec4 v0x56271c31e300_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e140_0, 0;
T_4.12 ;
T_4.6 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x56271c31e3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x56271c31e990_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c31e990_0, 0;
    %load/vec4 v0x56271c31e300_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c31e300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e4b0_0, 0;
    %load/vec4 v0x56271c31e300_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e140_0, 0;
T_4.16 ;
    %load/vec4 v0x56271c31e300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e3a0_0, 0;
T_4.18 ;
    %load/vec4 v0x56271c31e300_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e0a0_0, 0;
T_4.20 ;
T_4.14 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56271c26b350;
T_5 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c31ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e8d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31e8d0_0, 0;
    %load/vec4 v0x56271c31eb10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x56271c31e570_0;
    %load/vec4 v0x56271c31ebd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c31e650, 0, 4;
T_5.2 ;
    %load/vec4 v0x56271c31e810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x56271c31e990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c31e650, 4;
    %assign/vec4 v0x56271c31e750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31e8d0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56271c240d40;
T_6 ;
    %wait E_0x56271c209500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31f400_0, 0;
    %load/vec4 v0x56271c31f090_0;
    %assign/vec4 v0x56271c31f340_0, 0;
    %load/vec4 v0x56271c320860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31fea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31eef0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56271c31f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56271c31eef0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x56271c31eef0_0, 0;
    %load/vec4 v0x56271c31eef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31fea0_0, 0;
T_6.4 ;
    %load/vec4 v0x56271c31fea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x56271c31efd0_0;
    %load/vec4 v0x56271c320260_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c320260_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x56271c31f150_0;
    %assign/vec4 v0x56271c31f400_0, 0;
    %load/vec4 v0x56271c31efd0_0;
    %assign/vec4 v0x56271c31f260_0, 0;
T_6.7 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56271c240d40;
T_7 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c320860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c320900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3200e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56271c31fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c320900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c31f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3200e0_0, 0;
    %load/vec4 v0x56271c31f800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
    %load/vec4 v0x56271c31fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c3207c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
T_7.11 ;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x56271c31fa40_0;
    %load/vec4 v0x56271c31f5f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31fcc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
T_7.13 ;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x56271c31fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
    %load/vec4 v0x56271c3207c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
T_7.17 ;
    %load/vec4 v0x56271c31fb10_0;
    %assign/vec4 v0x56271c31f690_0, 0;
    %load/vec4 v0x56271c3207c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c3207c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31f730_0, 0;
T_7.15 ;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
    %load/vec4 v0x56271c31ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c3207c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
T_7.19 ;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x56271c31ff40_0;
    %load/vec4 v0x56271c31f5f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3200e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
T_7.21 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x56271c3201a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
    %load/vec4 v0x56271c3207c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c31f800_0, 0;
T_7.25 ;
    %load/vec4 v0x56271c320000_0;
    %assign/vec4 v0x56271c31f690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c31f730_0, 0;
    %load/vec4 v0x56271c3207c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c3207c0_0, 0;
T_7.23 ;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56271c240d40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31f340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31f400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c31f260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c3200e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31fea0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56271c320260_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c320900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c31f800_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c3207c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c31f730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c31f690_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x56271c321720;
T_9 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c3226b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c321f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c321c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c322030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c321d20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c3225d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c3228a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c321eb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56271c3227e0_0;
    %load/vec4 v0x56271c322450_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x56271c3225d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c3225d0_0, 0;
    %load/vec4 v0x56271c3228a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c3228a0_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x56271c322030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x56271c3228a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c3228a0_0, 0;
    %load/vec4 v0x56271c321eb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c321eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c321f70_0, 0;
    %load/vec4 v0x56271c321eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c321c40_0, 0;
T_9.8 ;
    %load/vec4 v0x56271c321eb0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c322030_0, 0;
T_9.10 ;
    %load/vec4 v0x56271c321eb0_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c321d20_0, 0;
T_9.12 ;
T_9.6 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56271c321f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x56271c3225d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c3225d0_0, 0;
    %load/vec4 v0x56271c321eb0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c321eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c322030_0, 0;
    %load/vec4 v0x56271c321eb0_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c321d20_0, 0;
T_9.16 ;
    %load/vec4 v0x56271c321eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c321f70_0, 0;
T_9.18 ;
    %load/vec4 v0x56271c321eb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c321c40_0, 0;
T_9.20 ;
T_9.14 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56271c321720;
T_10 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c3226b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c322510_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c322510_0, 0;
    %load/vec4 v0x56271c3227e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x56271c3220f0_0;
    %load/vec4 v0x56271c3228a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c3221d0, 0, 4;
T_10.2 ;
    %load/vec4 v0x56271c322450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x56271c3225d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c3221d0, 4;
    %assign/vec4 v0x56271c322300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c322510_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56271c2be280;
T_11 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c327870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c326e30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56271c327910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c326e30_0, 0;
    %load/vec4 v0x56271c327100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v0x56271c3271e0_0;
    %assign/vec4 v0x56271c326b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %jmp T_11.12;
T_11.5 ;
    %load/vec4 v0x56271c326b40_0;
    %assign/vec4 v0x56271c326800_0, 0;
    %load/vec4 v0x56271c326b40_0;
    %assign/vec4 v0x56271c3268e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c3279b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c3277d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c326fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c327040_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c326fa0_0, 0;
    %load/vec4 v0x56271c326800_0;
    %load/vec4 v0x56271c3268e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c326fa0_0;
    %inv;
    %and;
    %load/vec4 v0x56271c327040_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c326fa0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x56271c3273a0_0;
    %assign/vec4 v0x56271c3268e0_0, 0;
    %load/vec4 v0x56271c327040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x56271c3279b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c3279b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c327040_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c327040_0, 0;
    %load/vec4 v0x56271c3272c0_0;
    %assign/vec4 v0x56271c326800_0, 0;
T_11.16 ;
T_11.14 ;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c326fa0_0, 0;
    %load/vec4 v0x56271c326800_0;
    %load/vec4 v0x56271c3268e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c326fa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v0x56271c3277d0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56271c3277d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x56271c3273a0_0;
    %assign/vec4 v0x56271c3268e0_0, 0;
    %load/vec4 v0x56271c3277d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c3277d0_0, 0;
T_11.18 ;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56271c326b40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 27;
    %load/vec4 v0x56271c326800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c3279b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c3277d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c326a60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c327a90_0, 0;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x56271c327a90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.19, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
T_11.19 ;
    %load/vec4 v0x56271c326cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %load/vec4 v0x56271c327a90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c327a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c326e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56271c326a60_0;
    %parti/s 96, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c326a60_0, 0;
    %load/vec4 v0x56271c326a60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56271c326d60_0, 0;
T_11.21 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x56271c326b40_0;
    %load/vec4 v0x56271c326f00_0;
    %cmp/e;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x56271c326b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c326b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c327100_0, 0;
T_11.24 ;
    %jmp T_11.12;
T_11.11 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56271c2be280;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c326e30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c326d60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c326800_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c3268e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c326b40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c327040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c326fa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c3279b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c3277d0_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x56271c326a60_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c327a90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c327100_0, 0, 3;
    %end;
    .thread T_12;
    .scope S_0x56271c327c90;
T_13 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c328ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c328a00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c328c40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c3283b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56271c328b80_0;
    %load/vec4 v0x56271c3288a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x56271c328a00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c328a00_0, 0;
    %load/vec4 v0x56271c328c40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c328c40_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x56271c328530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x56271c328c40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c328c40_0, 0;
    %load/vec4 v0x56271c3283b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c3283b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328470_0, 0;
    %load/vec4 v0x56271c3283b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328160_0, 0;
T_13.8 ;
    %load/vec4 v0x56271c3283b0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328530_0, 0;
T_13.10 ;
    %load/vec4 v0x56271c3283b0_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328220_0, 0;
T_13.12 ;
T_13.6 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x56271c328470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x56271c328a00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c328a00_0, 0;
    %load/vec4 v0x56271c3283b0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c3283b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328530_0, 0;
    %load/vec4 v0x56271c3283b0_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328220_0, 0;
T_13.16 ;
    %load/vec4 v0x56271c3283b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328470_0, 0;
T_13.18 ;
    %load/vec4 v0x56271c3283b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_13.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328160_0, 0;
T_13.20 ;
T_13.14 ;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56271c327c90;
T_14 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c328ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328940_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328940_0, 0;
    %load/vec4 v0x56271c328b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x56271c3285f0_0;
    %load/vec4 v0x56271c328c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c3286d0, 0, 4;
T_14.2 ;
    %load/vec4 v0x56271c3288a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x56271c328a00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c3286d0, 4;
    %assign/vec4 v0x56271c328800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c328940_0, 0;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56271c2943e0;
T_15 ;
    %wait E_0x56271c209500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c329410_0, 0;
    %load/vec4 v0x56271c329110_0;
    %assign/vec4 v0x56271c329350_0, 0;
    %load/vec4 v0x56271c32a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c329f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c328f60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56271c3291b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x56271c328f60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x56271c328f60_0, 0;
    %load/vec4 v0x56271c328f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c329f10_0, 0;
T_15.4 ;
    %load/vec4 v0x56271c329f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x56271c329040_0;
    %load/vec4 v0x56271c32a2d0_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c32a2d0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x56271c3291b0_0;
    %assign/vec4 v0x56271c329410_0, 0;
    %load/vec4 v0x56271c329040_0;
    %assign/vec4 v0x56271c329270_0, 0;
T_15.7 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56271c2943e0;
T_16 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c32a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c329d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3297a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32a150_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56271c329f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c329d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3297a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32a150_0, 0;
    %load/vec4 v0x56271c329870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
    %load/vec4 v0x56271c329ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c32a880_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
T_16.11 ;
    %jmp T_16.10;
T_16.5 ;
    %load/vec4 v0x56271c329ab0_0;
    %load/vec4 v0x56271c329600_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c329d30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
T_16.13 ;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x56271c329e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
    %load/vec4 v0x56271c32a880_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
T_16.17 ;
    %load/vec4 v0x56271c329b80_0;
    %assign/vec4 v0x56271c3296d0_0, 0;
    %load/vec4 v0x56271c32a880_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c32a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3297a0_0, 0;
T_16.15 ;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
    %load/vec4 v0x56271c329fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c32a880_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
T_16.19 ;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x56271c329fb0_0;
    %load/vec4 v0x56271c329600_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32a150_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
T_16.21 ;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x56271c32a210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
    %load/vec4 v0x56271c32a880_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.25, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c329870_0, 0;
T_16.25 ;
    %load/vec4 v0x56271c32a070_0;
    %assign/vec4 v0x56271c3296d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3297a0_0, 0;
    %load/vec4 v0x56271c32a880_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c32a880_0, 0;
T_16.23 ;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56271c2943e0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c329350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c329410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c329270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c32a150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c329f10_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56271c32a2d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c328f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c32a9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c329d30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c329870_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c32a880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c3297a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c3296d0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x56271c32bab0;
T_18 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c32cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32c410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32bfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c0b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c32ca30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c32cd80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c32c350_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56271c32ccc0_0;
    %load/vec4 v0x56271c32c8b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x56271c32ca30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c32ca30_0, 0;
    %load/vec4 v0x56271c32cd80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c32cd80_0, 0;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x56271c32c520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x56271c32cd80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c32cd80_0, 0;
    %load/vec4 v0x56271c32c350_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c32c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c410_0, 0;
    %load/vec4 v0x56271c32c350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32bfd0_0, 0;
T_18.8 ;
    %load/vec4 v0x56271c32c350_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32c520_0, 0;
T_18.10 ;
    %load/vec4 v0x56271c32c350_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32c0b0_0, 0;
T_18.12 ;
T_18.6 ;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x56271c32c410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %load/vec4 v0x56271c32ca30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c32ca30_0, 0;
    %load/vec4 v0x56271c32c350_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c32c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c520_0, 0;
    %load/vec4 v0x56271c32c350_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_18.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c0b0_0, 0;
T_18.16 ;
    %load/vec4 v0x56271c32c350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32c410_0, 0;
T_18.18 ;
    %load/vec4 v0x56271c32c350_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32bfd0_0, 0;
T_18.20 ;
T_18.14 ;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56271c32bab0;
T_19 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c32cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c970_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c32c970_0, 0;
    %load/vec4 v0x56271c32ccc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x56271c32c5e0_0;
    %load/vec4 v0x56271c32cd80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c32c6c0, 0, 4;
T_19.2 ;
    %load/vec4 v0x56271c32c8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0x56271c32ca30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c32c6c0, 4;
    %assign/vec4 v0x56271c32c7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c32c970_0, 0;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56271c32b110;
T_20 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c331cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c331280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56271c331d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c331280_0, 0;
    %load/vec4 v0x56271c331550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.4 ;
    %load/vec4 v0x56271c331630_0;
    %assign/vec4 v0x56271c330f90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %jmp T_20.12;
T_20.5 ;
    %load/vec4 v0x56271c330f90_0;
    %assign/vec4 v0x56271c330c50_0, 0;
    %load/vec4 v0x56271c330f90_0;
    %assign/vec4 v0x56271c330d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c331e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c331c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3313f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c331490_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %jmp T_20.12;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3313f0_0, 0;
    %load/vec4 v0x56271c330c50_0;
    %load/vec4 v0x56271c330d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c3313f0_0;
    %inv;
    %and;
    %load/vec4 v0x56271c331490_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3313f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %load/vec4 v0x56271c3317f0_0;
    %assign/vec4 v0x56271c330d30_0, 0;
    %load/vec4 v0x56271c331490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v0x56271c331e00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c331e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c331490_0, 0;
    %jmp T_20.16;
T_20.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c331490_0, 0;
    %load/vec4 v0x56271c331710_0;
    %assign/vec4 v0x56271c330c50_0, 0;
T_20.16 ;
T_20.14 ;
    %jmp T_20.12;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3313f0_0, 0;
    %load/vec4 v0x56271c330c50_0;
    %load/vec4 v0x56271c330d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c3313f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v0x56271c331c20_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56271c331c20_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %jmp T_20.18;
T_20.17 ;
    %load/vec4 v0x56271c3317f0_0;
    %assign/vec4 v0x56271c330d30_0, 0;
    %load/vec4 v0x56271c331c20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c331c20_0, 0;
T_20.18 ;
    %jmp T_20.12;
T_20.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56271c330f90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 27;
    %load/vec4 v0x56271c330c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c331e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c331c20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c330eb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c331ee0_0, 0;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v0x56271c331ee0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_20.19, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
T_20.19 ;
    %load/vec4 v0x56271c331110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.21, 8;
    %load/vec4 v0x56271c331ee0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c331ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c331280_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56271c330eb0_0;
    %parti/s 96, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c330eb0_0, 0;
    %load/vec4 v0x56271c330eb0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56271c3311b0_0, 0;
T_20.21 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v0x56271c330f90_0;
    %load/vec4 v0x56271c331350_0;
    %cmp/e;
    %jmp/0xz  T_20.23, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
    %jmp T_20.24;
T_20.23 ;
    %load/vec4 v0x56271c330f90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c330f90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c331550_0, 0;
T_20.24 ;
    %jmp T_20.12;
T_20.11 ;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56271c32b110;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c331280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c3311b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c330c50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c330d30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c330f90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c331490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c3313f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c331e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c331c20_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x56271c330eb0_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c331ee0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c331550_0, 0, 3;
    %end;
    .thread T_21;
    .scope S_0x56271c3320e0;
T_22 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c332f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3328c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3325b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3329d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c332670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c332ea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c3330e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c332800_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x56271c333020_0;
    %load/vec4 v0x56271c332d40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.2 ;
    %load/vec4 v0x56271c332ea0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c332ea0_0, 0;
    %load/vec4 v0x56271c3330e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c3330e0_0, 0;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v0x56271c3329d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x56271c3330e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c3330e0_0, 0;
    %load/vec4 v0x56271c332800_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c332800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3328c0_0, 0;
    %load/vec4 v0x56271c332800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3325b0_0, 0;
T_22.8 ;
    %load/vec4 v0x56271c332800_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_22.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3329d0_0, 0;
T_22.10 ;
    %load/vec4 v0x56271c332800_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_22.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c332670_0, 0;
T_22.12 ;
T_22.6 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x56271c3328c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x56271c332ea0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c332ea0_0, 0;
    %load/vec4 v0x56271c332800_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c332800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3329d0_0, 0;
    %load/vec4 v0x56271c332800_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_22.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c332670_0, 0;
T_22.16 ;
    %load/vec4 v0x56271c332800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3328c0_0, 0;
T_22.18 ;
    %load/vec4 v0x56271c332800_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_22.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3325b0_0, 0;
T_22.20 ;
T_22.14 ;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56271c3320e0;
T_23 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c332f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c332de0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c332de0_0, 0;
    %load/vec4 v0x56271c333020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x56271c332a90_0;
    %load/vec4 v0x56271c3330e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c332b70, 0, 4;
T_23.2 ;
    %load/vec4 v0x56271c332d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x56271c332ea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c332b70, 4;
    %assign/vec4 v0x56271c332ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c332de0_0, 0;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56271c32ac40;
T_24 ;
    %wait E_0x56271c209500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c333920_0, 0;
    %load/vec4 v0x56271c333620_0;
    %assign/vec4 v0x56271c333860_0, 0;
    %load/vec4 v0x56271c334da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c334390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c333470_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56271c3336c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x56271c333470_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x56271c333470_0, 0;
    %load/vec4 v0x56271c333470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c334390_0, 0;
T_24.4 ;
    %load/vec4 v0x56271c334390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x56271c333550_0;
    %load/vec4 v0x56271c334750_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c334750_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x56271c3336c0_0;
    %assign/vec4 v0x56271c333920_0, 0;
    %load/vec4 v0x56271c333550_0;
    %assign/vec4 v0x56271c333780_0, 0;
T_24.7 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56271c32ac40;
T_25 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c334da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c334e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3341b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c333c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3345d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x56271c334390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c334e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3341b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c333c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3345d0_0, 0;
    %load/vec4 v0x56271c333cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %jmp T_25.10;
T_25.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
    %load/vec4 v0x56271c333f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c334d00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
T_25.11 ;
    %jmp T_25.10;
T_25.5 ;
    %load/vec4 v0x56271c333f30_0;
    %load/vec4 v0x56271c333a80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3341b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
T_25.13 ;
    %jmp T_25.10;
T_25.6 ;
    %load/vec4 v0x56271c3342a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
    %load/vec4 v0x56271c334d00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
T_25.17 ;
    %load/vec4 v0x56271c334000_0;
    %assign/vec4 v0x56271c333b50_0, 0;
    %load/vec4 v0x56271c334d00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c334d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c333c20_0, 0;
T_25.15 ;
    %jmp T_25.10;
T_25.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
    %load/vec4 v0x56271c334430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c334d00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
T_25.19 ;
    %jmp T_25.10;
T_25.8 ;
    %load/vec4 v0x56271c334430_0;
    %load/vec4 v0x56271c333a80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3345d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
T_25.21 ;
    %jmp T_25.10;
T_25.9 ;
    %load/vec4 v0x56271c334690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
    %load/vec4 v0x56271c334d00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_25.25, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c333cf0_0, 0;
T_25.25 ;
    %load/vec4 v0x56271c3344f0_0;
    %assign/vec4 v0x56271c333b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c333c20_0, 0;
    %load/vec4 v0x56271c334d00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c334d00_0, 0;
T_25.23 ;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56271c32ac40;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c333860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c333920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c333780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c3345d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c334390_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56271c334750_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c333470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c334e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c3341b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c333cf0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c334d00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c333c20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c333b50_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x56271c3360b0;
T_27 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c337000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c336900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3365d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c336a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3366b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c336f20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c337160_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c336840_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56271c3370a0_0;
    %load/vec4 v0x56271c336da0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %jmp T_27.5;
T_27.2 ;
    %load/vec4 v0x56271c336f20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c336f20_0, 0;
    %load/vec4 v0x56271c337160_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c337160_0, 0;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v0x56271c336a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x56271c337160_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c337160_0, 0;
    %load/vec4 v0x56271c336840_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c336840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c336900_0, 0;
    %load/vec4 v0x56271c336840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3365d0_0, 0;
T_27.8 ;
    %load/vec4 v0x56271c336840_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_27.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c336a10_0, 0;
T_27.10 ;
    %load/vec4 v0x56271c336840_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_27.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3366b0_0, 0;
T_27.12 ;
T_27.6 ;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x56271c336900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %load/vec4 v0x56271c336f20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c336f20_0, 0;
    %load/vec4 v0x56271c336840_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c336840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c336a10_0, 0;
    %load/vec4 v0x56271c336840_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_27.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3366b0_0, 0;
T_27.16 ;
    %load/vec4 v0x56271c336840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c336900_0, 0;
T_27.18 ;
    %load/vec4 v0x56271c336840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3365d0_0, 0;
T_27.20 ;
T_27.14 ;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56271c3360b0;
T_28 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c337000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c336e60_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c336e60_0, 0;
    %load/vec4 v0x56271c3370a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x56271c336ad0_0;
    %load/vec4 v0x56271c337160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c336bb0, 0, 4;
T_28.2 ;
    %load/vec4 v0x56271c336da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x56271c336f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c336bb0, 4;
    %assign/vec4 v0x56271c336ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c336e60_0, 0;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56271c3356f0;
T_29 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c33c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33b760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x56271c33c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33b760_0, 0;
    %load/vec4 v0x56271c33ba30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %jmp T_29.12;
T_29.4 ;
    %load/vec4 v0x56271c33bb10_0;
    %assign/vec4 v0x56271c33b470_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %jmp T_29.12;
T_29.5 ;
    %load/vec4 v0x56271c33b470_0;
    %assign/vec4 v0x56271c33b130_0, 0;
    %load/vec4 v0x56271c33b470_0;
    %assign/vec4 v0x56271c33b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c33c2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56271c33c100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33b970_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %jmp T_29.12;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33b8d0_0, 0;
    %load/vec4 v0x56271c33b130_0;
    %load/vec4 v0x56271c33b210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c33b8d0_0;
    %inv;
    %and;
    %load/vec4 v0x56271c33b970_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33b8d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v0x56271c33bcd0_0;
    %assign/vec4 v0x56271c33b210_0, 0;
    %load/vec4 v0x56271c33b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.15, 8;
    %load/vec4 v0x56271c33c2e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c33c2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33b970_0, 0;
    %jmp T_29.16;
T_29.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33b970_0, 0;
    %load/vec4 v0x56271c33bbf0_0;
    %assign/vec4 v0x56271c33b130_0, 0;
T_29.16 ;
T_29.14 ;
    %jmp T_29.12;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33b8d0_0, 0;
    %load/vec4 v0x56271c33b130_0;
    %load/vec4 v0x56271c33b210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56271c33b8d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.17, 8;
    %load/vec4 v0x56271c33c100_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56271c33c100_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %jmp T_29.18;
T_29.17 ;
    %load/vec4 v0x56271c33bcd0_0;
    %assign/vec4 v0x56271c33b210_0, 0;
    %load/vec4 v0x56271c33c100_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56271c33c100_0, 0;
T_29.18 ;
    %jmp T_29.12;
T_29.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56271c33b470_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 27;
    %load/vec4 v0x56271c33b130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c33c2e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56271c33c100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c33b390_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c33c3c0_0, 0;
    %jmp T_29.12;
T_29.9 ;
    %load/vec4 v0x56271c33c3c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_29.19, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
T_29.19 ;
    %load/vec4 v0x56271c33b5f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.21, 8;
    %load/vec4 v0x56271c33c3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c33c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33b760_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56271c33b390_0;
    %parti/s 96, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c33b390_0, 0;
    %load/vec4 v0x56271c33b390_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56271c33b690_0, 0;
T_29.21 ;
    %jmp T_29.12;
T_29.10 ;
    %load/vec4 v0x56271c33b470_0;
    %load/vec4 v0x56271c33b830_0;
    %cmp/e;
    %jmp/0xz  T_29.23, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v0x56271c33b470_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c33b470_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c33ba30_0, 0;
T_29.24 ;
    %jmp T_29.12;
T_29.11 ;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56271c3356f0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33b760_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c33b690_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c33b130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c33b210_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56271c33b470_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33b970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c33c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c33c100_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x56271c33b390_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c33c3c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c33ba30_0, 0, 3;
    %end;
    .thread T_30;
    .scope S_0x56271c33c5c0;
T_31 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c33d460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33cda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33ca90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33ceb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33cb50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c33d380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56271c33d5c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c33cce0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x56271c33d500_0;
    %load/vec4 v0x56271c33d220_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %jmp T_31.5;
T_31.2 ;
    %load/vec4 v0x56271c33d380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c33d380_0, 0;
    %load/vec4 v0x56271c33d5c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c33d5c0_0, 0;
    %jmp T_31.5;
T_31.3 ;
    %load/vec4 v0x56271c33ceb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x56271c33d5c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c33d5c0_0, 0;
    %load/vec4 v0x56271c33cce0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c33cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33cda0_0, 0;
    %load/vec4 v0x56271c33cce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33ca90_0, 0;
T_31.8 ;
    %load/vec4 v0x56271c33cce0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_31.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33ceb0_0, 0;
T_31.10 ;
    %load/vec4 v0x56271c33cce0_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_31.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33cb50_0, 0;
T_31.12 ;
T_31.6 ;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x56271c33cda0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %load/vec4 v0x56271c33d380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56271c33d380_0, 0;
    %load/vec4 v0x56271c33cce0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x56271c33cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33ceb0_0, 0;
    %load/vec4 v0x56271c33cce0_0;
    %pad/u 33;
    %cmpi/e 28, 0, 33;
    %jmp/0xz  T_31.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33cb50_0, 0;
T_31.16 ;
    %load/vec4 v0x56271c33cce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33cda0_0, 0;
T_31.18 ;
    %load/vec4 v0x56271c33cce0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33ca90_0, 0;
T_31.20 ;
T_31.14 ;
    %jmp T_31.5;
T_31.5 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56271c33c5c0;
T_32 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c33d460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33d2c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33d2c0_0, 0;
    %load/vec4 v0x56271c33d500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x56271c33cf70_0;
    %load/vec4 v0x56271c33d5c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56271c33d050, 0, 4;
T_32.2 ;
    %load/vec4 v0x56271c33d220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x56271c33d380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56271c33d050, 4;
    %assign/vec4 v0x56271c33d180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33d2c0_0, 0;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x56271c3350c0;
T_33 ;
    %wait E_0x56271c209500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33de00_0, 0;
    %load/vec4 v0x56271c33db00_0;
    %assign/vec4 v0x56271c33dd40_0, 0;
    %load/vec4 v0x56271c33f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33e900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33d950_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x56271c33dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x56271c33d950_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x56271c33d950_0, 0;
    %load/vec4 v0x56271c33d950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33e900_0, 0;
T_33.4 ;
    %load/vec4 v0x56271c33e900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x56271c33da30_0;
    %load/vec4 v0x56271c33ecc0_0;
    %parti/s 32, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c33ecc0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x56271c33dba0_0;
    %assign/vec4 v0x56271c33de00_0, 0;
    %load/vec4 v0x56271c33da30_0;
    %assign/vec4 v0x56271c33dc60_0, 0;
T_33.7 ;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56271c3350c0;
T_34 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c33f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33e720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33eb40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x56271c33e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33f3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33e720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33e190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33eb40_0, 0;
    %load/vec4 v0x56271c33e260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %jmp T_34.10;
T_34.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
    %load/vec4 v0x56271c33e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c33f270_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
T_34.11 ;
    %jmp T_34.10;
T_34.5 ;
    %load/vec4 v0x56271c33e4a0_0;
    %load/vec4 v0x56271c33dff0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33e720_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
T_34.13 ;
    %jmp T_34.10;
T_34.6 ;
    %load/vec4 v0x56271c33e810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
    %load/vec4 v0x56271c33f270_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_34.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
T_34.17 ;
    %load/vec4 v0x56271c33e570_0;
    %assign/vec4 v0x56271c33e0c0_0, 0;
    %load/vec4 v0x56271c33f270_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c33f270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33e190_0, 0;
T_34.15 ;
    %jmp T_34.10;
T_34.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
    %load/vec4 v0x56271c33e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c33f270_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
T_34.19 ;
    %jmp T_34.10;
T_34.8 ;
    %load/vec4 v0x56271c33e9a0_0;
    %load/vec4 v0x56271c33dff0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33eb40_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
T_34.21 ;
    %jmp T_34.10;
T_34.9 ;
    %load/vec4 v0x56271c33ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.23, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
    %load/vec4 v0x56271c33f270_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_34.25, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c33e260_0, 0;
T_34.25 ;
    %load/vec4 v0x56271c33ea60_0;
    %assign/vec4 v0x56271c33e0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33e190_0, 0;
    %load/vec4 v0x56271c33f270_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56271c33f270_0, 0;
T_34.23 ;
    %jmp T_34.10;
T_34.10 ;
    %pop/vec4 1;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x56271c3350c0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33dd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33de00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c33dc60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33e900_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56271c33ecc0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33e720_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c33e260_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c33f270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33e190_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c33e0c0_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x56271c2407a0;
T_36 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c341130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c340840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33fd60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c340220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c340180_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x56271c3413e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c340840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c340180_0, 0;
    %load/vec4 v0x56271c340220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0x56271c340780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c340840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c340180_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56271c340220_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x56271c340520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56271c340220_0, 0;
T_36.10 ;
T_36.9 ;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0x56271c340780_0;
    %load/vec4 v0x56271c340180_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %load/vec4 v0x56271c3406a0_0;
    %assign/vec4 v0x56271c33fb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33fd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c340840_0, 0;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x56271c340520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56271c340220_0, 0;
    %jmp T_36.15;
T_36.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c340220_0, 0;
T_36.15 ;
T_36.13 ;
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33fc90_0, 0;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x56271c2407a0;
T_37 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c341130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33ffa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c340900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c3402c0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c33ffa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c340900_0, 0;
    %load/vec4 v0x56271c3402c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v0x56271c33fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c33ffa0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56271c3402c0_0, 0;
T_37.6 ;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v0x56271c340090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x56271c33ff00_0;
    %assign/vec4 v0x56271c3409c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56271c3402c0_0, 0;
T_37.8 ;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x56271c3403a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c340900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c3402c0_0, 0;
T_37.10 ;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x56271c2407a0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c340840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c340900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c3409c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c340220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33fd60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c33fb80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33fc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c340180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c33ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c3402c0_0, 0, 2;
    %end;
    .thread T_38;
    .scope S_0x56271c2e82b0;
T_39 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c342630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c3427b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56271c3416e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c342050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c341de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c341eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c341bc0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c3427b0_0, 0;
    %load/vec4 v0x56271c341bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %jmp T_39.4;
T_39.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c342050_0, 0;
    %load/vec4 v0x56271c3416e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56271c3417c0, 4;
    %assign/vec4 v0x56271c341f80_0, 0;
    %load/vec4 v0x56271c342120_0;
    %load/vec4 v0x56271c342050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.5, 8;
    %load/vec4 v0x56271c3416e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56271c3416e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c342050_0, 0;
T_39.5 ;
    %load/vec4 v0x56271c3416e0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_39.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c342050_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56271c341bc0_0, 0;
T_39.7 ;
    %jmp T_39.4;
T_39.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c341de0_0, 0;
    %jmp T_39.4;
T_39.4 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x56271c2e82b0;
T_40 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c342630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c342570_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56271c342430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c341ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c341eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c341a90_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x56271c341a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %jmp T_40.5;
T_40.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c341ca0_0, 0;
    %load/vec4 v0x56271c3421f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x56271c342570_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56271c342570_0, 0;
    %load/vec4 v0x56271c3422c0_0;
    %load/vec4 v0x56271c3419b0_0;
    %parti/s 96, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56271c3419b0_0, 0;
    %load/vec4 v0x56271c342570_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56271c341ca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56271c342570_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56271c341a90_0, 0;
T_40.8 ;
T_40.6 ;
    %jmp T_40.5;
T_40.3 ;
    %load/vec4 v0x56271c342430_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56271c341a90_0, 0;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56271c341a90_0, 0;
T_40.11 ;
    %vpi_call 2 126 "$display", "i_s: %h s_s: %h t: %h p: %h", v0x56271c342390_0, v0x56271c3426d0_0, v0x56271c342880_0, v0x56271c3424d0_0 {0 0 0};
    %load/vec4 v0x56271c342430_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56271c342430_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56271c341eb0_0, 0;
    %jmp T_40.5;
T_40.5 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x56271c2e82b0;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c341620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56271c342630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c3427b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c341de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c341eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c342050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56271c341f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c341ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56271c3416e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c341bc0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56271c342430_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56271c342570_0, 0, 3;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x56271c3419b0_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56271c341a90_0, 0, 2;
    %end;
    .thread T_41;
    .scope S_0x56271c2e82b0;
T_42 ;
    %vpi_call 2 174 "$dumpfile", "uut.vcd" {0 0 0};
    %vpi_call 2 175 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x56271c2e82b0;
T_43 ;
    %wait E_0x56271c209500;
    %wait E_0x56271c209500;
    %wait E_0x56271c209500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56271c342630_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 185 "$finish" {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x56271c2e82b0;
T_44 ;
    %delay 5, 0;
    %load/vec4 v0x56271c341620_0;
    %inv;
    %store/vec4 v0x56271c341620_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x56271c2e82b0;
T_45 ;
    %wait E_0x56271c209500;
    %load/vec4 v0x56271c341d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_call 2 192 "$display", "ACC DONE!" {0 0 0};
    %vpi_call 2 193 "$finish" {0 0 0};
T_45.0 ;
    %jmp T_45;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/tmp/tmp836dt6uw";
