<stg><name>ma</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %specreset_ln0 = specreset void @_ssdm_op_SpecReset, i6 %j, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %specreset_ln0 = specreset void @_ssdm_op_SpecReset, i26 %accum, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %sample

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %sample_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sample

]]></Node>
<StgValue><ssdm name="sample_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %memory_V_1_load = load i13 %memory_V_1

]]></Node>
<StgValue><ssdm name="memory_V_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10 %memory_V_2_load = load i13 %memory_V_2

]]></Node>
<StgValue><ssdm name="memory_V_2_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11 %store_ln11 = store i13 %memory_V_2_load, i13 %memory_V_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12 %memory_V_3_load = load i13 %memory_V_3

]]></Node>
<StgValue><ssdm name="memory_V_3_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13 %store_ln11 = store i13 %memory_V_3_load, i13 %memory_V_2

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14 %memory_V_4_load = load i13 %memory_V_4

]]></Node>
<StgValue><ssdm name="memory_V_4_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15 %store_ln11 = store i13 %memory_V_4_load, i13 %memory_V_3

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:16 %memory_V_5_load = load i13 %memory_V_5

]]></Node>
<StgValue><ssdm name="memory_V_5_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:17 %store_ln11 = store i13 %memory_V_5_load, i13 %memory_V_4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:18 %memory_V_6_load = load i13 %memory_V_6

]]></Node>
<StgValue><ssdm name="memory_V_6_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:19 %store_ln11 = store i13 %memory_V_6_load, i13 %memory_V_5

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:20 %memory_V_7_load = load i13 %memory_V_7

]]></Node>
<StgValue><ssdm name="memory_V_7_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:21 %store_ln11 = store i13 %memory_V_7_load, i13 %memory_V_6

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:22 %memory_V_8_load = load i13 %memory_V_8

]]></Node>
<StgValue><ssdm name="memory_V_8_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:23 %store_ln11 = store i13 %memory_V_8_load, i13 %memory_V_7

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:24 %memory_V_9_load = load i13 %memory_V_9

]]></Node>
<StgValue><ssdm name="memory_V_9_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:25 %store_ln11 = store i13 %memory_V_9_load, i13 %memory_V_8

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:26 %memory_V_10_load = load i13 %memory_V_10

]]></Node>
<StgValue><ssdm name="memory_V_10_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:27 %store_ln11 = store i13 %memory_V_10_load, i13 %memory_V_9

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:28 %memory_V_11_load = load i13 %memory_V_11

]]></Node>
<StgValue><ssdm name="memory_V_11_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:29 %store_ln11 = store i13 %memory_V_11_load, i13 %memory_V_10

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:30 %memory_V_12_load = load i13 %memory_V_12

]]></Node>
<StgValue><ssdm name="memory_V_12_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:31 %store_ln11 = store i13 %memory_V_12_load, i13 %memory_V_11

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:32 %memory_V_13_load = load i13 %memory_V_13

]]></Node>
<StgValue><ssdm name="memory_V_13_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:33 %store_ln11 = store i13 %memory_V_13_load, i13 %memory_V_12

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:34 %memory_V_14_load = load i13 %memory_V_14

]]></Node>
<StgValue><ssdm name="memory_V_14_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:35 %store_ln11 = store i13 %memory_V_14_load, i13 %memory_V_13

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:36 %memory_V_15_load = load i13 %memory_V_15

]]></Node>
<StgValue><ssdm name="memory_V_15_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:37 %store_ln11 = store i13 %memory_V_15_load, i13 %memory_V_14

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:38 %memory_V_16_load = load i13 %memory_V_16

]]></Node>
<StgValue><ssdm name="memory_V_16_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:39 %store_ln11 = store i13 %memory_V_16_load, i13 %memory_V_15

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:40 %memory_V_17_load = load i13 %memory_V_17

]]></Node>
<StgValue><ssdm name="memory_V_17_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:41 %store_ln11 = store i13 %memory_V_17_load, i13 %memory_V_16

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:42 %memory_V_18_load = load i13 %memory_V_18

]]></Node>
<StgValue><ssdm name="memory_V_18_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:43 %store_ln11 = store i13 %memory_V_18_load, i13 %memory_V_17

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:44 %memory_V_19_load = load i13 %memory_V_19

]]></Node>
<StgValue><ssdm name="memory_V_19_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:45 %store_ln11 = store i13 %memory_V_19_load, i13 %memory_V_18

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:46 %memory_V_20_load = load i13 %memory_V_20

]]></Node>
<StgValue><ssdm name="memory_V_20_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:47 %store_ln11 = store i13 %memory_V_20_load, i13 %memory_V_19

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:48 %memory_V_21_load = load i13 %memory_V_21

]]></Node>
<StgValue><ssdm name="memory_V_21_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:49 %store_ln11 = store i13 %memory_V_21_load, i13 %memory_V_20

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:50 %memory_V_22_load = load i13 %memory_V_22

]]></Node>
<StgValue><ssdm name="memory_V_22_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:51 %store_ln11 = store i13 %memory_V_22_load, i13 %memory_V_21

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:52 %memory_V_23_load = load i13 %memory_V_23

]]></Node>
<StgValue><ssdm name="memory_V_23_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:53 %store_ln11 = store i13 %memory_V_23_load, i13 %memory_V_22

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:54 %memory_V_24_load = load i13 %memory_V_24

]]></Node>
<StgValue><ssdm name="memory_V_24_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:55 %store_ln11 = store i13 %memory_V_24_load, i13 %memory_V_23

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:56 %memory_V_25_load = load i13 %memory_V_25

]]></Node>
<StgValue><ssdm name="memory_V_25_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:57 %store_ln11 = store i13 %memory_V_25_load, i13 %memory_V_24

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:58 %memory_V_26_load = load i13 %memory_V_26

]]></Node>
<StgValue><ssdm name="memory_V_26_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:59 %store_ln11 = store i13 %memory_V_26_load, i13 %memory_V_25

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:60 %memory_V_27_load = load i13 %memory_V_27

]]></Node>
<StgValue><ssdm name="memory_V_27_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:61 %store_ln11 = store i13 %memory_V_27_load, i13 %memory_V_26

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:62 %memory_V_28_load = load i13 %memory_V_28

]]></Node>
<StgValue><ssdm name="memory_V_28_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:63 %store_ln11 = store i13 %memory_V_28_load, i13 %memory_V_27

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:64 %memory_V_29_load = load i13 %memory_V_29

]]></Node>
<StgValue><ssdm name="memory_V_29_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:65 %store_ln11 = store i13 %memory_V_29_load, i13 %memory_V_28

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:66 %memory_V_30_load = load i13 %memory_V_30

]]></Node>
<StgValue><ssdm name="memory_V_30_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:67 %store_ln11 = store i13 %memory_V_30_load, i13 %memory_V_29

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:68 %memory_V_31_load = load i13 %memory_V_31

]]></Node>
<StgValue><ssdm name="memory_V_31_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:69 %store_ln11 = store i13 %memory_V_31_load, i13 %memory_V_30

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:70 %memory_V_32_load = load i13 %memory_V_32

]]></Node>
<StgValue><ssdm name="memory_V_32_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:71 %store_ln11 = store i13 %memory_V_32_load, i13 %memory_V_31

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:72 %store_ln11 = store i13 %sample_read, i13 %memory_V_32

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:73 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:74 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:75 %br_ln14 = br i1 %tmp, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %add_ln691 = add i6 %j_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %store_ln691 = store i6 %add_ln691, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %br_ln16 = br void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:0 %last_sample_V = phi i13 0, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, i13 %memory_V_1_load, void %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="last_sample_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:1 %sext_ln703 = sext i13 %sample_read

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:2 %sext_ln703_1 = sext i13 %last_sample_V

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:3 %ret_V = sub i14 %sext_ln703, i14 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:4 %accum_load = load i26 %accum

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:5 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %ret_V, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="22">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:6 %sext_ln703_2 = sext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:7 %t = add i26 %accum_load, i26 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:8 %store_ln703 = store i26 %t, i26 %accum

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:9 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %t, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:10 %sub_ln1148 = sub i26 0, i26 %t

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="21" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:11 %trunc_ln1148_1 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %sub_ln1148, i32 5, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln1148_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="21" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:13 %trunc_ln1148_2 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %t, i32 5, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln1148_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:12 %sub_ln1148_1 = sub i21 0, i21 %trunc_ln1148_1

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:14 %r_V = select i1 %tmp_1, i21 %sub_ln1148_1, i21 %trunc_ln1148_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:15 %trunc_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %r_V, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:16 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %r_V, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="1">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:17 %zext_ln415 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:18 %add_ln415 = add i13 %zext_ln415, i13 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:19 %ret_ln31 = ret i13 %add_ln415

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="sample" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample"/></StgValue>
</port>
<port id="108" name="memory_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_1"/></StgValue>
</port>
<port id="109" name="memory_V_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_2"/></StgValue>
</port>
<port id="110" name="memory_V_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_3"/></StgValue>
</port>
<port id="111" name="memory_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_4"/></StgValue>
</port>
<port id="112" name="memory_V_5" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_5"/></StgValue>
</port>
<port id="113" name="memory_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_6"/></StgValue>
</port>
<port id="114" name="memory_V_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_7"/></StgValue>
</port>
<port id="115" name="memory_V_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_8"/></StgValue>
</port>
<port id="116" name="memory_V_9" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_9"/></StgValue>
</port>
<port id="117" name="memory_V_10" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_10"/></StgValue>
</port>
<port id="118" name="memory_V_11" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_11"/></StgValue>
</port>
<port id="119" name="memory_V_12" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_12"/></StgValue>
</port>
<port id="120" name="memory_V_13" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_13"/></StgValue>
</port>
<port id="121" name="memory_V_14" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_14"/></StgValue>
</port>
<port id="122" name="memory_V_15" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_15"/></StgValue>
</port>
<port id="123" name="memory_V_16" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_16"/></StgValue>
</port>
<port id="124" name="memory_V_17" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_17"/></StgValue>
</port>
<port id="125" name="memory_V_18" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_18"/></StgValue>
</port>
<port id="126" name="memory_V_19" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_19"/></StgValue>
</port>
<port id="127" name="memory_V_20" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_20"/></StgValue>
</port>
<port id="128" name="memory_V_21" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_21"/></StgValue>
</port>
<port id="129" name="memory_V_22" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_22"/></StgValue>
</port>
<port id="130" name="memory_V_23" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_23"/></StgValue>
</port>
<port id="131" name="memory_V_24" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_24"/></StgValue>
</port>
<port id="132" name="memory_V_25" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_25"/></StgValue>
</port>
<port id="133" name="memory_V_26" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_26"/></StgValue>
</port>
<port id="134" name="memory_V_27" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_27"/></StgValue>
</port>
<port id="135" name="memory_V_28" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_28"/></StgValue>
</port>
<port id="136" name="memory_V_29" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_29"/></StgValue>
</port>
<port id="137" name="memory_V_30" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_30"/></StgValue>
</port>
<port id="138" name="memory_V_31" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_31"/></StgValue>
</port>
<port id="139" name="memory_V_32" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memory_V_32"/></StgValue>
</port>
<port id="140" name="j" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="j"/></StgValue>
</port>
<port id="141" name="accum" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="accum"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="143" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="142" toId="3">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specbitsmap_ln0" fromId="144" toId="3">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="146" toId="4">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specpipeline_ln0" fromId="148" toId="4">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specpipeline_ln0" fromId="150" toId="4">
</dataflow>
<dataflow id="152" from="StgValue_150" to="specpipeline_ln0" fromId="150" toId="4">
</dataflow>
<dataflow id="153" from="StgValue_150" to="specpipeline_ln0" fromId="150" toId="4">
</dataflow>
<dataflow id="155" from="empty_1" to="specpipeline_ln0" fromId="154" toId="4">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="156" toId="5">
</dataflow>
<dataflow id="159" from="empty_2" to="spectopmodule_ln0" fromId="158" toId="5">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="160" toId="6">
</dataflow>
<dataflow id="162" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="164" from="empty" to="specinterface_ln0" fromId="163" toId="6">
</dataflow>
<dataflow id="165" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="166" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="167" from="empty_1" to="specinterface_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="168" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="169" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="170" from="empty_1" to="specinterface_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="171" from="empty_1" to="specinterface_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="172" from="empty_1" to="specinterface_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="173" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="174" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="175" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="176" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="6">
</dataflow>
<dataflow id="177" from="empty_1" to="specinterface_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="178" from="empty_1" to="specinterface_ln0" fromId="154" toId="6">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecReset" to="specreset_ln0" fromId="179" toId="7">
</dataflow>
<dataflow id="181" from="j" to="specreset_ln0" fromId="140" toId="7">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specreset_ln0" fromId="182" toId="7">
</dataflow>
<dataflow id="184" from="empty_1" to="specreset_ln0" fromId="154" toId="7">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecReset" to="specreset_ln0" fromId="179" toId="8">
</dataflow>
<dataflow id="186" from="accum" to="specreset_ln0" fromId="141" toId="8">
</dataflow>
<dataflow id="187" from="StgValue_182" to="specreset_ln0" fromId="182" toId="8">
</dataflow>
<dataflow id="188" from="empty_1" to="specreset_ln0" fromId="154" toId="8">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="142" toId="9">
</dataflow>
<dataflow id="190" from="sample" to="specbitsmap_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="160" toId="10">
</dataflow>
<dataflow id="192" from="sample" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="193" toId="10">
</dataflow>
<dataflow id="195" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="196" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="197" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="198" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="199" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="200" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="201" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="202" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="203" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="204" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="205" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="206" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="10">
</dataflow>
<dataflow id="207" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="208" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="210" from="_ssdm_op_Read.ap_auto.i13" to="sample_read" fromId="209" toId="11">
</dataflow>
<dataflow id="211" from="sample" to="sample_read" fromId="107" toId="11">
</dataflow>
<dataflow id="212" from="memory_V_1" to="memory_V_1_load" fromId="108" toId="12">
</dataflow>
<dataflow id="213" from="memory_V_2" to="memory_V_2_load" fromId="109" toId="13">
</dataflow>
<dataflow id="214" from="memory_V_2_load" to="store_ln11" fromId="13" toId="14">
</dataflow>
<dataflow id="215" from="memory_V_1" to="store_ln11" fromId="108" toId="14">
</dataflow>
<dataflow id="216" from="memory_V_3" to="memory_V_3_load" fromId="110" toId="15">
</dataflow>
<dataflow id="217" from="memory_V_3_load" to="store_ln11" fromId="15" toId="16">
</dataflow>
<dataflow id="218" from="memory_V_2" to="store_ln11" fromId="109" toId="16">
</dataflow>
<dataflow id="219" from="memory_V_4" to="memory_V_4_load" fromId="111" toId="17">
</dataflow>
<dataflow id="220" from="memory_V_4_load" to="store_ln11" fromId="17" toId="18">
</dataflow>
<dataflow id="221" from="memory_V_3" to="store_ln11" fromId="110" toId="18">
</dataflow>
<dataflow id="222" from="memory_V_5" to="memory_V_5_load" fromId="112" toId="19">
</dataflow>
<dataflow id="223" from="memory_V_5_load" to="store_ln11" fromId="19" toId="20">
</dataflow>
<dataflow id="224" from="memory_V_4" to="store_ln11" fromId="111" toId="20">
</dataflow>
<dataflow id="225" from="memory_V_6" to="memory_V_6_load" fromId="113" toId="21">
</dataflow>
<dataflow id="226" from="memory_V_6_load" to="store_ln11" fromId="21" toId="22">
</dataflow>
<dataflow id="227" from="memory_V_5" to="store_ln11" fromId="112" toId="22">
</dataflow>
<dataflow id="228" from="memory_V_7" to="memory_V_7_load" fromId="114" toId="23">
</dataflow>
<dataflow id="229" from="memory_V_7_load" to="store_ln11" fromId="23" toId="24">
</dataflow>
<dataflow id="230" from="memory_V_6" to="store_ln11" fromId="113" toId="24">
</dataflow>
<dataflow id="231" from="memory_V_8" to="memory_V_8_load" fromId="115" toId="25">
</dataflow>
<dataflow id="232" from="memory_V_8_load" to="store_ln11" fromId="25" toId="26">
</dataflow>
<dataflow id="233" from="memory_V_7" to="store_ln11" fromId="114" toId="26">
</dataflow>
<dataflow id="234" from="memory_V_9" to="memory_V_9_load" fromId="116" toId="27">
</dataflow>
<dataflow id="235" from="memory_V_9_load" to="store_ln11" fromId="27" toId="28">
</dataflow>
<dataflow id="236" from="memory_V_8" to="store_ln11" fromId="115" toId="28">
</dataflow>
<dataflow id="237" from="memory_V_10" to="memory_V_10_load" fromId="117" toId="29">
</dataflow>
<dataflow id="238" from="memory_V_10_load" to="store_ln11" fromId="29" toId="30">
</dataflow>
<dataflow id="239" from="memory_V_9" to="store_ln11" fromId="116" toId="30">
</dataflow>
<dataflow id="240" from="memory_V_11" to="memory_V_11_load" fromId="118" toId="31">
</dataflow>
<dataflow id="241" from="memory_V_11_load" to="store_ln11" fromId="31" toId="32">
</dataflow>
<dataflow id="242" from="memory_V_10" to="store_ln11" fromId="117" toId="32">
</dataflow>
<dataflow id="243" from="memory_V_12" to="memory_V_12_load" fromId="119" toId="33">
</dataflow>
<dataflow id="244" from="memory_V_12_load" to="store_ln11" fromId="33" toId="34">
</dataflow>
<dataflow id="245" from="memory_V_11" to="store_ln11" fromId="118" toId="34">
</dataflow>
<dataflow id="246" from="memory_V_13" to="memory_V_13_load" fromId="120" toId="35">
</dataflow>
<dataflow id="247" from="memory_V_13_load" to="store_ln11" fromId="35" toId="36">
</dataflow>
<dataflow id="248" from="memory_V_12" to="store_ln11" fromId="119" toId="36">
</dataflow>
<dataflow id="249" from="memory_V_14" to="memory_V_14_load" fromId="121" toId="37">
</dataflow>
<dataflow id="250" from="memory_V_14_load" to="store_ln11" fromId="37" toId="38">
</dataflow>
<dataflow id="251" from="memory_V_13" to="store_ln11" fromId="120" toId="38">
</dataflow>
<dataflow id="252" from="memory_V_15" to="memory_V_15_load" fromId="122" toId="39">
</dataflow>
<dataflow id="253" from="memory_V_15_load" to="store_ln11" fromId="39" toId="40">
</dataflow>
<dataflow id="254" from="memory_V_14" to="store_ln11" fromId="121" toId="40">
</dataflow>
<dataflow id="255" from="memory_V_16" to="memory_V_16_load" fromId="123" toId="41">
</dataflow>
<dataflow id="256" from="memory_V_16_load" to="store_ln11" fromId="41" toId="42">
</dataflow>
<dataflow id="257" from="memory_V_15" to="store_ln11" fromId="122" toId="42">
</dataflow>
<dataflow id="258" from="memory_V_17" to="memory_V_17_load" fromId="124" toId="43">
</dataflow>
<dataflow id="259" from="memory_V_17_load" to="store_ln11" fromId="43" toId="44">
</dataflow>
<dataflow id="260" from="memory_V_16" to="store_ln11" fromId="123" toId="44">
</dataflow>
<dataflow id="261" from="memory_V_18" to="memory_V_18_load" fromId="125" toId="45">
</dataflow>
<dataflow id="262" from="memory_V_18_load" to="store_ln11" fromId="45" toId="46">
</dataflow>
<dataflow id="263" from="memory_V_17" to="store_ln11" fromId="124" toId="46">
</dataflow>
<dataflow id="264" from="memory_V_19" to="memory_V_19_load" fromId="126" toId="47">
</dataflow>
<dataflow id="265" from="memory_V_19_load" to="store_ln11" fromId="47" toId="48">
</dataflow>
<dataflow id="266" from="memory_V_18" to="store_ln11" fromId="125" toId="48">
</dataflow>
<dataflow id="267" from="memory_V_20" to="memory_V_20_load" fromId="127" toId="49">
</dataflow>
<dataflow id="268" from="memory_V_20_load" to="store_ln11" fromId="49" toId="50">
</dataflow>
<dataflow id="269" from="memory_V_19" to="store_ln11" fromId="126" toId="50">
</dataflow>
<dataflow id="270" from="memory_V_21" to="memory_V_21_load" fromId="128" toId="51">
</dataflow>
<dataflow id="271" from="memory_V_21_load" to="store_ln11" fromId="51" toId="52">
</dataflow>
<dataflow id="272" from="memory_V_20" to="store_ln11" fromId="127" toId="52">
</dataflow>
<dataflow id="273" from="memory_V_22" to="memory_V_22_load" fromId="129" toId="53">
</dataflow>
<dataflow id="274" from="memory_V_22_load" to="store_ln11" fromId="53" toId="54">
</dataflow>
<dataflow id="275" from="memory_V_21" to="store_ln11" fromId="128" toId="54">
</dataflow>
<dataflow id="276" from="memory_V_23" to="memory_V_23_load" fromId="130" toId="55">
</dataflow>
<dataflow id="277" from="memory_V_23_load" to="store_ln11" fromId="55" toId="56">
</dataflow>
<dataflow id="278" from="memory_V_22" to="store_ln11" fromId="129" toId="56">
</dataflow>
<dataflow id="279" from="memory_V_24" to="memory_V_24_load" fromId="131" toId="57">
</dataflow>
<dataflow id="280" from="memory_V_24_load" to="store_ln11" fromId="57" toId="58">
</dataflow>
<dataflow id="281" from="memory_V_23" to="store_ln11" fromId="130" toId="58">
</dataflow>
<dataflow id="282" from="memory_V_25" to="memory_V_25_load" fromId="132" toId="59">
</dataflow>
<dataflow id="283" from="memory_V_25_load" to="store_ln11" fromId="59" toId="60">
</dataflow>
<dataflow id="284" from="memory_V_24" to="store_ln11" fromId="131" toId="60">
</dataflow>
<dataflow id="285" from="memory_V_26" to="memory_V_26_load" fromId="133" toId="61">
</dataflow>
<dataflow id="286" from="memory_V_26_load" to="store_ln11" fromId="61" toId="62">
</dataflow>
<dataflow id="287" from="memory_V_25" to="store_ln11" fromId="132" toId="62">
</dataflow>
<dataflow id="288" from="memory_V_27" to="memory_V_27_load" fromId="134" toId="63">
</dataflow>
<dataflow id="289" from="memory_V_27_load" to="store_ln11" fromId="63" toId="64">
</dataflow>
<dataflow id="290" from="memory_V_26" to="store_ln11" fromId="133" toId="64">
</dataflow>
<dataflow id="291" from="memory_V_28" to="memory_V_28_load" fromId="135" toId="65">
</dataflow>
<dataflow id="292" from="memory_V_28_load" to="store_ln11" fromId="65" toId="66">
</dataflow>
<dataflow id="293" from="memory_V_27" to="store_ln11" fromId="134" toId="66">
</dataflow>
<dataflow id="294" from="memory_V_29" to="memory_V_29_load" fromId="136" toId="67">
</dataflow>
<dataflow id="295" from="memory_V_29_load" to="store_ln11" fromId="67" toId="68">
</dataflow>
<dataflow id="296" from="memory_V_28" to="store_ln11" fromId="135" toId="68">
</dataflow>
<dataflow id="297" from="memory_V_30" to="memory_V_30_load" fromId="137" toId="69">
</dataflow>
<dataflow id="298" from="memory_V_30_load" to="store_ln11" fromId="69" toId="70">
</dataflow>
<dataflow id="299" from="memory_V_29" to="store_ln11" fromId="136" toId="70">
</dataflow>
<dataflow id="300" from="memory_V_31" to="memory_V_31_load" fromId="138" toId="71">
</dataflow>
<dataflow id="301" from="memory_V_31_load" to="store_ln11" fromId="71" toId="72">
</dataflow>
<dataflow id="302" from="memory_V_30" to="store_ln11" fromId="137" toId="72">
</dataflow>
<dataflow id="303" from="memory_V_32" to="memory_V_32_load" fromId="139" toId="73">
</dataflow>
<dataflow id="304" from="memory_V_32_load" to="store_ln11" fromId="73" toId="74">
</dataflow>
<dataflow id="305" from="memory_V_31" to="store_ln11" fromId="138" toId="74">
</dataflow>
<dataflow id="306" from="sample_read" to="store_ln11" fromId="11" toId="75">
</dataflow>
<dataflow id="307" from="memory_V_32" to="store_ln11" fromId="139" toId="75">
</dataflow>
<dataflow id="308" from="j" to="j_load" fromId="140" toId="76">
</dataflow>
<dataflow id="310" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="309" toId="77">
</dataflow>
<dataflow id="311" from="j_load" to="tmp" fromId="76" toId="77">
</dataflow>
<dataflow id="313" from="StgValue_312" to="tmp" fromId="312" toId="77">
</dataflow>
<dataflow id="314" from="tmp" to="br_ln14" fromId="77" toId="78">
</dataflow>
<dataflow id="315" from="j_load" to="add_ln691" fromId="76" toId="79">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln691" fromId="316" toId="79">
</dataflow>
<dataflow id="318" from="add_ln691" to="store_ln691" fromId="79" toId="80">
</dataflow>
<dataflow id="319" from="j" to="store_ln691" fromId="140" toId="80">
</dataflow>
<dataflow id="320" from="StgValue_144" to="last_sample_V" fromId="144" toId="82">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="321" from="br_ln16" to="last_sample_V" fromId="81" toId="82">
</dataflow>
<dataflow id="322" from="memory_V_1_load" to="last_sample_V" fromId="12" toId="82">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="323" from="br_ln14" to="last_sample_V" fromId="78" toId="82">
</dataflow>
<dataflow id="324" from="sample_read" to="sext_ln703" fromId="11" toId="83">
</dataflow>
<dataflow id="325" from="last_sample_V" to="sext_ln703_1" fromId="82" toId="84">
</dataflow>
<dataflow id="326" from="sext_ln703" to="ret_V" fromId="83" toId="85">
</dataflow>
<dataflow id="327" from="sext_ln703_1" to="ret_V" fromId="84" toId="85">
</dataflow>
<dataflow id="328" from="accum" to="accum_load" fromId="141" toId="86">
</dataflow>
<dataflow id="330" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="shl_ln" fromId="329" toId="87">
</dataflow>
<dataflow id="331" from="ret_V" to="shl_ln" fromId="85" toId="87">
</dataflow>
<dataflow id="333" from="StgValue_332" to="shl_ln" fromId="332" toId="87">
</dataflow>
<dataflow id="334" from="shl_ln" to="sext_ln703_2" fromId="87" toId="88">
</dataflow>
<dataflow id="335" from="accum_load" to="t" fromId="86" toId="89">
</dataflow>
<dataflow id="336" from="sext_ln703_2" to="t" fromId="88" toId="89">
</dataflow>
<dataflow id="337" from="t" to="store_ln703" fromId="89" toId="90">
</dataflow>
<dataflow id="338" from="accum" to="store_ln703" fromId="141" toId="90">
</dataflow>
<dataflow id="340" from="_ssdm_op_BitSelect.i1.i26.i32" to="tmp_1" fromId="339" toId="91">
</dataflow>
<dataflow id="341" from="t" to="tmp_1" fromId="89" toId="91">
</dataflow>
<dataflow id="343" from="StgValue_342" to="tmp_1" fromId="342" toId="91">
</dataflow>
<dataflow id="345" from="StgValue_344" to="sub_ln1148" fromId="344" toId="92">
</dataflow>
<dataflow id="346" from="t" to="sub_ln1148" fromId="89" toId="92">
</dataflow>
<dataflow id="348" from="_ssdm_op_PartSelect.i21.i26.i32.i32" to="trunc_ln1148_1" fromId="347" toId="93">
</dataflow>
<dataflow id="349" from="sub_ln1148" to="trunc_ln1148_1" fromId="92" toId="93">
</dataflow>
<dataflow id="350" from="StgValue_312" to="trunc_ln1148_1" fromId="312" toId="93">
</dataflow>
<dataflow id="351" from="StgValue_342" to="trunc_ln1148_1" fromId="342" toId="93">
</dataflow>
<dataflow id="352" from="_ssdm_op_PartSelect.i21.i26.i32.i32" to="trunc_ln1148_2" fromId="347" toId="94">
</dataflow>
<dataflow id="353" from="t" to="trunc_ln1148_2" fromId="89" toId="94">
</dataflow>
<dataflow id="354" from="StgValue_312" to="trunc_ln1148_2" fromId="312" toId="94">
</dataflow>
<dataflow id="355" from="StgValue_342" to="trunc_ln1148_2" fromId="342" toId="94">
</dataflow>
<dataflow id="357" from="StgValue_356" to="sub_ln1148_1" fromId="356" toId="95">
</dataflow>
<dataflow id="358" from="trunc_ln1148_1" to="sub_ln1148_1" fromId="93" toId="95">
</dataflow>
<dataflow id="359" from="tmp_1" to="r_V" fromId="91" toId="96">
</dataflow>
<dataflow id="360" from="sub_ln1148_1" to="r_V" fromId="95" toId="96">
</dataflow>
<dataflow id="361" from="trunc_ln1148_2" to="r_V" fromId="94" toId="96">
</dataflow>
<dataflow id="363" from="_ssdm_op_PartSelect.i13.i21.i32.i32" to="trunc_ln1" fromId="362" toId="97">
</dataflow>
<dataflow id="364" from="r_V" to="trunc_ln1" fromId="96" toId="97">
</dataflow>
<dataflow id="366" from="StgValue_365" to="trunc_ln1" fromId="365" toId="97">
</dataflow>
<dataflow id="368" from="StgValue_367" to="trunc_ln1" fromId="367" toId="97">
</dataflow>
<dataflow id="370" from="_ssdm_op_BitSelect.i1.i21.i32" to="tmp_2" fromId="369" toId="98">
</dataflow>
<dataflow id="371" from="r_V" to="tmp_2" fromId="96" toId="98">
</dataflow>
<dataflow id="373" from="StgValue_372" to="tmp_2" fromId="372" toId="98">
</dataflow>
<dataflow id="374" from="tmp_2" to="zext_ln415" fromId="98" toId="99">
</dataflow>
<dataflow id="375" from="zext_ln415" to="add_ln415" fromId="99" toId="100">
</dataflow>
<dataflow id="376" from="trunc_ln1" to="add_ln415" fromId="97" toId="100">
</dataflow>
<dataflow id="377" from="add_ln415" to="ret_ln31" fromId="100" toId="101">
</dataflow>
<dataflow id="378" from="tmp" to="StgValue_1" fromId="77" toId="1">
</dataflow>
<dataflow id="379" from="tmp_1" to="StgValue_2" fromId="91" toId="2">
</dataflow>
</dataflows>


</stg>
